{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551490142973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551490142977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 08:29:02 2019 " "Processing started: Sat Mar 02 08:29:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551490142977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490142977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490142978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551490159189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN-rtl " "Found design unit 1: gaussian_ip_GN-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175655 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN " "Found entity 1: gaussian_ip_GN" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175659 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175663 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3 " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175666 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1 " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175670 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2 " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175675 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175679 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_accumulate_diff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_accumulate_diff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175681 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175685 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175691 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175694 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175698 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_accumulate_diff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_accumulate_diff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175701 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175706 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175710 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175713 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175717 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING " "Found entity 1: alt_dspbuilder_bus_concat_GNKLOJ6ING" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN46N4UJ5S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175720 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S " "Found entity 1: alt_dspbuilder_cast_GN46N4UJ5S" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175722 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175725 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "Fusion/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175727 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175730 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "Fusion/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5D52DF5S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175733 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S " "Found entity 1: alt_dspbuilder_cast_GN5D52DF5S" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5tyupwua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5tyupwua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5TYUPWUA-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5TYUPWUA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175736 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5TYUPWUA " "Found entity 1: alt_dspbuilder_cast_GN5TYUPWUA" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6DDKTPIR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175740 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR " "Found entity 1: alt_dspbuilder_cast_GN6DDKTPIR" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBZR5PMEK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175743 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK " "Found entity 1: alt_dspbuilder_cast_GNBZR5PMEK" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnhynepc7u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnhynepc7u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNHYNEPC7U-rtl " "Found design unit 1: alt_dspbuilder_cast_GNHYNEPC7U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHYNEPC7U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHYNEPC7U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175746 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNHYNEPC7U " "Found entity 1: alt_dspbuilder_cast_GNHYNEPC7U" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHYNEPC7U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHYNEPC7U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnmlnx2rcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnmlnx2rcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNMLNX2RCD-rtl " "Found design unit 1: alt_dspbuilder_cast_GNMLNX2RCD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNMLNX2RCD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNMLNX2RCD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175749 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNMLNX2RCD " "Found entity 1: alt_dspbuilder_cast_GNMLNX2RCD" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNMLNX2RCD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNMLNX2RCD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnnbsppai5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnnbsppai5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNBSPPAI5-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNBSPPAI5-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175752 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNBSPPAI5 " "Found entity 1: alt_dspbuilder_cast_GNNBSPPAI5" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSB3OXIQS-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175755 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS " "Found entity 1: alt_dspbuilder_cast_GNSB3OXIQS" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gny3cpvyvd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gny3cpvyvd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNY3CPVYVD-rtl " "Found design unit 1: alt_dspbuilder_cast_GNY3CPVYVD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175758 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNY3CPVYVD " "Found entity 1: alt_dspbuilder_cast_GNY3CPVYVD" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ-rtl " "Found design unit 1: alt_dspbuilder_clock_GNN7TLRCSZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175761 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ " "Found entity 1: alt_dspbuilder_clock_GNN7TLRCSZ" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH-rtl " "Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175764 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH " "Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_comparator_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_comparator_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator_GN-rtl " "Found design unit 1: alt_dspbuilder_comparator_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175767 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator_GN " "Found entity 1: alt_dspbuilder_comparator_GN" {  } { { "Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn2duumqha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn2duumqha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN2DUUMQHA-rtl " "Found design unit 1: alt_dspbuilder_constant_GN2DUUMQHA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2DUUMQHA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2DUUMQHA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175771 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN2DUUMQHA " "Found entity 1: alt_dspbuilder_constant_GN2DUUMQHA" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2DUUMQHA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2DUUMQHA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn2gyzhvjb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn2gyzhvjb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN2GYZHVJB-rtl " "Found design unit 1: alt_dspbuilder_constant_GN2GYZHVJB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2GYZHVJB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2GYZHVJB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175774 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN2GYZHVJB " "Found entity 1: alt_dspbuilder_constant_GN2GYZHVJB" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2GYZHVJB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2GYZHVJB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn3ur3aysk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn3ur3aysk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN3UR3AYSK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN3UR3AYSK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN3UR3AYSK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN3UR3AYSK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175777 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN3UR3AYSK " "Found entity 1: alt_dspbuilder_constant_GN3UR3AYSK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN3UR3AYSK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN3UR3AYSK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn42v6lr6j.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn42v6lr6j.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN42V6LR6J-rtl " "Found design unit 1: alt_dspbuilder_constant_GN42V6LR6J-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN42V6LR6J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN42V6LR6J.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175781 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN42V6LR6J " "Found entity 1: alt_dspbuilder_constant_GN42V6LR6J" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN42V6LR6J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN42V6LR6J.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn4ojgjcx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn4ojgjcx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN4OJGJCX2-rtl " "Found design unit 1: alt_dspbuilder_constant_GN4OJGJCX2-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175784 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN4OJGJCX2 " "Found entity 1: alt_dspbuilder_constant_GN4OJGJCX2" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn52uv6f2x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn52uv6f2x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN52UV6F2X-rtl " "Found design unit 1: alt_dspbuilder_constant_GN52UV6F2X-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN52UV6F2X.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN52UV6F2X.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175787 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN52UV6F2X " "Found entity 1: alt_dspbuilder_constant_GN52UV6F2X" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN52UV6F2X.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN52UV6F2X.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5IRMZXKK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175790 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK " "Found entity 1: alt_dspbuilder_constant_GN5IRMZXKK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn5p5nhc35.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn5p5nhc35.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5P5NHC35-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5P5NHC35-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175793 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5P5NHC35 " "Found entity 1: alt_dspbuilder_constant_GN5P5NHC35" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6-rtl " "Found design unit 1: alt_dspbuilder_constant_GN6SFEINY6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175796 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6 " "Found entity 1: alt_dspbuilder_constant_GN6SFEINY6" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnbqqqv5zm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnbqqqv5zm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNBQQQV5ZM-rtl " "Found design unit 1: alt_dspbuilder_constant_GNBQQQV5ZM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNBQQQV5ZM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNBQQQV5ZM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175799 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNBQQQV5ZM " "Found entity 1: alt_dspbuilder_constant_GNBQQQV5ZM" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNBQQQV5ZM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNBQQQV5ZM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnc5novijt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnc5novijt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT-rtl " "Found design unit 1: alt_dspbuilder_constant_GNC5NOVIJT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175802 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT " "Found entity 1: alt_dspbuilder_constant_GNC5NOVIJT" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gndoazqicq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gndoazqicq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNDOAZQICQ-rtl " "Found design unit 1: alt_dspbuilder_constant_GNDOAZQICQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175805 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNDOAZQICQ " "Found entity 1: alt_dspbuilder_constant_GNDOAZQICQ" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnfirkxg2y.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnfirkxg2y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNFIRKXG2Y-rtl " "Found design unit 1: alt_dspbuilder_constant_GNFIRKXG2Y-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFIRKXG2Y.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFIRKXG2Y.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175808 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNFIRKXG2Y " "Found entity 1: alt_dspbuilder_constant_GNFIRKXG2Y" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFIRKXG2Y.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFIRKXG2Y.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN-rtl " "Found design unit 1: alt_dspbuilder_constant_GNFJXS55VN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175811 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN " "Found entity 1: alt_dspbuilder_constant_GNFJXS55VN" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnhugkqyba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnhugkqyba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNHUGKQYBA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNHUGKQYBA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHUGKQYBA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHUGKQYBA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175814 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNHUGKQYBA " "Found entity 1: alt_dspbuilder_constant_GNHUGKQYBA" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHUGKQYBA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHUGKQYBA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnhyg3vmra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnhyg3vmra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNHYG3VMRA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNHYG3VMRA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175816 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNHYG3VMRA " "Found entity 1: alt_dspbuilder_constant_GNHYG3VMRA" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gni74kescb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gni74kescb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNI74KESCB-rtl " "Found design unit 1: alt_dspbuilder_constant_GNI74KESCB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175819 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNI74KESCB " "Found entity 1: alt_dspbuilder_constant_GNI74KESCB" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK-rtl " "Found design unit 1: alt_dspbuilder_constant_GNK57PM5EK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175822 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK " "Found entity 1: alt_dspbuilder_constant_GNK57PM5EK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnmh35vwrd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnmh35vwrd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNMH35VWRD-rtl " "Found design unit 1: alt_dspbuilder_constant_GNMH35VWRD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNMH35VWRD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNMH35VWRD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175825 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNMH35VWRD " "Found entity 1: alt_dspbuilder_constant_GNMH35VWRD" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNMH35VWRD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNMH35VWRD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnmvsvwonz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnmvsvwonz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNMVSVWONZ-rtl " "Found design unit 1: alt_dspbuilder_constant_GNMVSVWONZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNMVSVWONZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNMVSVWONZ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175828 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNMVSVWONZ " "Found entity 1: alt_dspbuilder_constant_GNMVSVWONZ" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNMVSVWONZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNMVSVWONZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnpd64zoe3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnpd64zoe3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNPD64ZOE3-rtl " "Found design unit 1: alt_dspbuilder_constant_GNPD64ZOE3-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175831 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNPD64ZOE3 " "Found entity 1: alt_dspbuilder_constant_GNPD64ZOE3" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI-rtl " "Found design unit 1: alt_dspbuilder_constant_GNSVSRQZMI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175834 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI " "Found entity 1: alt_dspbuilder_constant_GNSVSRQZMI" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gntubs3c3c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gntubs3c3c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNTUBS3C3C-rtl " "Found design unit 1: alt_dspbuilder_constant_GNTUBS3C3C-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175837 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNTUBS3C3C " "Found entity 1: alt_dspbuilder_constant_GNTUBS3C3C" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnu2opkyf5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnu2opkyf5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNU2OPKYF5-rtl " "Found design unit 1: alt_dspbuilder_constant_GNU2OPKYF5-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNU2OPKYF5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNU2OPKYF5.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175840 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNU2OPKYF5 " "Found entity 1: alt_dspbuilder_constant_GNU2OPKYF5" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNU2OPKYF5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNU2OPKYF5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6-rtl " "Found design unit 1: alt_dspbuilder_constant_GNVYJZZDO6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175843 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6 " "Found entity 1: alt_dspbuilder_constant_GNVYJZZDO6" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnwovrdp5f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnwovrdp5f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWOVRDP5F-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWOVRDP5F-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175846 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWOVRDP5F " "Found entity 1: alt_dspbuilder_constant_GNWOVRDP5F" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnwwzuol7r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnwwzuol7r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWWZUOL7R-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWWZUOL7R-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175849 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWWZUOL7R " "Found entity 1: alt_dspbuilder_constant_GNWWZUOL7R" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnxhvh46ar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnxhvh46ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNXHVH46AR-rtl " "Found design unit 1: alt_dspbuilder_constant_GNXHVH46AR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNXHVH46AR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNXHVH46AR.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175851 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNXHVH46AR " "Found entity 1: alt_dspbuilder_constant_GNXHVH46AR" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNXHVH46AR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNXHVH46AR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnz43o5y3p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnz43o5y3p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNZ43O5Y3P-rtl " "Found design unit 1: alt_dspbuilder_constant_GNZ43O5Y3P-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNZ43O5Y3P.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNZ43O5Y3P.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175854 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNZ43O5Y3P " "Found entity 1: alt_dspbuilder_constant_GNZ43O5Y3P" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNZ43O5Y3P.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNZ43O5Y3P.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gn2nx2byys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gn2nx2byys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN2NX2BYYS-rtl " "Found design unit 1: alt_dspbuilder_counter_GN2NX2BYYS-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175857 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN2NX2BYYS " "Found entity 1: alt_dspbuilder_counter_GN2NX2BYYS" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gn6fxrtdgm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gn6fxrtdgm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN6FXRTDGM-rtl " "Found design unit 1: alt_dspbuilder_counter_GN6FXRTDGM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175860 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN6FXRTDGM " "Found entity 1: alt_dspbuilder_counter_GN6FXRTDGM" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gndtgskfpj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gndtgskfpj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNDTGSKFPJ-rtl " "Found design unit 1: alt_dspbuilder_counter_GNDTGSKFPJ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175863 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNDTGSKFPJ " "Found entity 1: alt_dspbuilder_counter_GNDTGSKFPJ" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gng6vdu3dq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gng6vdu3dq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNG6VDU3DQ-rtl " "Found design unit 1: alt_dspbuilder_counter_GNG6VDU3DQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175866 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNG6VDU3DQ " "Found entity 1: alt_dspbuilder_counter_GNG6VDU3DQ" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnohvz73f3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnohvz73f3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNOHVZ73F3-rtl " "Found design unit 1: alt_dspbuilder_counter_GNOHVZ73F3-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175869 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNOHVZ73F3 " "Found entity 1: alt_dspbuilder_counter_GNOHVZ73F3" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnsgwkevby.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnsgwkevby.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNSGWKEVBY-rtl " "Found design unit 1: alt_dspbuilder_counter_GNSGWKEVBY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175872 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNSGWKEVBY " "Found entity 1: alt_dspbuilder_counter_GNSGWKEVBY" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gntjqadyiy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gntjqadyiy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNTJQADYIY-rtl " "Found design unit 1: alt_dspbuilder_counter_GNTJQADYIY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175875 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNTJQADYIY " "Found entity 1: alt_dspbuilder_counter_GNTJQADYIY" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnwvp6756u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnwvp6756u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNWVP6756U-rtl " "Found design unit 1: alt_dspbuilder_counter_GNWVP6756U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175878 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNWVP6756U " "Found entity 1: alt_dspbuilder_counter_GNWVP6756U" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3-rtl " "Found design unit 1: alt_dspbuilder_delay_GN53FGQEY3-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175881 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3 " "Found entity 1: alt_dspbuilder_delay_GN53FGQEY3" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175885 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175888 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175890 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175894 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "Fusion/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnb2ilto6j.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnb2ilto6j.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNB2ILTO6J-rtl " "Found design unit 1: alt_dspbuilder_delay_GNB2ILTO6J-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175897 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNB2ILTO6J " "Found entity 1: alt_dspbuilder_delay_GNB2ILTO6J" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnm33aesk5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnm33aesk5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNM33AESK5-rtl " "Found design unit 1: alt_dspbuilder_delay_GNM33AESK5-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175900 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNM33AESK5 " "Found entity 1: alt_dspbuilder_delay_GNM33AESK5" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175904 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175907 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC " "Found entity 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sbitlogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sbitlogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBitLogical-SBitLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBitLogical-SBitLogical_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175910 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBitLogical " "Found entity 1: alt_dspbuilder_SBitLogical" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175912 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V " "Found entity 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175915 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 " "Found entity 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gn7kc3zsdb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gn7kc3zsdb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN7KC3ZSDB-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN7KC3ZSDB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175919 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN7KC3ZSDB " "Found entity 1: alt_dspbuilder_memdelay_GN7KC3ZSDB" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sshifttap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sshifttap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SShiftTap-a " "Found design unit 1: alt_dspbuilder_SShiftTap-a" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175922 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SShiftTap " "Found entity 1: alt_dspbuilder_SShiftTap" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnatjsjfwz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnatjsjfwz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNATJSJFWZ-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNATJSJFWZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNATJSJFWZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNATJSJFWZ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175925 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNATJSJFWZ " "Found entity 1: alt_dspbuilder_memdelay_GNATJSJFWZ" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNATJSJFWZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNATJSJFWZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnd4zy57yf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnd4zy57yf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GND4ZY57YF-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GND4ZY57YF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GND4ZY57YF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GND4ZY57YF.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175928 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GND4ZY57YF " "Found entity 1: alt_dspbuilder_memdelay_GND4ZY57YF" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GND4ZY57YF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GND4ZY57YF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnggi56xg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnggi56xg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNGGI56XG4-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNGGI56XG4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175931 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNGGI56XG4 " "Found entity 1: alt_dspbuilder_memdelay_GNGGI56XG4" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnil6d42ug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnil6d42ug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNIL6D42UG-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNIL6D42UG-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNIL6D42UG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNIL6D42UG.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175934 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNIL6D42UG " "Found entity 1: alt_dspbuilder_memdelay_GNIL6D42UG" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNIL6D42UG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNIL6D42UG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnoszn6l7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnoszn6l7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNOSZN6L7S-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNOSZN6L7S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175937 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNOSZN6L7S " "Found entity 1: alt_dspbuilder_memdelay_GNOSZN6L7S" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnq44rxmm7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnq44rxmm7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNQ44RXMM7-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNQ44RXMM7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175940 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNQ44RXMM7 " "Found entity 1: alt_dspbuilder_memdelay_GNQ44RXMM7" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnr55nyjwv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnr55nyjwv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNR55NYJWV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNR55NYJWV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175943 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNR55NYJWV " "Found entity 1: alt_dspbuilder_memdelay_GNR55NYJWV" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnt3m75ima.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnt3m75ima.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNT3M75IMA-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNT3M75IMA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175946 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNT3M75IMA " "Found entity 1: alt_dspbuilder_memdelay_GNT3M75IMA" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNXMJOJMJV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175949 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV " "Found entity 1: alt_dspbuilder_memdelay_GNXMJOJMJV" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175952 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI " "Found entity 1: alt_dspbuilder_multiplexer_GNWZZP2IFI" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_smuxaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_smuxaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMuxAltr-synth " "Found design unit 1: alt_dspbuilder_sMuxAltr-synth" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175954 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMuxAltr " "Found entity 1: alt_dspbuilder_sMuxAltr" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnniejhq5v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnniejhq5v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNNIEJHQ5V-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNNIEJHQ5V-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNNIEJHQ5V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNNIEJHQ5V.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175957 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNNIEJHQ5V " "Found entity 1: alt_dspbuilder_multiplier_GNNIEJHQ5V" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNNIEJHQ5V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNNIEJHQ5V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_smultaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_smultaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMultAltr-synth " "Found design unit 1: alt_dspbuilder_sMultAltr-synth" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175960 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMultAltr " "Found entity 1: alt_dspbuilder_sMultAltr" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_altmultconst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_altmultconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AltMultConst-AltMultConst_synth " "Found design unit 1: alt_dspbuilder_AltMultConst-AltMultConst_synth" {  } { { "Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175963 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AltMultConst " "Found entity 1: alt_dspbuilder_AltMultConst" {  } { { "Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAdd-MultAdd_synth " "Found design unit 1: alt_dspbuilder_MultAdd-MultAdd_synth" {  } { { "Fusion/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_MultAdd.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175967 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAdd " "Found entity 1: alt_dspbuilder_MultAdd" {  } { { "Fusion/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_MultAdd.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multaddmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multaddmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAddMF-MultAddMF_synth " "Found design unit 1: alt_dspbuilder_MultAddMF-MultAddMF_synth" {  } { { "Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175971 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAddMF " "Found entity 1: alt_dspbuilder_MultAddMF" {  } { { "Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_parallel_adder_gn5csconm5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_parallel_adder_gn5csconm5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GN5CSCONM5-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GN5CSCONM5-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175975 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GN5CSCONM5 " "Found entity 1: alt_dspbuilder_parallel_adder_GN5CSCONM5" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saddersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saddersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SAdderSub-a_SAdderSub " "Found design unit 1: alt_dspbuilder_SAdderSub-a_SAdderSub" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175978 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SAdderSub " "Found entity 1: alt_dspbuilder_SAdderSub" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175981 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG " "Found entity 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_slpmaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_slpmaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sLpmAddSub-SYN " "Found design unit 1: alt_dspbuilder_sLpmAddSub-SYN" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175984 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sLpmAddSub " "Found entity 1: alt_dspbuilder_sLpmAddSub" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175987 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574 " "Found entity 1: alt_dspbuilder_pipelined_adder_GNY2JEH574" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175991 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN-rtl " "Found design unit 1: alt_dspbuilder_port_GNA5S4SQDN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175994 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN " "Found entity 1: alt_dspbuilder_port_GNA5S4SQDN" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnepkllzky.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnepkllzky.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY-rtl " "Found design unit 1: alt_dspbuilder_port_GNEPKLLZKY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175997 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY " "Found entity 1: alt_dspbuilder_port_GNEPKLLZKY" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490175997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490175997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnssys4j5r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnssys4j5r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNSSYS4J5R-rtl " "Found design unit 1: alt_dspbuilder_port_GNSSYS4J5R-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176000 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNSSYS4J5R " "Found entity 1: alt_dspbuilder_port_GNSSYS4J5R" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnxaokdykc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnxaokdykc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNXAOKDYKC-rtl " "Found design unit 1: alt_dspbuilder_port_GNXAOKDYKC-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176004 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNXAOKDYKC " "Found entity 1: alt_dspbuilder_port_GNXAOKDYKC" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_round_gnwbuvgwwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_round_gnwbuvgwwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_round_GNWBUVGWWO-beh " "Found design unit 1: alt_dspbuilder_round_GNWBUVGWWO-beh" {  } { { "Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176008 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_round_GNWBUVGWWO " "Found entity 1: alt_dspbuilder_round_GNWBUVGWWO" {  } { { "Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176011 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip-rtl " "Found design unit 1: gaussian_ip-rtl" {  } { { "Fusion/hdl/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176014 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip " "Found entity 1: gaussian_ip" {  } { { "Fusion/hdl/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier-rtl " "Found design unit 1: alt_dspbuilder_multiplier-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplier.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176016 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier " "Found entity 1: alt_dspbuilder_multiplier" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplier.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176019 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "Fusion/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter-rtl " "Found design unit 1: alt_dspbuilder_counter-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176022 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter " "Found entity 1: alt_dspbuilder_counter" {  } { { "Fusion/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176025 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "Fusion/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat-rtl " "Found design unit 1: alt_dspbuilder_bus_concat-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_bus_concat.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176027 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat " "Found entity 1: alt_dspbuilder_bus_concat" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_bus_concat.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator-rtl " "Found design unit 1: alt_dspbuilder_comparator-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176030 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator " "Found entity 1: alt_dspbuilder_comparator" {  } { { "Fusion/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_comparator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176032 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "Fusion/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay-rtl " "Found design unit 1: alt_dspbuilder_memdelay-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176035 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay " "Found entity 1: alt_dspbuilder_memdelay" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176037 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "Fusion/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176041 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder " "Found entity 1: alt_dspbuilder_pipelined_adder" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_4.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_4 " "Found entity 1: Computer_System_mm_interconnect_4" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_3 " "Found entity 1: Computer_System_mm_interconnect_3" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2 " "Found entity 1: Computer_System_mm_interconnect_2" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_2_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176113 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176152 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176152 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176152 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176152 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551490176159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551490176170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176207 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551490176217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551490176217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176223 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router_002 " "Found entity 2: Computer_System_mm_interconnect_2_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551490176225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551490176225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176230 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router " "Found entity 2: Computer_System_mm_interconnect_2_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551490176295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551490176295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176300 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551490176302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551490176304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176310 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM " "Found entity 1: Computer_System_VGA_SUBSYSTEM" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_PLL " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Controller " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_PLL " "Found entity 1: Computer_System_VGA_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SYSTEM_PLL " "Found entity 1: Computer_System_SYSTEM_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SYSTEM_PLL_sys_pll " "Found entity 1: Computer_System_SYSTEM_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_RAM " "Found entity 1: Computer_System_RAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_padding.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_padding.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_PADDING " "Found entity 1: Computer_System_PADDING" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/gaussian_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/gaussian_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip-rtl " "Found design unit 1: gaussian_ip-rtl" {  } { { "Computer_System/synthesis/submodules/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/gaussian_ip.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176440 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip " "Found entity 1: gaussian_ip" {  } { { "Computer_System/synthesis/submodules/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/gaussian_ip.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176453 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(274) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1551490176456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_dma_write.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_dma_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_DMA_WRITE " "Found entity 1: Computer_System_DMA_WRITE" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_dma_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_dma_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_DMA_1 " "Found entity 1: Computer_System_DMA_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDigit " "Found entity 1: HexDigit" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490176699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490176699 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490176750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551490177610 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SoC_Computer.v(205) " "Output port \"DRAM_ADDR\" at DE1_SoC_Computer.v(205) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SoC_Computer.v(206) " "Output port \"DRAM_BA\" at DE1_SoC_Computer.v(206) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC_Computer.v(237) " "Output port \"LEDR\" at DE1_SoC_Computer.v(237) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Computer.v(192) " "Output port \"ADC_DIN\" at DE1_SoC_Computer.v(192) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Computer.v(194) " "Output port \"ADC_SCLK\" at DE1_SoC_Computer.v(194) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SoC_Computer.v(200) " "Output port \"AUD_DACDAT\" at DE1_SoC_Computer.v(200) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SoC_Computer.v(202) " "Output port \"AUD_XCK\" at DE1_SoC_Computer.v(202) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SoC_Computer.v(207) " "Output port \"DRAM_CAS_N\" at DE1_SoC_Computer.v(207) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SoC_Computer.v(208) " "Output port \"DRAM_CKE\" at DE1_SoC_Computer.v(208) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SoC_Computer.v(209) " "Output port \"DRAM_CLK\" at DE1_SoC_Computer.v(209) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SoC_Computer.v(210) " "Output port \"DRAM_CS_N\" at DE1_SoC_Computer.v(210) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SoC_Computer.v(212) " "Output port \"DRAM_LDQM\" at DE1_SoC_Computer.v(212) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SoC_Computer.v(213) " "Output port \"DRAM_RAS_N\" at DE1_SoC_Computer.v(213) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SoC_Computer.v(214) " "Output port \"DRAM_UDQM\" at DE1_SoC_Computer.v(214) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177641 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SoC_Computer.v(215) " "Output port \"DRAM_WE_N\" at DE1_SoC_Computer.v(215) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177642 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Computer.v(231) " "Output port \"IRDA_TXD\" at DE1_SoC_Computer.v(231) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177642 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_Computer.v(253) " "Output port \"TD_RESET_N\" at DE1_SoC_Computer.v(253) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490177642 "|DE1_SoC_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDigit HexDigit:Digit0 " "Elaborating entity \"HexDigit\" for hierarchy \"HexDigit:Digit0\"" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490177653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490177720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490177762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490177833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490177883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490177914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490177944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490177994 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490178014 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490178014 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178024 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490178070 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178080 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1551490178147 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490178147 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1551490178147 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490178147 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490178179 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490178179 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178193 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490178228 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490178229 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490178229 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551490178229 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490178700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490178700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490178700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490178700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490178700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490178700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490178700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490178700 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490178700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490178772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490178772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490178842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490179090 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490179090 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490179090 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490179090 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490179090 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490179090 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1 " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "buffer_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_DMA_1 Computer_System:The_System\|Computer_System_DMA_1:dma_1 " "Elaborating entity \"Computer_System_DMA_1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "dma_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_DMA_1.v(165) " "Verilog HDL assignment warning at Computer_System_DMA_1.v(165): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490179181 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "DMA_Control_Slave" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490179194 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_1|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490179194 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_1|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "From_Memory_to_Stream" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490179484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490179484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490179484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490179484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490179484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490179484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490179484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490179484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490179484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490179484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490179484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490179484 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490179484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1bg1 " "Found entity 1: scfifo_1bg1" {  } { { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/scfifo_1bg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490179555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490179555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1bg1 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated " "Elaborating entity \"scfifo_1bg1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m2a1 " "Found entity 1: a_dpfifo_m2a1" {  } { { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490179584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490179584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m2a1 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo " "Elaborating entity \"a_dpfifo_m2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\"" {  } { { "db/scfifo_1bg1.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/scfifo_1bg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3i1 " "Found entity 1: altsyncram_f3i1" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_f3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490179680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490179680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f3i1 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram " "Elaborating entity \"altsyncram_f3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\"" {  } { { "db/a_dpfifo_m2a1.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490179778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490179778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_m2a1.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_m2a1.tdf" "three_comparison" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490179880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490179880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_m2a1.tdf" "rd_ptr_msb" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490179984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490179984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_m2a1.tdf" "usedw_counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490179996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490180061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490180061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_m2a1.tdf" "wr_ptr" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_DMA_WRITE Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write " "Elaborating entity \"Computer_System_DMA_WRITE\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\"" {  } { { "Computer_System/synthesis/Computer_System.v" "dma_write" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_DMA_WRITE.v(161) " "Verilog HDL assignment warning at Computer_System_DMA_WRITE.v(161): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490180487 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_WRITE:dma_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "From_Stream_to_Memory" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip Computer_System:The_System\|gaussian_ip:fusion " "Elaborating entity \"gaussian_ip\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\"" {  } { { "Computer_System/synthesis/Computer_System.v" "fusion" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0 " "Elaborating entity \"gaussian_ip_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\"" {  } { { "Computer_System/synthesis/submodules/gaussian_ip.vhd" "\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/gaussian_ip.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNN7TLRCSZ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNN7TLRCSZ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborating entity \"LPM_FF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180602 ""}  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490180602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborating entity \"LPM_FF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180622 ""}  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490180622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GN37ALZBS4:source_ready_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GN37ALZBS4:source_ready_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "source_ready_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNA5S4SQDN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GNA5S4SQDN:sink_data2_0 " "Elaborating entity \"alt_dspbuilder_port_GNA5S4SQDN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GNA5S4SQDN:sink_data2_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "sink_data2_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "gaussian_ip_fusion_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNQFU4PUDH Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNQFU4PUDH\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNXAOKDYKC Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNXAOKDYKC:eof_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNXAOKDYKC\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNXAOKDYKC:eof_out_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "eof_out_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNWZZP2IFI Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer " "Elaborating entity \"alt_dspbuilder_multiplexer_GNWZZP2IFI\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "multiplexer" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490180822 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490180887 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490180887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k1e " "Found entity 1: mux_k1e" {  } { { "db/mux_k1e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/mux_k1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490180969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490180969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k1e Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_k1e:auto_generated " "Elaborating entity \"mux_k1e\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_k1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "multiplexeruser_aclrgnd" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490180994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "multiplexerenavcc" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN6SFEINY6 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN6SFEINY6:constant25 " "Elaborating entity \"alt_dspbuilder_constant_GN6SFEINY6\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN6SFEINY6:constant25\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant25" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GN4HTUTWRG Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GN4HTUTWRG\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gsn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181177 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490181177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aek " "Found entity 1: add_sub_aek" {  } { { "db/add_sub_aek.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/add_sub_aek.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490181262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490181262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aek Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_aek:auto_generated " "Elaborating entity \"add_sub_aek\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_aek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNR55NYJWV Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNR55NYJWV\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181328 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490181337 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator2 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "comparator2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNC5NOVIJT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNC5NOVIJT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNSVSRQZMI Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNSVSRQZMI\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5IRMZXKK Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GN5IRMZXKK\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNKLOJ6ING Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNKLOJ6ING\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "bus_concatenation1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNK57PM5EK Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNK57PM5EK:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNK57PM5EK\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNK57PM5EK:constant4\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNT3M75IMA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNT3M75IMA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181480 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490181483 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1551490181483 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNSSYS4J5R Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNSSYS4J5R:pixel_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNSSYS4J5R\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNSSYS4J5R:pixel_out_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "pixel_out_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "gaussian_ip_fusion_decomposition_3_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd(211) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd(211): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490181541 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd(363) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd(363): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490181594 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNNIEJHQ5V Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GNNIEJHQ5V\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNNIEJHQ5V.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNNIEJHQ5V.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 8 " "Parameter \"LPM_PIPELINE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=NO " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490181683 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490181683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_77t.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_77t.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_77t " "Found entity 1: mult_77t" {  } { { "db/mult_77t.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/mult_77t.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490181770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490181770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_77t Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_77t:auto_generated " "Elaborating entity \"mult_77t\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_77t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490181806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN2DUUMQHA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN2DUUMQHA:constant24 " "Elaborating entity \"alt_dspbuilder_constant_GN2DUUMQHA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN2DUUMQHA:constant24\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant24" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490182384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN52UV6F2X Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN52UV6F2X:constant23 " "Elaborating entity \"alt_dspbuilder_constant_GN52UV6F2X\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN52UV6F2X:constant23\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant23" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490182534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNBQQQV5ZM Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GNBQQQV5ZM:constant22 " "Elaborating entity \"alt_dspbuilder_constant_GNBQQQV5ZM\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GNBQQQV5ZM:constant22\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant22" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490182627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN42V6LR6J Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN42V6LR6J:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GN42V6LR6J\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN42V6LR6J:constant8\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490183211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN3UR3AYSK Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN3UR3AYSK:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GN3UR3AYSK\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN3UR3AYSK:constant7\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490183228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNEPKLLZKY Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_port_GNEPKLLZKY:pixel_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNEPKLLZKY\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_port_GNEPKLLZKY:pixel_out_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "pixel_out_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490183258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNY2JEH574 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNY2JEH574\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490183276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_round_GNWBUVGWWO Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_round_GNWBUVGWWO:round " "Elaborating entity \"alt_dspbuilder_round_GNWBUVGWWO\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_round_GNWBUVGWWO:round\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "round" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490183406 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_i alt_dspbuilder_round_GNWBUVGWWO.vhd(29) " "Verilog HDL or VHDL warning at alt_dspbuilder_round_GNWBUVGWWO.vhd(29): object \"reset_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490183418 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0|alt_dspbuilder_round_GNWBUVGWWO:round"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GN5CSCONM5 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GN5CSCONM5\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490183460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "adder_1_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490183496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490183522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490183528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 28 " "Parameter \"LPM_WIDTH\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490183528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490183528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490183528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490183528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490183528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490183528 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490183528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jmh " "Found entity 1: add_sub_jmh" {  } { { "db/add_sub_jmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/add_sub_jmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490183612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490183612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jmh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_jmh:auto_generated " "Elaborating entity \"add_sub_jmh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_jmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490183617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "adder_2_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490184134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490184162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490184173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 29 " "Parameter \"LPM_WIDTH\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184173 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490184173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kmh " "Found entity 1: add_sub_kmh" {  } { { "db/add_sub_kmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/add_sub_kmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490184248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490184248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kmh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_kmh:auto_generated " "Elaborating entity \"add_sub_kmh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_kmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490184255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "adder_3_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490184547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490184630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490184643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184643 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490184643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmh " "Found entity 1: add_sub_cmh" {  } { { "db/add_sub_cmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/add_sub_cmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490184717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490184717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_cmh:auto_generated " "Elaborating entity \"add_sub_cmh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_cmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490184723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "adder_4_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490184873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490184888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490184891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490184891 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490184891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dmh " "Found entity 1: add_sub_dmh" {  } { { "db/add_sub_dmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/add_sub_dmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490184966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490184966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dmh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_dmh:auto_generated " "Elaborating entity \"add_sub_dmh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_dmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490184972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "adder_5_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490185083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490185083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490185083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490185083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490185083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490185083 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490185083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_emh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_emh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_emh " "Found entity 1: add_sub_emh" {  } { { "db/add_sub_emh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/add_sub_emh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490185156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490185156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_emh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_emh:auto_generated " "Elaborating entity \"add_sub_emh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_emh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNHUGKQYBA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GNHUGKQYBA:constant12 " "Elaborating entity \"alt_dspbuilder_constant_GNHUGKQYBA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GNHUGKQYBA:constant12\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant12" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GND4ZY57YF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GND4ZY57YF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GND4ZY57YF.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GND4ZY57YF.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490185411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490185411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490185411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 13 " "Parameter \"tap_distance\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490185411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490185411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490185411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490185411 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490185411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7j51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7j51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7j51 " "Found entity 1: shift_taps_7j51" {  } { { "db/shift_taps_7j51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_7j51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490185479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490185479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_7j51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated " "Elaborating entity \"shift_taps_7j51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p9j1 " "Found entity 1: altsyncram_p9j1" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490185562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490185562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p9j1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2 " "Elaborating entity \"altsyncram_p9j1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\"" {  } { { "db/shift_taps_7j51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_7j51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9jf " "Found entity 1: cntr_9jf" {  } { { "db/cntr_9jf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_9jf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490185644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490185644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9jf Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|cntr_9jf:cntr1 " "Elaborating entity \"cntr_9jf\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|cntr_9jf:cntr1\"" {  } { { "db/shift_taps_7j51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_7j51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490185724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490185724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c9c Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|cntr_9jf:cntr1\|cmpr_c9c:cmpr6 " "Elaborating entity \"cmpr_c9c\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|cntr_9jf:cntr1\|cmpr_c9c:cmpr6\"" {  } { { "db/cntr_9jf.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_9jf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v2h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v2h " "Found entity 1: cntr_v2h" {  } { { "db/cntr_v2h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_v2h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490185816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490185816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v2h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|cntr_v2h:cntr3 " "Elaborating entity \"cntr_v2h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|cntr_v2h:cntr3\"" {  } { { "db/shift_taps_7j51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_7j51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBZR5PMEK Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast0 " "Elaborating entity \"alt_dspbuilder_cast_GNBZR5PMEK\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast0\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast0\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNMLNX2RCD Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNMLNX2RCD:cast1 " "Elaborating entity \"alt_dspbuilder_cast_GNMLNX2RCD\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNMLNX2RCD:cast1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNMLNX2RCD:cast1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNMLNX2RCD:cast1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNMLNX2RCD.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNMLNX2RCD.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNMLNX2RCD:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNMLNX2RCD:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490185902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNHYNEPC7U Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHYNEPC7U:cast26 " "Elaborating entity \"alt_dspbuilder_cast_GNHYNEPC7U\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHYNEPC7U:cast26\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast26" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHYNEPC7U:cast26\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHYNEPC7U:cast26\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHYNEPC7U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHYNEPC7U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHYNEPC7U:cast26\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHYNEPC7U:cast26\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN2NX2BYYS Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GN2NX2BYYS\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186151 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN2NX2BYYS.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN2NX2BYYS.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551490186159 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0|alt_dspbuilder_counter_GN2NX2BYYS:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 656 " "Parameter \"LPM_MODULUS\" = \"656\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186272 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490186272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9in " "Found entity 1: cntr_9in" {  } { { "db/cntr_9in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_9in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490186358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490186358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9in Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_9in:auto_generated " "Elaborating entity \"cntr_9in\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_9in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490186464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490186464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_9in:auto_generated\|cmpr_pac:cmpr1 " "Elaborating entity \"cmpr_pac\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_9in:auto_generated\|cmpr_pac:cmpr1\"" {  } { { "db/cntr_9in.tdf" "cmpr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_9in.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNOHVZ73F3 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter " "Elaborating entity \"alt_dspbuilder_counter_GNOHVZ73F3\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186572 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNOHVZ73F3.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNOHVZ73F3.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551490186583 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0|alt_dspbuilder_counter_GNOHVZ73F3:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 17 " "Parameter \"LPM_MODULUS\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186600 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490186600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ffn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ffn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ffn " "Found entity 1: cntr_ffn" {  } { { "db/cntr_ffn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_ffn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490186684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490186684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ffn Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\|cntr_ffn:auto_generated " "Elaborating entity \"cntr_ffn\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\|cntr_ffn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490186757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490186757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d9c Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\|cntr_ffn:auto_generated\|cmpr_d9c:cmpr1 " "Elaborating entity \"cmpr_d9c\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\|cntr_ffn:auto_generated\|cmpr_d9c:cmpr1\"" {  } { { "db/cntr_ffn.tdf" "cmpr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_ffn.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator5" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNA5ZFEL7V Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNA5ZFEL7V\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "logical_bit_operator1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrBitPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrBitPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNYMSBQTJ6\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "logical_bit_operator2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNG6VDU3DQ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNG6VDU3DQ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186920 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNG6VDU3DQ.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNG6VDU3DQ.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551490186925 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490186954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 496 " "Parameter \"LPM_MODULUS\" = \"496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490186954 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490186954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ain.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ain.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ain " "Found entity 1: cntr_ain" {  } { { "db/cntr_ain.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_ain.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490187036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490187036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ain Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\|cntr_ain:auto_generated " "Elaborating entity \"cntr_ain\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\|cntr_ain:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNU2OPKYF5 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNU2OPKYF5:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNU2OPKYF5\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNU2OPKYF5:constant2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNI74KESCB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNI74KESCB:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNI74KESCB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNI74KESCB:constant3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNTUBS3C3C Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNTUBS3C3C:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNTUBS3C3C\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNTUBS3C3C:constant1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GN5A3KLAEC Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GN5A3KLAEC\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "logical_bit_operator7" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNZ43O5Y3P Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNZ43O5Y3P:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNZ43O5Y3P\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNZ43O5Y3P:constant8\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWOVRDP5F Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNWOVRDP5F:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNWOVRDP5F\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNWOVRDP5F:constant9\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNDOAZQICQ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNDOAZQICQ:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNDOAZQICQ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNDOAZQICQ:constant6\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNPD64ZOE3 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNPD64ZOE3:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNPD64ZOE3\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNPD64ZOE3:constant7\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5D52DF5S Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast28 " "Elaborating entity \"alt_dspbuilder_cast_GN5D52DF5S\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast28\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "cast28" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast28\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast28\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast28\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast28\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNBSPPAI5 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast34 " "Elaborating entity \"alt_dspbuilder_cast_GNNBSPPAI5\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast34\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "cast34" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast34\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast34\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast34\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast34\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNXMJOJMJV Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNXMJOJMJV\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187510 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490187523 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_accumulate_diff_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNATJSJFWZ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNATJSJFWZ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNATJSJFWZ.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNATJSJFWZ.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490187842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490187842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490187842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 5271 " "Parameter \"tap_distance\" = \"5271\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490187842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490187842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490187842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490187842 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490187842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rn51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rn51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rn51 " "Found entity 1: shift_taps_rn51" {  } { { "db/shift_taps_rn51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_rn51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490187912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490187912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_rn51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated " "Elaborating entity \"shift_taps_rn51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jmj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jmj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jmj1 " "Found entity 1: altsyncram_jmj1" {  } { { "db/altsyncram_jmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_jmj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490187991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490187991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jmj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2 " "Elaborating entity \"altsyncram_jmj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\"" {  } { { "db/shift_taps_rn51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_rn51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490187999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dof " "Found entity 1: cntr_dof" {  } { { "db/cntr_dof.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_dof.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490188088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490188088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dof Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|cntr_dof:cntr1 " "Elaborating entity \"cntr_dof\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|cntr_dof:cntr1\"" {  } { { "db/shift_taps_rn51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_rn51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sac " "Found entity 1: cmpr_sac" {  } { { "db/cmpr_sac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_sac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490188179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490188179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_sac Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|cntr_dof:cntr1\|cmpr_sac:cmpr6 " "Elaborating entity \"cmpr_sac\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|cntr_dof:cntr1\|cmpr_sac:cmpr6\"" {  } { { "db/cntr_dof.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_dof.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_38h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_38h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_38h " "Found entity 1: cntr_38h" {  } { { "db/cntr_38h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_38h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490188261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490188261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_38h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|cntr_38h:cntr3 " "Elaborating entity \"cntr_38h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|cntr_38h:cntr3\"" {  } { { "db/shift_taps_rn51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_rn51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN53FGQEY3 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay " "Elaborating entity \"alt_dspbuilder_delay_GN53FGQEY3\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNB2ILTO6J Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20 " "Elaborating entity \"alt_dspbuilder_delay_GNB2ILTO6J\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "delay20" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNOSZN6L7S Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNOSZN6L7S\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490188632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490188632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490188632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2608 " "Parameter \"tap_distance\" = \"2608\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490188632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490188632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490188632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490188632 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490188632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_jm51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_jm51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_jm51 " "Found entity 1: shift_taps_jm51" {  } { { "db/shift_taps_jm51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_jm51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490188707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490188707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_jm51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated " "Elaborating entity \"shift_taps_jm51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fjj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fjj1 " "Found entity 1: altsyncram_fjj1" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490188789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490188789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fjj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2 " "Elaborating entity \"altsyncram_fjj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\"" {  } { { "db/shift_taps_jm51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_jm51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4of " "Found entity 1: cntr_4of" {  } { { "db/cntr_4of.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_4of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490188878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490188878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4of Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_4of:cntr1 " "Elaborating entity \"cntr_4of\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_4of:cntr1\"" {  } { { "db/shift_taps_jm51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_jm51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rac " "Found entity 1: cmpr_rac" {  } { { "db/cmpr_rac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_rac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490188958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490188958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rac Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_4of:cntr1\|cmpr_rac:cmpr6 " "Elaborating entity \"cmpr_rac\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_4of:cntr1\|cmpr_rac:cmpr6\"" {  } { { "db/cntr_4of.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_4of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490188971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q7h " "Found entity 1: cntr_q7h" {  } { { "db/cntr_q7h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_q7h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490189064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490189064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q7h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_q7h:cntr3 " "Elaborating entity \"cntr_q7h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_q7h:cntr3\"" {  } { { "db/shift_taps_jm51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_jm51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490189073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "gaussian_ip_fusion_decomposition_1_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490189978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd(199) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd(199): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490190049 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490190059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd(374) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd(374): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490190105 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNY3CPVYVD Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast48 " "Elaborating entity \"alt_dspbuilder_cast_GNY3CPVYVD\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast48\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "cast48" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490192945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast48\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast48\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490192958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "gaussian_ip_fusion_decomposition_1_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNTJQADYIY Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GNTJQADYIY\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193344 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNTJQADYIY.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNTJQADYIY.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551490193346 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0|alt_dspbuilder_counter_GNTJQADYIY:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 668 " "Parameter \"LPM_MODULUS\" = \"668\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193376 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490193376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cin.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cin.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cin " "Found entity 1: cntr_cin" {  } { { "db/cntr_cin.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_cin.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490193461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490193461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cin Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\|cntr_cin:auto_generated " "Elaborating entity \"cntr_cin\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\|cntr_cin:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNDTGSKFPJ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter " "Elaborating entity \"alt_dspbuilder_counter_GNDTGSKFPJ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193528 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNDTGSKFPJ.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNDTGSKFPJ.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551490193535 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0|alt_dspbuilder_counter_GNDTGSKFPJ:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 16 " "Parameter \"LPM_MODULUS\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193562 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490193562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_efn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_efn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_efn " "Found entity 1: cntr_efn" {  } { { "db/cntr_efn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_efn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490193665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490193665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_efn Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri\|cntr_efn:auto_generated " "Elaborating entity \"cntr_efn\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri\|cntr_efn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNWVP6756U Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNWVP6756U\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193767 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNWVP6756U.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNWVP6756U.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551490193771 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0|alt_dspbuilder_counter_GNWVP6756U:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 508 " "Parameter \"LPM_MODULUS\" = \"508\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490193793 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490193793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4in " "Found entity 1: cntr_4in" {  } { { "db/cntr_4in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_4in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490193879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490193879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4in Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\|cntr_4in:auto_generated " "Elaborating entity \"cntr_4in\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\|cntr_4in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNMH35VWRD Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNMH35VWRD:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNMH35VWRD\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNMH35VWRD:constant2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN4OJGJCX2 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GN4OJGJCX2:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GN4OJGJCX2\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GN4OJGJCX2:constant3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNHYG3VMRA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNHYG3VMRA:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNHYG3VMRA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNHYG3VMRA:constant1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490193991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNXHVH46AR Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNXHVH46AR:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNXHVH46AR\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNXHVH46AR:constant8\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490194020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWWZUOL7R Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNWWZUOL7R:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNWWZUOL7R\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNWWZUOL7R:constant9\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490194031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNMVSVWONZ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNMVSVWONZ:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNMVSVWONZ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNMVSVWONZ:constant6\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490194036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "gaussian_ip_fusion_decomposition_1_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490194193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNGGI56XG4 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNGGI56XG4\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490194331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490194336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490194475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490194489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490194489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490194489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490194489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 664 " "Parameter \"tap_distance\" = \"664\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490194489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490194489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490194489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490194489 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490194489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3l51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3l51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3l51 " "Found entity 1: shift_taps_3l51" {  } { { "db/shift_taps_3l51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_3l51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490194558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490194558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_3l51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated " "Elaborating entity \"shift_taps_3l51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490194564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgj1 " "Found entity 1: altsyncram_bgj1" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490194641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490194641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bgj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2 " "Elaborating entity \"altsyncram_bgj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\"" {  } { { "db/shift_taps_3l51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_3l51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490194649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_imf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_imf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_imf " "Found entity 1: cntr_imf" {  } { { "db/cntr_imf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_imf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490194746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490194746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_imf Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|cntr_imf:cntr1 " "Elaborating entity \"cntr_imf\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|cntr_imf:cntr1\"" {  } { { "db/shift_taps_3l51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_3l51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490194755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_86h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_86h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_86h " "Found entity 1: cntr_86h" {  } { { "db/cntr_86h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_86h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490194851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490194851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_86h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|cntr_86h:cntr3 " "Elaborating entity \"cntr_86h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|cntr_86h:cntr3\"" {  } { { "db/shift_taps_3l51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_3l51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490194859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN7KC3ZSDB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GN7KC3ZSDB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490195748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490195759 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490195767 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1551490195767 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "gaussian_ip_fusion_decomposition_2_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490195817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd(211) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd(211): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490195827 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_accumulate_diff_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490195835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNIL6D42UG Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNIL6D42UG\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490195912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNIL6D42UG.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNIL6D42UG.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490195917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490196043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490196054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490196054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490196054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490196054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2675 " "Parameter \"tap_distance\" = \"2675\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490196054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490196054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490196054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490196054 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490196054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0o51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0o51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0o51 " "Found entity 1: shift_taps_0o51" {  } { { "db/shift_taps_0o51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_0o51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490196128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490196128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_0o51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated " "Elaborating entity \"shift_taps_0o51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490196136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9mj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9mj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9mj1 " "Found entity 1: altsyncram_9mj1" {  } { { "db/altsyncram_9mj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_9mj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490196209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490196209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9mj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2 " "Elaborating entity \"altsyncram_9mj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\"" {  } { { "db/shift_taps_0o51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_0o51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490196218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8of " "Found entity 1: cntr_8of" {  } { { "db/cntr_8of.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_8of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490196289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490196289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8of Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|cntr_8of:cntr1 " "Elaborating entity \"cntr_8of\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|cntr_8of:cntr1\"" {  } { { "db/shift_taps_0o51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_0o51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490196297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u7h " "Found entity 1: cntr_u7h" {  } { { "db/cntr_u7h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_u7h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490196400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490196400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u7h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|cntr_u7h:cntr3 " "Elaborating entity \"cntr_u7h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|cntr_u7h:cntr3\"" {  } { { "db/shift_taps_0o51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_0o51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490196408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490196461 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd(363) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd(363): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490196500 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490199485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNM33AESK5 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20 " "Elaborating entity \"alt_dspbuilder_delay_GNM33AESK5\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "delay20" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490199637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490199658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNQ44RXMM7 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNQ44RXMM7\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490199688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490199694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490199814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490199828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490199828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490199828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490199828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1320 " "Parameter \"tap_distance\" = \"1320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490199828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490199828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490199828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490199828 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490199828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9m51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9m51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9m51 " "Found entity 1: shift_taps_9m51" {  } { { "db/shift_taps_9m51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_9m51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490199902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490199902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_9m51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated " "Elaborating entity \"shift_taps_9m51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490199908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bjj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bjj1 " "Found entity 1: altsyncram_bjj1" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490200059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490200059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bjj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2 " "Elaborating entity \"altsyncram_bjj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\"" {  } { { "db/shift_taps_9m51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_9m51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490200067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2of " "Found entity 1: cntr_2of" {  } { { "db/cntr_2of.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_2of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490200163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490200163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2of Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_2of:cntr1 " "Elaborating entity \"cntr_2of\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_2of:cntr1\"" {  } { { "db/shift_taps_9m51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_9m51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490200172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_qac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490200372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490200372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_2of:cntr1\|cmpr_qac:cmpr6 " "Elaborating entity \"cmpr_qac\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_2of:cntr1\|cmpr_qac:cmpr6\"" {  } { { "db/cntr_2of.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_2of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490200385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o7h " "Found entity 1: cntr_o7h" {  } { { "db/cntr_o7h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_o7h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490200549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490200549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o7h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_o7h:cntr3 " "Elaborating entity \"cntr_o7h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_o7h:cntr3\"" {  } { { "db/shift_taps_9m51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_9m51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490200558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490201811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN6FXRTDGM Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GN6FXRTDGM\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490201861 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN6FXRTDGM.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN6FXRTDGM.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551490201872 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0|alt_dspbuilder_counter_GN6FXRTDGM:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490201890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490201905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490201906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 664 " "Parameter \"LPM_MODULUS\" = \"664\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490201906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490201906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490201906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490201906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490201906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490201906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490201906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490201906 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490201906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8in " "Found entity 1: cntr_8in" {  } { { "db/cntr_8in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_8in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490202003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490202003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8in Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\|cntr_8in:auto_generated " "Elaborating entity \"cntr_8in\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\|cntr_8in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNSGWKEVBY Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNSGWKEVBY\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202243 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNSGWKEVBY.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNSGWKEVBY.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551490202255 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0|alt_dspbuilder_counter_GNSGWKEVBY:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490202273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 504 " "Parameter \"LPM_MODULUS\" = \"504\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490202273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490202273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490202273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490202273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490202273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490202273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490202273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490202273 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490202273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0in " "Found entity 1: cntr_0in" {  } { { "db/cntr_0in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_0in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490202367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490202367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0in Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\|cntr_0in:auto_generated " "Elaborating entity \"cntr_0in\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\|cntr_0in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNFIRKXG2Y Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNFIRKXG2Y:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNFIRKXG2Y\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNFIRKXG2Y:constant2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNVYJZZDO6 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNVYJZZDO6\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5P5NHC35 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN5P5NHC35:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GN5P5NHC35\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN5P5NHC35:constant1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNFJXS55VN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNFJXS55VN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant9\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN2GYZHVJB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN2GYZHVJB:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GN2GYZHVJB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN2GYZHVJB:constant6\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN46N4UJ5S Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast167 " "Elaborating entity \"alt_dspbuilder_cast_GN46N4UJ5S\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast167\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "cast167" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast167\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast167\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast167\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast167\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6DDKTPIR Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast171 " "Elaborating entity \"alt_dspbuilder_cast_GN6DDKTPIR\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast171\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "cast171" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast171\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast171\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5TYUPWUA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast174 " "Elaborating entity \"alt_dspbuilder_cast_GN5TYUPWUA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast174\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "cast174" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast174\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast174\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast174\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast174\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSB3OXIQS Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast175 " "Elaborating entity \"alt_dspbuilder_cast_GNSB3OXIQS\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast175\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "cast175" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490202972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_PADDING Computer_System:The_System\|Computer_System_PADDING:padding " "Elaborating entity \"Computer_System_PADDING\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\"" {  } { { "Computer_System/synthesis/Computer_System.v" "padding" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490203014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING.v" "Clipper_Drop" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490203038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490203062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490203076 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING:padding|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490203076 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING:padding|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING.v" "Clipper_Add" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490203088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490203111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490203136 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING:padding|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490203136 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING:padding|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_RAM Computer_System:The_System\|Computer_System_RAM:ram " "Elaborating entity \"Computer_System_RAM\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490203148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "the_altsyncram" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490203306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490203312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 307200 " "Parameter \"maximum_depth\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490203312 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490203312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mp02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mp02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mp02 " "Found entity 1: altsyncram_mp02" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490203554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490203554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mp02 Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated " "Elaborating entity \"altsyncram_mp02\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490203563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/decode_3na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490203679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490203679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_mp02.tdf" "decode2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490203694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/mux_jhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490203834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490203834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|mux_jhb:mux4 " "Elaborating entity \"mux_jhb\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|mux_jhb:mux4\"" {  } { { "db/altsyncram_mp02.tdf" "mux4" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490203853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SYSTEM_PLL Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll " "Elaborating entity \"Computer_System_SYSTEM_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490203942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SYSTEM_PLL_sys_pll Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_SYSTEM_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "sys_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490203982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490204124 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1551490204146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490204146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204147 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490204147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "reset_from_locked" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490204169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_PLL Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll " "Elaborating entity \"Computer_System_VGA_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490204182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490204204 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1551490204222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490204222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490204222 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490204222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_subsystem" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490204250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Controller Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490204279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490204293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490204311 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490204311 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_dual_clock_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490204322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490204931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490205017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490205017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490205017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490205017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490205017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490205017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490205017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490205017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490205017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490205017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490205017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490205017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490205017 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490205017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490205159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490205159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490205167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_gray2bin_f9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490205221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490205221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490205233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_graycounter_cg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490205469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490205469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "rdptr_g1p" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490205480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_graycounter_8ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490205599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490205599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g1p" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490205619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b81 " "Found entity 1: altsyncram_3b81" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490205721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490205721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b81 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram " "Elaborating entity \"altsyncram_3b81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490205734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490205769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490205769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490205780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490205818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490205818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490205832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490205860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490205860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_brp" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490205871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490205915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490205915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490205927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490205955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490205955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490205970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490206049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490206049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490206060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490206259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490206259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490206270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_PLL Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490206369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "video_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490206395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490206418 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1551490206450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490206450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490206451 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490206451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_dma" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490206481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(234) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(234): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490206504 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(235) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(235): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490206504 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(240) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(240): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490206504 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(319) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(319): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551490206504 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490206873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "Data_FIFO" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490207221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490207242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490207243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490207243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490207243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490207243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490207243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490207243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490207243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490207243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490207243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490207243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490207243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551490207243 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551490207243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_v2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_v2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_v2q1 " "Found entity 1: dcfifo_v2q1" {  } { { "db/dcfifo_v2q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_v2q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490207348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490207348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_v2q1 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated " "Elaborating entity \"dcfifo_v2q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490207357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ra81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ra81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ra81 " "Found entity 1: altsyncram_ra81" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_ra81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490207517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490207517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ra81 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram " "Elaborating entity \"altsyncram_ra81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\"" {  } { { "db/dcfifo_v2q1.tdf" "fifo_ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_v2q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490207527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_i9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490207570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490207570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_v2q1.tdf" "rs_dgwp" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_v2q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490207581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490207608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490207608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_i9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490207623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_j9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490207688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490207688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_v2q1.tdf" "ws_dgrp" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_v2q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490207700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551490207728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490207728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_j9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490207751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_rgb_resampler" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v(106) " "Verilog HDL or VHDL warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v(106): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490208045 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_dma_ctrl_addr_trans Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:video_dma_address_translator " "Elaborating entity \"altera_up_avalon_video_dma_ctrl_addr_trans\" for hierarchy \"Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:video_dma_address_translator\"" {  } { { "Computer_System/synthesis/Computer_System.v" "video_dma_address_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_1_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_1_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_1_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_1_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_2_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_2_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_2_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208365 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address Computer_System_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at Computer_System_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490208372 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_1_avalon_dma_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_1_avalon_dma_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_limiter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208687 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490208725 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490208725 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551490208725 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208778 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551490208793 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551490208793 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Computer_System_mm_interconnect_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_write_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_write_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "dma_write_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "ram_s1_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"Computer_System_mm_interconnect_2\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_1_avalon_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_1_avalon_dma_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_address_translator_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_address_translator_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "video_dma_address_translator_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490208998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent_rsp_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent_rdata_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router " "Elaborating entity \"Computer_System_mm_interconnect_2_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "router" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_2_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "router_002" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\|Computer_System_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\|Computer_System_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_burst_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490209583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "avalon_st_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_3 Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"Computer_System_mm_interconnect_3\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:video_dma_address_translator_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:video_dma_address_translator_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "video_dma_address_translator_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "vga_subsystem_pixel_dma_control_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_4 Computer_System:The_System\|Computer_System_mm_interconnect_4:mm_interconnect_4 " "Elaborating entity \"Computer_System_mm_interconnect_4\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_4:mm_interconnect_4\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_4" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_001" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490210486 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "multi_hier " "Partition \"multi_hier\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1551490217627 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1551490217627 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1551490217628 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Computer_System:The_System " "Partition \"Computer_System:The_System\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1551490217628 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1551490217627 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "50 " "50 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1551490227431 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "multi_hier " "Starting Logic Optimization and Technology Mapping for Partition multi_hier" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 362 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490227668 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[0\] GND " "Pin \"HexDigit:Digit0\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit0|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[1\] GND " "Pin \"HexDigit:Digit0\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit0|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[2\] GND " "Pin \"HexDigit:Digit0\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit0|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[3\] GND " "Pin \"HexDigit:Digit0\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit0|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[4\] GND " "Pin \"HexDigit:Digit0\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit0|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[5\] GND " "Pin \"HexDigit:Digit0\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit0|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[6\] VCC " "Pin \"HexDigit:Digit0\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit0|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[0\] GND " "Pin \"HexDigit:Digit1\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit1|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[1\] GND " "Pin \"HexDigit:Digit1\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit1|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[2\] GND " "Pin \"HexDigit:Digit1\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit1|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[3\] GND " "Pin \"HexDigit:Digit1\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit1|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[4\] GND " "Pin \"HexDigit:Digit1\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit1|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[5\] GND " "Pin \"HexDigit:Digit1\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit1|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[6\] VCC " "Pin \"HexDigit:Digit1\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit1|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[0\] GND " "Pin \"HexDigit:Digit2\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit2|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[1\] GND " "Pin \"HexDigit:Digit2\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit2|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[2\] GND " "Pin \"HexDigit:Digit2\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit2|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[3\] GND " "Pin \"HexDigit:Digit2\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit2|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[4\] GND " "Pin \"HexDigit:Digit2\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit2|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[5\] GND " "Pin \"HexDigit:Digit2\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit2|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[6\] VCC " "Pin \"HexDigit:Digit2\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit2|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[0\] GND " "Pin \"HexDigit:Digit3\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit3|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[1\] GND " "Pin \"HexDigit:Digit3\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit3|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[2\] GND " "Pin \"HexDigit:Digit3\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit3|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[3\] GND " "Pin \"HexDigit:Digit3\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit3|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[4\] GND " "Pin \"HexDigit:Digit3\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit3|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[5\] GND " "Pin \"HexDigit:Digit3\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit3|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[6\] VCC " "Pin \"HexDigit:Digit3\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551490227880 "|DE1_SoC_Computer|HexDigit:Digit3|segs[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551490227880 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551490227900 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551490227900 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551490227900 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551490227900 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Starting Logic Optimization and Technology Mapping for Partition Computer_System_ARM_A9_HPS_hps_io_border:border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490227908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551490228312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "807 " "Implemented 807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551490229046 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551490229046 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1551490229046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551490229046 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1551490229046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551490229046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490230084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1387 " "Peak virtual memory: 1387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551490484297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 08:34:44 2019 " "Processing ended: Sat Mar 02 08:34:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551490484297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:42 " "Elapsed time: 00:05:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551490484297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:00 " "Total CPU time (on all processors): 00:06:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551490484297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551490484297 ""}
