-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--VD1__locked is sdram_pll:inst5|altpll:altpll_component|_locked at PLL_6
VD1__locked = PLL.LOCKED(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANREAD(), .SCANWRITE(), .SCANDATA(), .INCLK(PLD_CLOCKINPUT[1]), .INCLK());

--VD1__clk0 is sdram_pll:inst5|altpll:altpll_component|_clk0 at PLL_6
VD1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANREAD(), .SCANWRITE(), .SCANDATA(), .INCLK(PLD_CLOCKINPUT[1]), .INCLK());

--VD1__clk1 is sdram_pll:inst5|altpll:altpll_component|_clk1 at PLL_6
VD1__clk1 = PLL.CLK1(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANREAD(), .SCANWRITE(), .SCANDATA(), .INCLK(PLD_CLOCKINPUT[1]), .INCLK());


--BB1L882Q is std_2s60:inst|sdram:the_sdram|m_cmd[1]~_Duplicate_1 at LCFF_X67_Y1_N31
BB1L882Q = DFFEAS(BB1L982, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L292Q is std_2s60:inst|sdram:the_sdram|m_cmd[2]~_Duplicate_1 at LCFF_X30_Y7_N9
BB1L292Q = DFFEAS(BB1L48, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L582Q is std_2s60:inst|sdram:the_sdram|m_cmd[0]~_Duplicate_1 at LCFF_X65_Y1_N19
BB1L582Q = DFFEAS(BB1L3, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--H1_M_alu_result[2] is std_2s60:inst|cpu:the_cpu|M_alu_result[2] at LCFF_X26_Y14_N17
H1_M_alu_result[2] = AMPP_FUNCTION(VD1L2, H1L682, E1L4, GND, H1_M_stall);


--H1_M_alu_result[3] is std_2s60:inst|cpu:the_cpu|M_alu_result[3] at LCFF_X28_Y19_N27
H1_M_alu_result[3] = AMPP_FUNCTION(VD1L2, H1L982, E1L4, H1_M_stall);


--U1_d1_reasons_to_wait is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|d1_reasons_to_wait at LCFF_X25_Y16_N29
U1_d1_reasons_to_wait = DFFEAS(U1L24, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--H1_d_read is std_2s60:inst|cpu:the_cpu|d_read at LCFF_X28_Y18_N5
H1_d_read = AMPP_FUNCTION(VD1L2, H1_d_read_nxt, E1L4);


--H1_M_alu_result[4] is std_2s60:inst|cpu:the_cpu|M_alu_result[4] at LCFF_X27_Y21_N11
H1_M_alu_result[4] = AMPP_FUNCTION(VD1L2, H1L692, E1L4, H1_M_stall);


--H1_M_alu_result[5] is std_2s60:inst|cpu:the_cpu|M_alu_result[5] at LCFF_X26_Y22_N19
H1_M_alu_result[5] = AMPP_FUNCTION(VD1L2, H1L892, E1L4, H1L789, H1_M_stall);


--H1_d_write is std_2s60:inst|cpu:the_cpu|d_write at LCFF_X28_Y17_N31
H1_d_write = AMPP_FUNCTION(VD1L2, H1_d_write_nxt, E1L4);


--M1L13 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_requests_ext_flash_s1~0 at LCCOMB_X28_Y18_N6
M1L13 = H1L7391Q # !H1L7391Q & ( H1_d_read );


--H1_M_alu_result[6] is std_2s60:inst|cpu:the_cpu|M_alu_result[6] at LCFF_X28_Y22_N13
H1_M_alu_result[6] = AMPP_FUNCTION(VD1L2, H1L103, E1L4, GND, H1_M_stall);


--H1_M_alu_result[7] is std_2s60:inst|cpu:the_cpu|M_alu_result[7] at LCFF_X26_Y22_N7
H1_M_alu_result[7] = AMPP_FUNCTION(VD1L2, H1L303, E1L4, H1L789, H1_M_stall);


--S1L2 is std_2s60:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~400 at LCCOMB_X28_Y22_N12
S1L2 = H1_M_alu_result[7] & ( !H1_M_alu_result[6] );


--H1_M_alu_result[11] is std_2s60:inst|cpu:the_cpu|M_alu_result[11] at LCFF_X26_Y22_N23
H1_M_alu_result[11] = AMPP_FUNCTION(VD1L2, H1L113, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[9] is std_2s60:inst|cpu:the_cpu|M_alu_result[9] at LCFF_X26_Y22_N15
H1_M_alu_result[9] = AMPP_FUNCTION(VD1L2, H1L703, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[10] is std_2s60:inst|cpu:the_cpu|M_alu_result[10] at LCFF_X26_Y22_N3
H1_M_alu_result[10] = AMPP_FUNCTION(VD1L2, H1L903, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[8] is std_2s60:inst|cpu:the_cpu|M_alu_result[8] at LCFF_X26_Y22_N11
H1_M_alu_result[8] = AMPP_FUNCTION(VD1L2, H1L503, E1L4, H1L789, H1_M_stall);


--S1L3 is std_2s60:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~401 at LCCOMB_X26_Y22_N24
S1L3 = H1_M_alu_result[11] & !H1_M_alu_result[8] & ( !H1_M_alu_result[10] & !H1_M_alu_result[9] );


--H1_M_alu_result[16] is std_2s60:inst|cpu:the_cpu|M_alu_result[16] at LCFF_X26_Y18_N19
H1_M_alu_result[16] = AMPP_FUNCTION(VD1L2, H1L123, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[14] is std_2s60:inst|cpu:the_cpu|M_alu_result[14] at LCFF_X34_Y20_N7
H1_M_alu_result[14] = AMPP_FUNCTION(VD1L2, H1L713, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[15] is std_2s60:inst|cpu:the_cpu|M_alu_result[15] at LCFF_X33_Y24_N9
H1_M_alu_result[15] = AMPP_FUNCTION(VD1L2, H1L913, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[12] is std_2s60:inst|cpu:the_cpu|M_alu_result[12] at LCFF_X33_Y22_N11
H1_M_alu_result[12] = AMPP_FUNCTION(VD1L2, H1L313, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[17] is std_2s60:inst|cpu:the_cpu|M_alu_result[17] at LCFF_X28_Y18_N29
H1_M_alu_result[17] = AMPP_FUNCTION(VD1L2, H1L323, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[13] is std_2s60:inst|cpu:the_cpu|M_alu_result[13] at LCFF_X29_Y18_N25
H1_M_alu_result[13] = AMPP_FUNCTION(VD1L2, H1L513, E1L4, H1L789, H1_M_stall);


--L1L4 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~275 at LCCOMB_X29_Y15_N30
L1L4 = H1_M_alu_result[17] & !H1_M_alu_result[15] & ( !H1_M_alu_result[14] & !H1_M_alu_result[16] & !H1_M_alu_result[13] & !H1_M_alu_result[12] );


--H1_M_alu_result[19] is std_2s60:inst|cpu:the_cpu|M_alu_result[19] at LCFF_X29_Y18_N21
H1_M_alu_result[19] = AMPP_FUNCTION(VD1L2, H1L779, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[20] is std_2s60:inst|cpu:the_cpu|M_alu_result[20] at LCFF_X29_Y18_N15
H1_M_alu_result[20] = AMPP_FUNCTION(VD1L2, H1L923, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[18] is std_2s60:inst|cpu:the_cpu|M_alu_result[18] at LCFF_X29_Y18_N5
H1_M_alu_result[18] = AMPP_FUNCTION(VD1L2, H1L523, E1L4, H1L789, H1_M_stall);


--L1L5 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~276 at LCCOMB_X29_Y18_N22
L1L5 = H1_M_alu_result[20] & ( !H1_M_alu_result[18] );


--H1_M_alu_result[24] is std_2s60:inst|cpu:the_cpu|M_alu_result[24] at LCFF_X29_Y18_N17
H1_M_alu_result[24] = AMPP_FUNCTION(VD1L2, H1L733, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[21] is std_2s60:inst|cpu:the_cpu|M_alu_result[21] at LCFF_X29_Y18_N31
H1_M_alu_result[21] = AMPP_FUNCTION(VD1L2, H1L133, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[22] is std_2s60:inst|cpu:the_cpu|M_alu_result[22] at LCFF_X28_Y18_N13
H1_M_alu_result[22] = AMPP_FUNCTION(VD1L2, H1L333, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[23] is std_2s60:inst|cpu:the_cpu|M_alu_result[23] at LCFF_X28_Y18_N11
H1_M_alu_result[23] = AMPP_FUNCTION(VD1L2, H1L533, E1L4, H1L789, H1_M_stall);


--H1_M_alu_result[25] is std_2s60:inst|cpu:the_cpu|M_alu_result[25] at LCFF_X28_Y18_N3
H1_M_alu_result[25] = AMPP_FUNCTION(VD1L2, H1L933, E1L4, H1L789, H1_M_stall);


--N1L25 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~264 at LCCOMB_X28_Y18_N22
N1L25 = !H1L389Q & ( H1_M_alu_result[25] & !H1_M_alu_result[23] & !H1L099Q & !H1_M_alu_result[22] );


--S1L4 is std_2s60:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~402 at LCCOMB_X29_Y15_N14
S1L4 = S1L3 & L1L4 & ( !H1_M_alu_result[19] & N1L25 & L1L5 & S1L2 );


--U1L23 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_qualified_request_lcd_display_control_slave~96 at LCCOMB_X27_Y17_N22
U1L23 = S1L4 & ( !H1_M_alu_result[4] & !H1_M_alu_result[5] & M1L13 );


--U1_lcd_display_control_slave_wait_counter[4] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[4] at LCFF_X20_Y14_N11
U1_lcd_display_control_slave_wait_counter[4] = DFFEAS(U1L93, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , U1L05,  );


--U1_lcd_display_control_slave_wait_counter[3] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[3] at LCFF_X20_Y15_N1
U1_lcd_display_control_slave_wait_counter[3] = DFFEAS(U1L83, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--U1_lcd_display_control_slave_wait_counter[0] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[0] at LCFF_X20_Y15_N21
U1_lcd_display_control_slave_wait_counter[0] = DFFEAS(U1L53, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--U1_lcd_display_control_slave_wait_counter[2] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[2] at LCFF_X20_Y15_N19
U1_lcd_display_control_slave_wait_counter[2] = DFFEAS(U1L73, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , U1L05,  );


--U1_lcd_display_control_slave_wait_counter[1] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1] at LCFF_X20_Y14_N3
U1_lcd_display_control_slave_wait_counter[1] = DFFEAS(U1L63, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , U1L05,  );


--U1L1 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|LessThan~209 at LCCOMB_X20_Y15_N24
U1L1 = U1_lcd_display_control_slave_wait_counter[3] & ( !U1_lcd_display_control_slave_wait_counter[4] # !U1_lcd_display_control_slave_wait_counter[1] & !U1_lcd_display_control_slave_wait_counter[0] & !U1_lcd_display_control_slave_wait_counter[2] ) # !U1_lcd_display_control_slave_wait_counter[3];


--U1_lcd_display_control_slave_wait_counter[6] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[6] at LCFF_X20_Y15_N31
U1_lcd_display_control_slave_wait_counter[6] = DFFEAS(U1L14, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--U1_lcd_display_control_slave_wait_counter[5] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[5] at LCFF_X20_Y14_N15
U1_lcd_display_control_slave_wait_counter[5] = DFFEAS(U1L04, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , U1L05,  );


--U1L2 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|LessThan~210 at LCCOMB_X20_Y15_N26
U1L2 = !U1_lcd_display_control_slave_wait_counter[6] & ( !U1_lcd_display_control_slave_wait_counter[5] );


--H1_M_mem_byte_en[0] is std_2s60:inst|cpu:the_cpu|M_mem_byte_en[0] at LCFF_X26_Y23_N3
H1_M_mem_byte_en[0] = AMPP_FUNCTION(VD1L2, H1L805, E1L4, H1_M_stall);


--U1L3 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|LessThan~211 at LCCOMB_X20_Y15_N14
U1L3 = U1_lcd_display_control_slave_wait_counter[5] & U1_lcd_display_control_slave_wait_counter[3] & ( !U1_lcd_display_control_slave_wait_counter[4] ) # !U1_lcd_display_control_slave_wait_counter[5] & U1_lcd_display_control_slave_wait_counter[3] # U1_lcd_display_control_slave_wait_counter[5] & !U1_lcd_display_control_slave_wait_counter[3] & ( !U1_lcd_display_control_slave_wait_counter[4] # !U1_lcd_display_control_slave_wait_counter[2] & !U1_lcd_display_control_slave_wait_counter[1] ) # !U1_lcd_display_control_slave_wait_counter[5] & !U1_lcd_display_control_slave_wait_counter[3];


--T1L1 is std_2s60:inst|lcd_display:the_lcd_display|LCD_E~365 at LCCOMB_X20_Y15_N10
T1L1 = H1_d_write & ( !U1_lcd_display_control_slave_wait_counter[6] & U1L3 & H1_M_mem_byte_en[0] );


--T1L2 is std_2s60:inst|lcd_display:the_lcd_display|LCD_E~366 at LCCOMB_X25_Y16_N24
T1L2 = T1L1 & U1L23 & ( U1_d1_reasons_to_wait & (!U1L1 # !U1L2 # H1_d_read) ) # !T1L1 & U1L23 & ( H1_d_read & U1_d1_reasons_to_wait & U1L1 & U1L2 );


--DB1_data_out[15] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[15] at LCFF_X26_Y31_N11
DB1_data_out[15] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1, H1_M_st_data[15],  ,  , VCC);


--DB1_data_out[14] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[14] at LCFF_X26_Y19_N27
DB1_data_out[14] = DFFEAS(DB1L92, GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1,  ,  ,  ,  );


--DB1_data_out[13] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[13] at LCFF_X26_Y26_N9
DB1_data_out[13] = DFFEAS(DB1L72, GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1,  ,  ,  ,  );


--DB1_data_out[12] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[12] at LCFF_X26_Y19_N5
DB1_data_out[12] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1, H1_M_st_data[12],  ,  , VCC);


--DB1_data_out[11] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[11] at LCFF_X26_Y26_N3
DB1_data_out[11] = DFFEAS(H1_M_st_data[11], GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1,  ,  ,  ,  );


--DB1_data_out[10] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[10] at LCFF_X46_Y29_N3
DB1_data_out[10] = DFFEAS(DB1L32, GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1,  ,  ,  ,  );


--DB1_data_out[9] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[9] at LCFF_X26_Y31_N1
DB1_data_out[9] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1, H1_M_st_data[9],  ,  , VCC);


--DB1_data_out[8] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[8] at LCFF_X46_Y29_N19
DB1_data_out[8] = DFFEAS(DB1L02, GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1,  ,  ,  ,  );


--DB1_data_out[7] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[7] at LCFF_X48_Y46_N13
DB1_data_out[7] = DFFEAS(DB1L81, GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1,  ,  ,  ,  );


--DB1_data_out[6] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[6] at LCFF_X26_Y19_N29
DB1_data_out[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1, H1_M_st_data[6],  ,  , VCC);


--DB1_data_out[5] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[5] at LCFF_X48_Y46_N5
DB1_data_out[5] = DFFEAS(DB1L51, GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1,  ,  ,  ,  );


--DB1_data_out[4] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[4] at LCFF_X48_Y46_N19
DB1_data_out[4] = DFFEAS(DB1L31, GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1,  ,  ,  ,  );


--DB1_data_out[3] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[3] at LCFF_X48_Y46_N29
DB1_data_out[3] = DFFEAS(DB1L11, GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1,  ,  ,  ,  );


--DB1_data_out[2] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[2] at LCFF_X48_Y46_N3
DB1_data_out[2] = DFFEAS(DB1L9, GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1,  ,  ,  ,  );


--DB1_data_out[1] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[1] at LCFF_X48_Y46_N9
DB1_data_out[1] = DFFEAS(DB1L7, GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1,  ,  ,  ,  );


--DB1_data_out[0] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[0] at LCFF_X26_Y19_N19
DB1_data_out[0] = DFFEAS(DB1L5, GLOBAL(VD1L2), !GLOBAL(E1L4),  , DB1L1,  ,  ,  ,  );


--V1_data_out[7] is std_2s60:inst|led_pio:the_led_pio|data_out[7] at LCFF_X48_Y46_N23
V1_data_out[7] = DFFEAS(V1L71, GLOBAL(VD1L2), !GLOBAL(E1L4),  , V1L2,  ,  ,  ,  );


--V1_data_out[6] is std_2s60:inst|led_pio:the_led_pio|data_out[6] at LCFF_X26_Y19_N25
V1_data_out[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , V1L2, H1_M_st_data[6],  ,  , VCC);


--V1_data_out[5] is std_2s60:inst|led_pio:the_led_pio|data_out[5] at LCFF_X48_Y46_N27
V1_data_out[5] = DFFEAS(V1L41, GLOBAL(VD1L2), !GLOBAL(E1L4),  , V1L2,  ,  ,  ,  );


--V1_data_out[4] is std_2s60:inst|led_pio:the_led_pio|data_out[4] at LCFF_X48_Y46_N15
V1_data_out[4] = DFFEAS(V1L21, GLOBAL(VD1L2), !GLOBAL(E1L4),  , V1L2,  ,  ,  ,  );


--V1_data_out[3] is std_2s60:inst|led_pio:the_led_pio|data_out[3] at LCFF_X48_Y46_N25
V1_data_out[3] = DFFEAS(V1L01, GLOBAL(VD1L2), !GLOBAL(E1L4),  , V1L2,  ,  ,  ,  );


--V1_data_out[2] is std_2s60:inst|led_pio:the_led_pio|data_out[2] at LCFF_X48_Y46_N1
V1_data_out[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , V1L2, H1_M_st_data[2],  ,  , VCC);


--V1_data_out[1] is std_2s60:inst|led_pio:the_led_pio|data_out[1] at LCFF_X48_Y46_N7
V1_data_out[1] = DFFEAS(V1L7, GLOBAL(VD1L2), !GLOBAL(E1L4),  , V1L2,  ,  ,  ,  );


--V1_data_out[0] is std_2s60:inst|led_pio:the_led_pio|data_out[0] at LCFF_X48_Y46_N11
V1_data_out[0] = DFFEAS(V1L5, GLOBAL(VD1L2), !GLOBAL(E1L4),  , V1L2,  ,  ,  ,  );


--TD1_txd is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|txd at LCFF_X28_Y28_N25
TD1_txd = DFFEAS(TD1L67, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y26_N1
A1L7 = EQUATION NOT SUPPORTED;

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y26_N1
A1L8 = EQUATION NOT SUPPORTED;

--A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y26_N1
A1L5 = EQUATION NOT SUPPORTED;

--altera_internal_jtag is altera_internal_jtag at JTAG_X0_Y26_N1
altera_internal_jtag = EQUATION NOT SUPPORTED;

--A1L4 is altera_internal_jtag~SHIFTUSER at JTAG_X0_Y26_N1
A1L4 = EQUATION NOT SUPPORTED;

--A1L9 is altera_internal_jtag~UPDATEUSER at JTAG_X0_Y26_N1
A1L9 = EQUATION NOT SUPPORTED;

--A1L3 is altera_internal_jtag~RUNIDLEUSER at JTAG_X0_Y26_N1
A1L3 = EQUATION NOT SUPPORTED;


--M1_ext_flash_s1_wait_counter[4] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_wait_counter[4] at LCFF_X24_Y16_N15
M1_ext_flash_s1_wait_counter[4] = DFFEAS(M1L831, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--M1_d1_reasons_to_wait is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_reasons_to_wait at LCFF_X24_Y17_N1
M1_d1_reasons_to_wait = DFFEAS(M1L221, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--H1_i_read is std_2s60:inst|cpu:the_cpu|i_read at LCFF_X26_Y17_N7
H1_i_read = AMPP_FUNCTION(VD1L2, H1L6491, E1L4);


--K1_cpu_instruction_master_latency_counter[1] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[1] at LCFF_X27_Y15_N29
K1_cpu_instruction_master_latency_counter[1] = DFFEAS(K1L061, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--K1_cpu_instruction_master_latency_counter[0] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[0] at LCFF_X27_Y15_N25
K1_cpu_instruction_master_latency_counter[0] = DFFEAS(K1L851, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] at LCFF_X27_Y15_N15
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] = DFFEAS(CB1L33, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] at LCFF_X27_Y15_N17
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] = DFFEAS(CB1L43, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] at LCFF_X27_Y15_N21
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] = DFFEAS(CB1L53, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--Y1L7 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_instruction_master_qualified_request_onchip_ram_64_kbytes_s1~94 at LCCOMB_X27_Y15_N12
Y1L7 = !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] & ( !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] & !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] );


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] at LCFF_X27_Y15_N19
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] = DFFEAS(CB1L63, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] at LCFF_X27_Y15_N9
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] = DFFEAS(CB1L73, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] at LCFF_X27_Y15_N7
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] = DFFEAS(CB1L83, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] at LCFF_X27_Y15_N11
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] = DFFEAS(CB1L93, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--Y1L8 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_instruction_master_qualified_request_onchip_ram_64_kbytes_s1~95 at LCCOMB_X27_Y15_N4
Y1L8 = !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] & ( !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] & !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] & !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] );


--M1L23 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_flash_s1~0 at LCCOMB_X27_Y15_N2
M1L23 = !Y1L8 # !Y1L7 # K1_cpu_instruction_master_latency_counter[1] & K1_cpu_instruction_master_latency_counter[0];


--M1_ext_flash_bus_avalon_slave_slavearbiterlockenable is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_slavearbiterlockenable at LCFF_X24_Y17_N29
M1_ext_flash_bus_avalon_slave_slavearbiterlockenable = DFFEAS(M1L231, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|last_cycle_cpu_data_master_granted_slave_ext_flash_s1 at LCFF_X23_Y18_N23
M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1 = DFFEAS(M1L751, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--M1_cpu_data_master_requests_ext_flash_s1 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_requests_ext_flash_s1 at LCCOMB_X28_Y17_N26
M1_cpu_data_master_requests_ext_flash_s1 = !H1_M_alu_result[24] & ( !H1_M_alu_result[25] & (H1_d_read # H1_d_write) );


--M1L33 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_flash_s1~2 at LCCOMB_X24_Y17_N12
M1L33 = M1L23 & ( M1_ext_flash_bus_avalon_slave_slavearbiterlockenable & M1_cpu_data_master_requests_ext_flash_s1 & M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1 # H1_i_read ) # !M1L23 & ( M1_ext_flash_bus_avalon_slave_slavearbiterlockenable & M1_cpu_data_master_requests_ext_flash_s1 & M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1 );


--H1_ic_fill_tag[12] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[12] at LCFF_X28_Y16_N19
H1_ic_fill_tag[12] = AMPP_FUNCTION(VD1L2, H1_D_pc[22], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_tag[13] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[13] at LCFF_X28_Y16_N1
H1_ic_fill_tag[13] = AMPP_FUNCTION(VD1L2, H1_D_pc[23], E1L4, GND, H1_D_ic_fill_starting);


--M1L83 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_instruction_master_requests_ext_flash_s1~22 at LCCOMB_X28_Y16_N18
M1L83 = H1_i_read & ( !H1_ic_fill_tag[13] & !H1_ic_fill_tag[12] );


--M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 at LCFF_X25_Y16_N15
M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 = DFFEAS(M1L951, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] at LCFF_X25_Y18_N25
M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0],  ,  , VCC);


--M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] at LCFF_X25_Y19_N5
M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] = DFFEAS(M1L92, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--M1L32 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_qualified_request_ext_flash_s1~151 at LCCOMB_X25_Y18_N24
M1L32 = M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & H1_d_write & ( !H1_M_alu_result[24] & !H1_M_alu_result[25] & !H1_d_read ) # !M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & H1_d_write & ( !H1_M_alu_result[24] & !H1_M_alu_result[25] & (!M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] # !H1_d_read) ) # !M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & !H1_d_write & ( !H1_M_alu_result[24] & !H1_M_alu_result[25] & !M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] & H1_d_read );


--J1_cpu_data_master_no_byte_enables_and_last_term is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_no_byte_enables_and_last_term at LCFF_X25_Y19_N1
J1_cpu_data_master_no_byte_enables_and_last_term = DFFEAS(J1L032, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--H1_M_mem_byte_en[1] is std_2s60:inst|cpu:the_cpu|M_mem_byte_en[1] at LCFF_X26_Y23_N31
H1_M_mem_byte_en[1] = AMPP_FUNCTION(VD1L2, H1L505, E1L4, H1_M_stall);


--H1_M_mem_byte_en[2] is std_2s60:inst|cpu:the_cpu|M_mem_byte_en[2] at LCFF_X26_Y23_N25
H1_M_mem_byte_en[2] = AMPP_FUNCTION(VD1L2, H1L605, E1L4, H1_M_stall);


--H1_M_mem_byte_en[3] is std_2s60:inst|cpu:the_cpu|M_mem_byte_en[3] at LCFF_X26_Y23_N27
H1_M_mem_byte_en[3] = AMPP_FUNCTION(VD1L2, H1L705, E1L4, H1_M_stall);


--J1_cpu_data_master_dbs_address[0] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0] at LCFF_X25_Y19_N15
J1_cpu_data_master_dbs_address[0] = DFFEAS(J1L7, GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L6,  ,  ,  ,  );


--J1_cpu_data_master_dbs_address[1] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1] at LCFF_X25_Y19_N31
J1_cpu_data_master_dbs_address[1] = DFFEAS(J1L01, GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L9,  ,  ,  ,  );


--M1L22 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_byteenable_ext_flash_s1~16 at LCCOMB_X25_Y19_N20
M1L22 = H1_M_mem_byte_en[1] & H1_M_mem_byte_en[0] & ( !J1_cpu_data_master_dbs_address[1] # !J1_cpu_data_master_dbs_address[0] & H1_M_mem_byte_en[2] # J1_cpu_data_master_dbs_address[0] & (H1_M_mem_byte_en[3]) ) # !H1_M_mem_byte_en[1] & H1_M_mem_byte_en[0] & ( !J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0]) # J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] & H1_M_mem_byte_en[2] # J1_cpu_data_master_dbs_address[0] & (H1_M_mem_byte_en[3])) ) # H1_M_mem_byte_en[1] & !H1_M_mem_byte_en[0] & ( !J1_cpu_data_master_dbs_address[1] & (J1_cpu_data_master_dbs_address[0]) # J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] & H1_M_mem_byte_en[2] # J1_cpu_data_master_dbs_address[0] & (H1_M_mem_byte_en[3])) ) # !H1_M_mem_byte_en[1] & !H1_M_mem_byte_en[0] & ( J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] & H1_M_mem_byte_en[2] # J1_cpu_data_master_dbs_address[0] & (H1_M_mem_byte_en[3])) );


--M1L42 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_qualified_request_ext_flash_s1~152 at LCCOMB_X25_Y17_N30
M1L42 = M1L22 & ( J1_cpu_data_master_no_byte_enables_and_last_term ) # !M1L22;


--M1L52 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_qualified_request_ext_flash_s1~153 at LCCOMB_X25_Y17_N8
M1L52 = M1L83 & M1L32 & ( !M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 & (!H1_d_write # !M1L42) # M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 & !M1_ext_flash_bus_avalon_slave_slavearbiterlockenable & (!H1_d_write # !M1L42) ) # !M1L83 & M1L32 & ( !H1_d_write # !M1L42 );


--M1L911 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_begins_xfer~37 at LCCOMB_X24_Y17_N22
M1L911 = M1L33 & ( !M1_d1_reasons_to_wait & M1L52 ) # !M1L33 & ( !M1_d1_reasons_to_wait & (M1L83 # M1L52) );


--M1_ext_flash_bus_avalon_slave_arb_addend[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_addend[1] at LCFF_X25_Y17_N29
M1_ext_flash_bus_avalon_slave_arb_addend[1] = DFFEAS(M1L011, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--M1_ext_flash_bus_avalon_slave_arb_addend[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_addend[0] at LCFF_X25_Y17_N27
M1_ext_flash_bus_avalon_slave_arb_addend[0] = DFFEAS(M1L801, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--M1L621 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_grant_vector[0]~103 at LCCOMB_X24_Y17_N4
M1L621 = M1L52 & ( !M1L33 & !M1_ext_flash_bus_avalon_slave_arb_addend[0] & M1L83 ) # !M1L52 & ( !M1L33 & M1L83 & (!M1_ext_flash_bus_avalon_slave_arb_addend[0] # M1_ext_flash_bus_avalon_slave_arb_addend[1]) );


--M1L721 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_grant_vector[1]~104 at LCCOMB_X24_Y17_N8
M1L721 = M1L52 & ( !M1_ext_flash_bus_avalon_slave_arb_addend[0] & (!M1L83 # M1L33) # M1_ext_flash_bus_avalon_slave_arb_addend[1] );


--M1L121 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_end_xfer~21 at LCCOMB_X24_Y17_N10
M1L121 = !M1L621 & ( !H1_d_read # !M1L721 );


--M1L061 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|p1_ext_flash_bus_readn~21 at LCCOMB_X24_Y17_N16
M1L061 = !M1L911 & ( !M1L121 & !M1_ext_flash_s1_wait_counter[4] );


--E1_data_out is std_2s60:inst|std_2s60_reset_clk_domain_synch_module:std_2s60_reset_clk_domain_synch|data_out at LCFF_X28_Y8_N23
E1_data_out = DFFEAS( , GLOBAL(VD1L2), GLOBAL(B1L2),  ,  , E1_data_in_d1,  ,  , VCC);


--M1_ext_flash_s1_wait_counter[3] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_wait_counter[3] at LCFF_X24_Y16_N27
M1_ext_flash_s1_wait_counter[3] = DFFEAS(M1L731, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--M1_ext_flash_s1_wait_counter[2] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_wait_counter[2] at LCFF_X24_Y16_N3
M1_ext_flash_s1_wait_counter[2] = DFFEAS(M1L631, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--M1_ext_flash_s1_in_a_write_cycle is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_in_a_write_cycle at LCCOMB_X24_Y17_N30
M1_ext_flash_s1_in_a_write_cycle = M1L721 & ( !H1_d_write ) # !M1L721;


--M1L261 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|p1_write_n_to_the_ext_flash~97 at LCCOMB_X1_Y21_N2
M1L261 = !M1_ext_flash_s1_in_a_write_cycle & !M1L911 & ( !M1_ext_flash_s1_wait_counter[4] $ (!M1_ext_flash_s1_wait_counter[2] & !M1_ext_flash_s1_wait_counter[3]) );


--N1_d1_reasons_to_wait is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_reasons_to_wait at LCFF_X25_Y15_N11
N1_d1_reasons_to_wait = DFFEAS(N1L491, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1] at LCFF_X28_Y17_N7
N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0],  ,  , VCC);


--N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0] at LCFF_X28_Y17_N9
N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0] = DFFEAS(N1L64, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--N1L04 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~99 at LCCOMB_X28_Y17_N6
N1L04 = N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1] & N1L25 & ( H1_d_write & !H1L2391Q & !H1L089Q ) # !N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1] & N1L25 & ( !H1L089Q & (!H1L2391Q & H1_d_write # H1L2391Q & (!N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0])) );


--N1_cpu_data_master_requests_lan91c111_s1 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_lan91c111_s1 at LCCOMB_X28_Y18_N18
N1_cpu_data_master_requests_lan91c111_s1 = N1L25 & !H1L179Q & ( H1L869Q & !H1L679Q & L1L5 & M1L13 );


--N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1] at LCFF_X27_Y14_N21
N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0],  ,  , VCC);


--N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0] at LCFF_X27_Y14_N15
N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0] = DFFEAS(N1L05, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--N1L14 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_lan91c111_s1~99 at LCCOMB_X27_Y14_N20
N1L14 = !N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1] & H1L1391Q & ( !N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0] ) # N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1] & !H1L1391Q # !N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1] & !H1L1391Q;


--N1L24 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_lan91c111_s1~100 at LCCOMB_X27_Y18_N18
N1L24 = N1_cpu_data_master_requests_lan91c111_s1 & ( !H1L1391Q # !N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0] );


--H1_ic_fill_tag[8] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[8] at LCFF_X28_Y16_N3
H1_ic_fill_tag[8] = AMPP_FUNCTION(VD1L2, H1_D_pc[18], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_tag[10] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[10] at LCFF_X28_Y16_N17
H1_ic_fill_tag[10] = AMPP_FUNCTION(VD1L2, H1_D_pc[20], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_tag[9] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[9] at LCFF_X28_Y16_N25
H1_ic_fill_tag[9] = AMPP_FUNCTION(VD1L2, H1_D_pc[19], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_tag[11] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[11] at LCFF_X28_Y16_N21
H1_ic_fill_tag[11] = AMPP_FUNCTION(VD1L2, H1_D_pc[21], E1L4, GND, H1_D_ic_fill_starting);


--N1L582 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_nor~80 at LCCOMB_X28_Y16_N0
N1L582 = !H1_ic_fill_tag[10] & ( !H1_ic_fill_tag[11] & !H1_ic_fill_tag[9] & !H1_ic_fill_tag[12] & H1_ic_fill_tag[13] );


--N1L382 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_nor~3 at LCCOMB_X28_Y16_N2
N1L382 = N1L582 & ( H1_ic_fill_tag[8] ) # !N1L582;


--N1L412 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_in_a_read_cycle~41 at LCCOMB_X27_Y16_N10
N1L412 = !M1L23 & ( H1_i_read & !N1L382 );


--H1_ic_fill_tag[5] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[5] at LCFF_X28_Y16_N31
H1_ic_fill_tag[5] = AMPP_FUNCTION(VD1L2, H1_D_pc[15], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_tag[4] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[4] at LCFF_X28_Y16_N7
H1_ic_fill_tag[4] = AMPP_FUNCTION(VD1L2, H1_D_pc[14], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_tag[7] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[7] at LCFF_X28_Y16_N13
H1_ic_fill_tag[7] = AMPP_FUNCTION(VD1L2, H1_D_pc[17], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_tag[6] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[6] at LCFF_X28_Y16_N23
H1_ic_fill_tag[6] = AMPP_FUNCTION(VD1L2, H1_D_pc[16], E1L4, GND, H1_D_ic_fill_starting);


--N1L282 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_nor~2 at LCCOMB_X28_Y16_N6
N1L282 = H1_ic_fill_tag[4] & N1L582 & ( !H1_ic_fill_tag[8] # H1_ic_fill_tag[6] # H1_ic_fill_tag[5] # H1_ic_fill_tag[7] ) # !H1_ic_fill_tag[4] & N1L582 # H1_ic_fill_tag[4] & !N1L582 # !H1_ic_fill_tag[4] & !N1L582;


--N1L062 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_in_a_read_cycle~49 at LCCOMB_X27_Y16_N22
N1L062 = !M1L23 & ( H1_i_read & !N1L282 );


--N1_ext_ram_bus_avalon_slave_begins_xfer is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer at LCCOMB_X27_Y16_N8
N1_ext_ram_bus_avalon_slave_begins_xfer = N1L412 & ( !N1_d1_reasons_to_wait ) # !N1L412 & ( !N1_d1_reasons_to_wait & (N1L24 # N1L04 # N1L062) );


--N1_lan91c111_s1_wait_counter[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_wait_counter[2] at LCFF_X27_Y14_N25
N1_lan91c111_s1_wait_counter[2] = DFFEAS(N1L752, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--N1_lan91c111_s1_wait_counter[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_wait_counter[1] at LCFF_X27_Y14_N29
N1_lan91c111_s1_wait_counter[1] = DFFEAS(N1L652, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--N1_ext_ram_bus_avalon_slave_arb_addend[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[0] at LCFF_X25_Y15_N19
N1_ext_ram_bus_avalon_slave_arb_addend[0] = DFFEAS(N1L581, GLOBAL(VD1L2), !GLOBAL(E1L4),  , N1L882,  ,  ,  ,  );


--N1L3 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~397 at LCCOMB_X27_Y18_N0
N1L3_adder_eqn = ( !N1_ext_ram_bus_avalon_slave_arb_addend[0] ) + ( !H1_i_read # M1L23 # N1L282 ) + ( GND );
N1L3 = CARRY(N1L3_adder_eqn);


--N1_ext_ram_bus_avalon_slave_arb_addend[3] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[3] at LCFF_X25_Y15_N21
N1_ext_ram_bus_avalon_slave_arb_addend[3] = DFFEAS(N1L681, GLOBAL(VD1L2), !GLOBAL(E1L4),  , N1L682,  ,  ,  ,  );


--N1_ext_ram_bus_avalon_slave_arb_addend[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[2] at LCFF_X25_Y15_N5
N1_ext_ram_bus_avalon_slave_arb_addend[2] = DFFEAS(N1L781, GLOBAL(VD1L2), !GLOBAL(E1L4),  , N1L882,  ,  ,  ,  );


--N1_ext_ram_bus_avalon_slave_arb_addend[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[1] at LCFF_X25_Y15_N3
N1_ext_ram_bus_avalon_slave_arb_addend[1] = DFFEAS(N1L881, GLOBAL(VD1L2), !GLOBAL(E1L4),  , N1L682,  ,  ,  ,  );


--N1L6 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~400 at LCCOMB_X27_Y18_N2
N1L6_adder_eqn = ( N1_ext_ram_bus_avalon_slave_arb_addend[1] ) + ( !N1L24 ) + ( N1L3 );
N1L6 = SUM(N1L6_adder_eqn);

--N1L7 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~401 at LCCOMB_X27_Y18_N2
N1L7_adder_eqn = ( N1_ext_ram_bus_avalon_slave_arb_addend[1] ) + ( !N1L24 ) + ( N1L3 );
N1L7 = CARRY(N1L7_adder_eqn);


--N1L01 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~404 at LCCOMB_X27_Y18_N4
N1L01_adder_eqn = ( N1_ext_ram_bus_avalon_slave_arb_addend[2] ) + ( !H1_i_read # M1L23 # N1L382 ) + ( N1L7 );
N1L01 = SUM(N1L01_adder_eqn);

--N1L11 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~405 at LCCOMB_X27_Y18_N4
N1L11_adder_eqn = ( N1_ext_ram_bus_avalon_slave_arb_addend[2] ) + ( !H1_i_read # M1L23 # N1L382 ) + ( N1L7 );
N1L11 = CARRY(N1L11_adder_eqn);


--N1L41 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~408 at LCCOMB_X27_Y18_N6
N1L41_adder_eqn = ( N1_ext_ram_bus_avalon_slave_arb_addend[3] ) + ( !N1L04 ) + ( N1L11 );
N1L41 = SUM(N1L41_adder_eqn);

--N1L51 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~409 at LCCOMB_X27_Y18_N6
N1L51_adder_eqn = ( N1_ext_ram_bus_avalon_slave_arb_addend[3] ) + ( !N1L04 ) + ( N1L11 );
N1L51 = CARRY(N1L51_adder_eqn);


--N1L81 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~412 at LCCOMB_X27_Y18_N8
N1L81_adder_eqn = ( GND ) + ( !H1_i_read # M1L23 # N1L282 ) + ( N1L51 );
N1L81 = SUM(N1L81_adder_eqn);

--N1L91 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~413 at LCCOMB_X27_Y18_N8
N1L91_adder_eqn = ( GND ) + ( !H1_i_read # M1L23 # N1L282 ) + ( N1L51 );
N1L91 = CARRY(N1L91_adder_eqn);


--N1_ext_ram_bus_avalon_slave_grant_vector[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0] at LCCOMB_X27_Y18_N30
N1_ext_ram_bus_avalon_slave_grant_vector[0] = M1L23 & ( N1L81 # N1_ext_ram_bus_avalon_slave_arb_addend[0] ) # !M1L23 & ( !N1_ext_ram_bus_avalon_slave_arb_addend[0] $ (!H1_i_read # N1L282) # N1L81 );


--N1L791 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~189 at LCCOMB_X27_Y18_N16
N1L791 = N1_ext_ram_bus_avalon_slave_grant_vector[0] & ( N1L062 );


--N1L22 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~416 at LCCOMB_X27_Y18_N10
N1L22_adder_eqn = ( GND ) + ( !N1L24 ) + ( N1L91 );
N1L22 = SUM(N1L22_adder_eqn);

--N1L32 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~417 at LCCOMB_X27_Y18_N10
N1L32_adder_eqn = ( GND ) + ( !N1L24 ) + ( N1L91 );
N1L32 = CARRY(N1L32_adder_eqn);


--N1L52 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~419 at LCCOMB_X27_Y18_N26
N1L52 = !N1L22 & ( !N1L6 );


--N1L891 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[1]~190 at LCCOMB_X27_Y18_N20
N1L891 = !N1L52 & ( N1_cpu_data_master_requests_lan91c111_s1 & N1L14 );


--N1L472 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ior_n_to_the_lan91c111~22 at LCCOMB_X1_Y6_N20
N1L472 = N1L891 & N1L791 & ( !N1_lan91c111_s1_wait_counter[1] & !N1_lan91c111_s1_wait_counter[2] & !N1_ext_ram_bus_avalon_slave_begins_xfer ) # !N1L891 & N1L791 & ( !N1_lan91c111_s1_wait_counter[1] & !N1_lan91c111_s1_wait_counter[2] & !N1_ext_ram_bus_avalon_slave_begins_xfer ) # N1L891 & !N1L791 & ( !N1_lan91c111_s1_wait_counter[1] & !N1_lan91c111_s1_wait_counter[2] & H1_d_read & !N1_ext_ram_bus_avalon_slave_begins_xfer );


--N1L572 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_iow_n_to_the_lan91c111~18 at LCCOMB_X1_Y7_N2
N1L572 = !N1_ext_ram_bus_avalon_slave_begins_xfer & N1L891 & ( H1_d_write & N1_lan91c111_s1_wait_counter[1] & !N1_lan91c111_s1_wait_counter[2] );


--N1L72 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~421 at LCCOMB_X27_Y18_N12
N1L72_adder_eqn = ( GND ) + ( !H1_i_read # M1L23 # N1L382 ) + ( N1L32 );
N1L72 = SUM(N1L72_adder_eqn);

--N1L82 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~422 at LCCOMB_X27_Y18_N12
N1L82_adder_eqn = ( GND ) + ( !H1_i_read # M1L23 # N1L382 ) + ( N1L32 );
N1L82 = CARRY(N1L82_adder_eqn);


--N1L002 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[2]~191 at LCCOMB_X28_Y15_N12
N1L002 = N1L01 & ( !M1L23 & !N1L382 & H1_i_read ) # !N1L01 & ( !M1L23 & !N1L382 & H1_i_read & N1L72 );


--N1L13 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~425 at LCCOMB_X27_Y18_N14
N1L13_adder_eqn = ( GND ) + ( !N1L04 ) + ( N1L82 );
N1L13 = SUM(N1L13_adder_eqn);


--N1L43 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~428 at LCCOMB_X26_Y18_N22
N1L43 = !N1L13 & ( !N1L41 );


--N1L812 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_waits_for_read~22 at LCCOMB_X28_Y15_N10
N1L812 = N1L002 & N1L43 # N1L002 & !N1L43 # !N1L002 & !N1L43 & ( H1_d_read & N1L04 );


--N1L672 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_read_n_to_the_ext_ram~16 at LCCOMB_X28_Y15_N30
N1L672 = !N1_ext_ram_bus_avalon_slave_begins_xfer & N1L812;


--N1L772 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_select_n_to_the_ext_ram~2 at LCCOMB_X54_Y1_N16
N1L772 = N1L43 & N1L002 # !N1L43 & N1L002 # !N1L43 & !N1L002 & ( N1L04 );


--N1_ext_ram_s1_wait_counter[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_wait_counter[1] at LCFF_X26_Y15_N11
N1_ext_ram_s1_wait_counter[1] = DFFEAS(N1L312, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--N1_ext_ram_s1_wait_counter[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_wait_counter[0] at LCFF_X27_Y15_N1
N1_ext_ram_s1_wait_counter[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , N1L212,  ,  , VCC);


--N1L912 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_waits_for_write~2 at LCCOMB_X26_Y18_N2
N1L912 = !N1L43 & ( H1_d_write & N1L04 );


--N1L082 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_write_n_to_the_ext_ram~22 at LCCOMB_X51_Y2_N14
N1L082 = !N1_ext_ram_bus_avalon_slave_begins_xfer & N1L912 & ( N1_ext_ram_s1_wait_counter[0] # N1_ext_ram_s1_wait_counter[1] );


--BB1_m_state.000010000 is std_2s60:inst|sdram:the_sdram|m_state.000010000 at LCFF_X28_Y6_N29
BB1_m_state.000010000 = DFFEAS(BB1L12, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_m_state.000001000 is std_2s60:inst|sdram:the_sdram|m_state.000001000 at LCFF_X28_Y6_N21
BB1_m_state.000001000 = DFFEAS(BB1L22, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L183 is std_2s60:inst|sdram:the_sdram|m_state.000000001~70 at LCCOMB_X28_Y6_N26
BB1L183 = BB1_m_state.000001000 # !BB1_m_state.000001000 & ( BB1_m_state.000010000 );


--BB1_m_state.000000001 is std_2s60:inst|sdram:the_sdram|m_state.000000001 at LCFF_X28_Y7_N7
BB1_m_state.000000001 = DFFEAS(BB1L03, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_m_state.010000000 is std_2s60:inst|sdram:the_sdram|m_state.010000000 at LCFF_X29_Y6_N1
BB1_m_state.010000000 = DFFEAS(BB1L13, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_i_cmd[1] is std_2s60:inst|sdram:the_sdram|i_cmd[1] at LCFF_X30_Y8_N3
BB1_i_cmd[1] = DFFEAS(BB1L23, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_init_done is std_2s60:inst|sdram:the_sdram|init_done at LCFF_X30_Y7_N29
BB1_init_done = DFFEAS(BB1L752, GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1_i_state.101,  ,  ,  ,  );


--BB1_f_pop is std_2s60:inst|sdram:the_sdram|f_pop at LCFF_X29_Y5_N17
BB1_f_pop = DFFEAS(BB1L43, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--QD1_entries[1] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1] at LCFF_X29_Y16_N27
QD1_entries[1] = DFFEAS(QD1L5, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--QD1_entries[0] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0] at LCFF_X29_Y16_N1
QD1_entries[0] = DFFEAS(QD1L3, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--QD1L842 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|reduce_nor~1 at LCCOMB_X29_Y16_N2
QD1L842 = QD1_entries[0] # !QD1_entries[0] & ( QD1_entries[1] );


--BB1_active_cs_n is std_2s60:inst|sdram:the_sdram|active_cs_n at LCFF_X28_Y5_N19
BB1_active_cs_n = DFFEAS(BB1L021, GLOBAL(VD1L2),  ,  , BB1L121,  ,  ,  ,  );


--BB1_active_addr[12] is std_2s60:inst|sdram:the_sdram|active_addr[12] at LCFF_X28_Y8_N7
BB1_active_addr[12] = DFFEAS( , GLOBAL(VD1L2),  ,  , BB1L261, QD1L032,  ,  , VCC);


--QD1_rd_address is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address at LCFF_X28_Y9_N9
QD1_rd_address = DFFEAS(QD1L171, GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1_f_select,  ,  ,  ,  );


--QD1_entry_1[48] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[48] at LCFF_X28_Y10_N19
QD1_entry_1[48] = DFFEAS(CB1L75, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[48] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[48] at LCFF_X29_Y9_N5
QD1_entry_0[48] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, CB1L75,  ,  , VCC);


--BB1L964 is std_2s60:inst|sdram:the_sdram|row_match~3 at LCCOMB_X28_Y8_N0
BB1L964 = QD1_entry_0[48] & ( !BB1_active_addr[12] $ (QD1L671Q & !QD1_entry_1[48]) ) # !QD1_entry_0[48] & ( !BB1_active_addr[12] $ (!QD1L671Q # !QD1_entry_1[48]) );


--BB1_active_addr[18] is std_2s60:inst|sdram:the_sdram|active_addr[18] at LCFF_X29_Y5_N3
BB1_active_addr[18] = DFFEAS(BB1L511, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[54] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[54] at LCFF_X28_Y5_N9
QD1_entry_1[54] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, CB1L36,  ,  , VCC);


--QD1_entry_0[54] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[54] at LCFF_X28_Y5_N13
QD1_entry_0[54] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, CB1L36,  ,  , VCC);


--QD1L832 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[54]~531 at LCCOMB_X29_Y5_N4
QD1L832 = QD1_entry_0[54] & ( !QD1L971Q # QD1_entry_1[54] ) # !QD1_entry_0[54] & ( QD1L971Q & QD1_entry_1[54] );


--BB1_active_addr[16] is std_2s60:inst|sdram:the_sdram|active_addr[16] at LCFF_X29_Y8_N13
BB1_active_addr[16] = DFFEAS(QD1L632, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[52] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[52] at LCFF_X30_Y8_N17
QD1_entry_1[52] = DFFEAS(CB1L16, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[52] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[52] at LCFF_X29_Y8_N29
QD1_entry_0[52] = DFFEAS(QD1L08, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L632 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[52]~532 at LCCOMB_X29_Y8_N12
QD1L632 = QD1_entry_0[52] & QD1_rd_address & ( QD1_entry_1[52] ) # !QD1_entry_0[52] & QD1_rd_address & ( QD1_entry_1[52] ) # QD1_entry_0[52] & !QD1_rd_address;


--BB1L824 is std_2s60:inst|sdram:the_sdram|pending~65 at LCCOMB_X28_Y5_N28
BB1L824 = QD1L632 & !BB1L964 & ( !BB1_active_cs_n & BB1_active_addr[16] & (!BB1_active_addr[18] $ QD1L932) ) # !QD1L632 & !BB1L964 & ( !BB1_active_cs_n & !BB1_active_addr[16] & (!BB1_active_addr[18] $ QD1L932) );


--BB1_active_addr[14] is std_2s60:inst|sdram:the_sdram|active_addr[14] at LCFF_X27_Y8_N9
BB1_active_addr[14] = DFFEAS( , GLOBAL(VD1L2),  ,  , BB1L261, QD1L232,  ,  , VCC);


--QD1_entry_1[50] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[50] at LCFF_X27_Y8_N21
QD1_entry_1[50] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, CB1L95,  ,  , VCC);


--QD1_entry_0[50] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[50] at LCFF_X26_Y8_N25
QD1_entry_0[50] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, CB1L95,  ,  , VCC);


--QD1L232 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[50]~533 at LCCOMB_X27_Y8_N18
QD1L232 = QD1_entry_0[50] & QD1_rd_address & ( QD1_entry_1[50] ) # !QD1_entry_0[50] & QD1_rd_address & ( QD1_entry_1[50] ) # QD1_entry_0[50] & !QD1_rd_address;


--BB1_active_addr[19] is std_2s60:inst|sdram:the_sdram|active_addr[19] at LCFF_X27_Y8_N25
BB1_active_addr[19] = DFFEAS( , GLOBAL(VD1L2),  ,  , BB1L261, QD1L142,  ,  , VCC);


--QD1_entry_1[55] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[55] at LCFF_X27_Y8_N3
QD1_entry_1[55] = DFFEAS(QD1L461, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[55] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[55] at LCFF_X27_Y8_N5
QD1_entry_0[55] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, CB1L46,  ,  , VCC);


--QD1L142 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[55]~534 at LCCOMB_X27_Y8_N14
QD1L142 = QD1_entry_1[55] & QD1_rd_address # QD1_entry_1[55] & !QD1_rd_address & ( QD1_entry_0[55] ) # !QD1_entry_1[55] & !QD1_rd_address & ( QD1_entry_0[55] );


--BB1L924 is std_2s60:inst|sdram:the_sdram|pending~66 at LCCOMB_X27_Y8_N22
BB1L924 = QD1L232 & QD1L142 & ( BB1_active_addr[19] & BB1_active_addr[14] ) # !QD1L232 & QD1L142 & ( BB1_active_addr[19] & !BB1_active_addr[14] ) # QD1L232 & !QD1L142 & ( !BB1_active_addr[19] & BB1_active_addr[14] ) # !QD1L232 & !QD1L142 & ( !BB1_active_addr[19] & !BB1_active_addr[14] );


--BB1_active_addr[20] is std_2s60:inst|sdram:the_sdram|active_addr[20] at LCFF_X27_Y9_N21
BB1_active_addr[20] = DFFEAS(QD1L242, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[56] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[56] at LCFF_X27_Y9_N1
QD1_entry_1[56] = DFFEAS(CB1L56, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[56] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[56] at LCFF_X27_Y9_N15
QD1_entry_0[56] = DFFEAS(QD1L58, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L242 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[56]~535 at LCCOMB_X27_Y9_N20
QD1L242 = QD1_entry_1[56] & QD1_entry_0[56] # !QD1_entry_1[56] & QD1_entry_0[56] & ( !QD1_rd_address ) # QD1_entry_1[56] & !QD1_entry_0[56] & ( QD1_rd_address );


--BB1_active_addr[11] is std_2s60:inst|sdram:the_sdram|active_addr[11] at LCFF_X27_Y9_N3
BB1_active_addr[11] = DFFEAS(QD1L922, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[47] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[47] at LCFF_X27_Y9_N17
QD1_entry_1[47] = DFFEAS(CB1L65, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[47] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[47] at LCFF_X27_Y9_N23
QD1_entry_0[47] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, CB1L65,  ,  , VCC);


--QD1L922 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[47]~536 at LCCOMB_X27_Y9_N2
QD1L922 = QD1_entry_1[47] & ( QD1_rd_address # QD1_entry_0[47] ) # !QD1_entry_1[47] & ( QD1_entry_0[47] & !QD1_rd_address );


--BB1L034 is std_2s60:inst|sdram:the_sdram|pending~67 at LCCOMB_X27_Y9_N28
BB1L034 = QD1L922 & QD1L242 & ( BB1_active_addr[20] & BB1_active_addr[11] ) # !QD1L922 & QD1L242 & ( BB1_active_addr[20] & !BB1_active_addr[11] ) # QD1L922 & !QD1L242 & ( !BB1_active_addr[20] & BB1_active_addr[11] ) # !QD1L922 & !QD1L242 & ( !BB1_active_addr[20] & !BB1_active_addr[11] );


--BB1_active_addr[21] is std_2s60:inst|sdram:the_sdram|active_addr[21] at LCFF_X28_Y10_N27
BB1_active_addr[21] = DFFEAS( , GLOBAL(VD1L2),  ,  , BB1L261, QD1L342,  ,  , VCC);


--QD1_entry_1[57] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[57] at LCFF_X28_Y10_N15
QD1_entry_1[57] = DFFEAS(CB1L66, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[57] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[57] at LCFF_X29_Y10_N25
QD1_entry_0[57] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, CB1L66,  ,  , VCC);


--BB1L122 is std_2s60:inst|sdram:the_sdram|bank_match~1 at LCCOMB_X28_Y10_N8
BB1L122 = QD1_entry_0[57] & QD1_entry_1[57] & ( !BB1_active_addr[21] ) # !QD1_entry_0[57] & QD1_entry_1[57] & ( !BB1_active_addr[21] $ !QD1L181Q ) # QD1_entry_0[57] & !QD1_entry_1[57] & ( !BB1_active_addr[21] $ QD1L181Q ) # !QD1_entry_0[57] & !QD1_entry_1[57] & ( BB1_active_addr[21] );


--BB1_active_addr[10] is std_2s60:inst|sdram:the_sdram|active_addr[10] at LCFF_X28_Y8_N29
BB1_active_addr[10] = DFFEAS(QD1L822, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[46] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[46] at LCFF_X27_Y8_N11
QD1_entry_1[46] = DFFEAS(CB1L55, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[46] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[46] at LCFF_X28_Y8_N17
QD1_entry_0[46] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, CB1L55,  ,  , VCC);


--QD1L822 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[46]~537 at LCCOMB_X28_Y8_N28
QD1L822 = QD1_entry_1[46] & QD1_rd_address # QD1_entry_1[46] & !QD1_rd_address & ( QD1_entry_0[46] ) # !QD1_entry_1[46] & !QD1_rd_address & ( QD1_entry_0[46] );


--BB1_active_addr[8] is std_2s60:inst|sdram:the_sdram|active_addr[8] at LCFF_X28_Y8_N27
BB1_active_addr[8] = DFFEAS(QD1L622, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[44] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[44] at LCFF_X27_Y8_N29
QD1_entry_1[44] = DFFEAS(CB1L35, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[44] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[44] at LCFF_X28_Y8_N15
QD1_entry_0[44] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, CB1L35,  ,  , VCC);


--BB1L022 is std_2s60:inst|sdram:the_sdram|bank_match~0 at LCCOMB_X28_Y8_N14
BB1L022 = QD1_rd_address & ( !BB1_active_addr[8] $ !QD1_entry_1[44] ) # !QD1_rd_address & ( !BB1_active_addr[8] $ !QD1_entry_0[44] );


--BB1_active_rnw is std_2s60:inst|sdram:the_sdram|active_rnw at LCFF_X28_Y8_N11
BB1_active_rnw = DFFEAS( , GLOBAL(VD1L2),  ,  , BB1L261, QD1L442,  ,  , VCC);


--QD1_entry_1[58] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[58] at LCFF_X27_Y5_N27
QD1_entry_1[58] = DFFEAS(QD1L961, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[58] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[58] at LCFF_X27_Y5_N3
QD1_entry_0[58] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, CB1_sdram_s1_in_a_write_cycle,  ,  , VCC);


--QD1L442 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[58]~538 at LCCOMB_X27_Y5_N4
QD1L442 = QD1_entry_1[58] & ( QD1_rd_address # QD1_entry_0[58] ) # !QD1_entry_1[58] & ( QD1_entry_0[58] & !QD1_rd_address );


--BB1L134 is std_2s60:inst|sdram:the_sdram|pending~68 at LCCOMB_X28_Y5_N2
BB1L134 = !BB1L122 & !BB1L022 & ( !BB1_active_rnw & !QD1L542 & (!BB1_active_addr[10] $ QD1L822) # BB1_active_rnw & QD1L542 & (!BB1_active_addr[10] $ QD1L822) );


--BB1_active_addr[17] is std_2s60:inst|sdram:the_sdram|active_addr[17] at LCFF_X29_Y10_N1
BB1_active_addr[17] = DFFEAS(QD1L732, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[53] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[53] at LCFF_X29_Y10_N7
QD1_entry_1[53] = DFFEAS(CB1L26, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[53] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[53] at LCFF_X29_Y10_N13
QD1_entry_0[53] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, CB1L26,  ,  , VCC);


--BB1L174 is std_2s60:inst|sdram:the_sdram|row_match~8 at LCCOMB_X29_Y10_N12
BB1L174 = BB1_active_addr[17] & ( !QD1_rd_address & (!QD1_entry_0[53]) # QD1_rd_address & !QD1_entry_1[53] ) # !BB1_active_addr[17] & ( !QD1_rd_address & (QD1_entry_0[53]) # QD1_rd_address & QD1_entry_1[53] );


--BB1_active_addr[15] is std_2s60:inst|sdram:the_sdram|active_addr[15] at LCFF_X27_Y5_N11
BB1_active_addr[15] = DFFEAS( , GLOBAL(VD1L2),  ,  , BB1L261, QD1L332,  ,  , VCC);


--QD1_entry_1[51] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[51] at LCFF_X29_Y9_N1
QD1_entry_1[51] = DFFEAS(CB1L06, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[51] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[51] at LCFF_X28_Y5_N23
QD1_entry_0[51] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, CB1L06,  ,  , VCC);


--QD1L332 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[51]~539 at LCCOMB_X27_Y5_N22
QD1L332 = QD1_entry_1[51] & ( QD1L771Q # QD1_entry_0[51] ) # !QD1_entry_1[51] & ( QD1_entry_0[51] & !QD1L771Q );


--BB1_active_addr[13] is std_2s60:inst|sdram:the_sdram|active_addr[13] at LCFF_X27_Y5_N29
BB1_active_addr[13] = DFFEAS(BB1L901, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[49] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[49] at LCFF_X27_Y5_N13
QD1_entry_1[49] = DFFEAS(QD1L751, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[49] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[49] at LCFF_X27_Y5_N9
QD1_entry_0[49] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, CB1L85,  ,  , VCC);


--BB1L074 is std_2s60:inst|sdram:the_sdram|row_match~4 at LCCOMB_X27_Y5_N2
BB1L074 = QD1_entry_1[49] & ( !BB1_active_addr[13] $ (!QD1_entry_0[49] & !QD1_rd_address) ) # !QD1_entry_1[49] & ( !BB1_active_addr[13] $ (!QD1_entry_0[49] # QD1_rd_address) );


--BB1_active_addr[9] is std_2s60:inst|sdram:the_sdram|active_addr[9] at LCFF_X29_Y10_N3
BB1_active_addr[9] = DFFEAS(QD1L722, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[45] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[45] at LCFF_X29_Y10_N29
QD1_entry_1[45] = DFFEAS(CB1L45, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[45] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[45] at LCFF_X29_Y10_N21
QD1_entry_0[45] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, CB1L45,  ,  , VCC);


--QD1L722 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[45]~540 at LCCOMB_X29_Y10_N2
QD1L722 = QD1_entry_0[45] & ( !QD1_rd_address # QD1_entry_1[45] ) # !QD1_entry_0[45] & ( QD1_rd_address & QD1_entry_1[45] );


--BB1L234 is std_2s60:inst|sdram:the_sdram|pending~69 at LCCOMB_X28_Y5_N26
BB1L234 = !BB1L174 & QD1L722 & ( !BB1L074 & BB1_active_addr[9] & (!BB1_active_addr[15] $ QD1L432) ) # !BB1L174 & !QD1L722 & ( !BB1L074 & !BB1_active_addr[9] & (!BB1_active_addr[15] $ QD1L432) );


--BB1L524 is std_2s60:inst|sdram:the_sdram|pending~2 at LCCOMB_X28_Y5_N10
BB1L524 = BB1L824 & BB1L234 & ( BB1L034 & BB1L924 & BB1L134 );


--BB1L912 is std_2s60:inst|sdram:the_sdram|always5~0 at LCCOMB_X67_Y1_N6
BB1L912 = QD1L842 & BB1L524 # !QD1L842 & BB1L524 & ( !BB1_f_pop ) # QD1L842 & !BB1L524 & ( !BB1_f_pop ) # !QD1L842 & !BB1L524 & ( !BB1_f_pop );


--BB1L2 is std_2s60:inst|sdram:the_sdram|Select~6409 at LCCOMB_X67_Y1_N10
BB1L2 = BB1L912 & BB1_m_state.000000001 & ( BB1_m_state.010000000 # BB1L183 ) # !BB1L912 & BB1_m_state.000000001 & ( !BB1L183 & BB1_m_state.010000000 ) # BB1L912 & !BB1_m_state.000000001 & ( BB1_i_cmd[1] & !BB1_init_done ) # !BB1L912 & !BB1_m_state.000000001 & ( !BB1L183 & BB1_i_cmd[1] & !BB1_init_done );


--BB1_refresh_request is std_2s60:inst|sdram:the_sdram|refresh_request at LCFF_X28_Y7_N19
BB1_refresh_request = DFFEAS(BB1L864, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_m_state.001000000 is std_2s60:inst|sdram:the_sdram|m_state.001000000 at LCFF_X29_Y9_N31
BB1_m_state.001000000 = DFFEAS(BB1L53, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_m_state.000000100 is std_2s60:inst|sdram:the_sdram|m_state.000000100 at LCFF_X28_Y9_N23
BB1_m_state.000000100 = DFFEAS(BB1L04, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_m_next.010000000 is std_2s60:inst|sdram:the_sdram|m_next.010000000 at LCFF_X29_Y9_N9
BB1_m_next.010000000 = DFFEAS(BB1L24, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_i_cmd[3] is std_2s60:inst|sdram:the_sdram|i_cmd[3] at LCFF_X30_Y8_N31
BB1_i_cmd[3] = DFFEAS(BB1L34, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_m_state.000000010 is std_2s60:inst|sdram:the_sdram|m_state.000000010 at LCFF_X29_Y7_N23
BB1_m_state.000000010 = DFFEAS(BB1L44, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_i_cmd[2] is std_2s60:inst|sdram:the_sdram|i_cmd[2] at LCFF_X30_Y8_N25
BB1_i_cmd[2] = DFFEAS(BB1L54, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_i_cmd[0] is std_2s60:inst|sdram:the_sdram|i_cmd[0] at LCFF_X30_Y8_N21
BB1_i_cmd[0] = DFFEAS(BB1L64, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L3 is std_2s60:inst|sdram:the_sdram|Select~6410 at LCCOMB_X65_Y1_N18
BB1L3 = BB1_init_done & BB1L912 & ( BB1_m_state.000000001 & (BB1_m_state.000010000 # BB1_m_state.001000000) ) # !BB1_init_done & BB1L912 & ( !BB1_m_state.000000001 & BB1_i_cmd[0] # BB1_m_state.000000001 & (BB1_m_state.000010000 # BB1_m_state.001000000) ) # BB1_init_done & !BB1L912 & ( BB1_m_state.000000001 & BB1_m_state.001000000 & !BB1_m_state.000010000 ) # !BB1_init_done & !BB1L912 & ( !BB1_m_state.000010000 & (!BB1_m_state.000000001 & BB1_i_cmd[0] # BB1_m_state.000000001 & (BB1_m_state.001000000)) );


--H1_E_ctrl_src2_is_imm is std_2s60:inst|cpu:the_cpu|E_ctrl_src2_is_imm at LCFF_X30_Y25_N31
H1_E_ctrl_src2_is_imm = AMPP_FUNCTION(VD1L2, H1L06, E1L4, H1_M_stall);


--H1_E_src2_hazard_M is std_2s60:inst|cpu:the_cpu|E_src2_hazard_M at LCFF_X30_Y25_N5
H1_E_src2_hazard_M = AMPP_FUNCTION(VD1L2, H1_D_src2_hazard_E, E1L4, H1_M_stall);


--H1_M_mul_shift_rot_result[2] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[2] at LCFF_X32_Y22_N29
H1_M_mul_shift_rot_result[2] = AMPP_FUNCTION(VD1L2, H1L9011, E1L4, GND);


--H1_av_ld_data_aligned_or_div[2] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[2] at LCFF_X32_Y22_N27
H1_av_ld_data_aligned_or_div[2] = AMPP_FUNCTION(VD1L2, H1L4281, E1L4);


--H1_M_ctrl_mul_shift_rot is std_2s60:inst|cpu:the_cpu|M_ctrl_mul_shift_rot at LCFF_X28_Y22_N27
H1_M_ctrl_mul_shift_rot = AMPP_FUNCTION(VD1L2, H1_E_ctrl_mul_shift_rot, E1L4, GND, H1_M_stall);


--H1_av_ld_or_div_done is std_2s60:inst|cpu:the_cpu|av_ld_or_div_done at LCFF_X28_Y22_N1
H1_av_ld_or_div_done = AMPP_FUNCTION(VD1L2, H1_av_ld_aligning_data, E1L4, GND);


--H1L7521 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[2]~290 at LCCOMB_X32_Y22_N28
H1L7521 = AMPP_FUNCTION(!H1_av_ld_data_aligned_or_div[2], !H1L549Q, !H1_av_ld_or_div_done, !H1_M_mul_shift_rot_result[2], !H1_M_ctrl_mul_shift_rot);


--H1_E_src2_prelim[2] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[2] at LCFF_X30_Y26_N11
H1_E_src2_prelim[2] = AMPP_FUNCTION(VD1L2, H1L342, E1L4, H1_M_stall);


--H1L097 is std_2s60:inst|cpu:the_cpu|E_src2_reg[2]~256 at LCCOMB_X27_Y26_N10
H1L097 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L8521, !H1_E_src2_prelim[2]);


--H1_E_src1_hazard_M is std_2s60:inst|cpu:the_cpu|E_src1_hazard_M at LCFF_X32_Y23_N27
H1_E_src1_hazard_M = AMPP_FUNCTION(VD1L2, H1_D_src1_hazard_E, E1L4, H1_M_stall);


--H1_E_src1_prelim[2] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[2] at LCFF_X32_Y26_N5
H1_E_src1_prelim[2] = AMPP_FUNCTION(VD1L2, H1L102, E1L4, H1_M_stall);


--H1L475 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[2]~456 at LCCOMB_X29_Y26_N0
H1L475 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1_E_src1_prelim[2], !H1L7521);


--H1_E_src2_imm[2] is std_2s60:inst|cpu:the_cpu|E_src2_imm[2] at LCFF_X29_Y26_N13
H1_E_src2_imm[2] = AMPP_FUNCTION(VD1L2, H1_D_iw[8], E1L4, !H1L14, GND, H1_M_stall);


--H1_M_mul_shift_rot_result[1] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[1] at LCFF_X28_Y22_N9
H1_M_mul_shift_rot_result[1] = AMPP_FUNCTION(VD1L2, H1L8011, E1L4, GND);


--H1_M_alu_result[1] is std_2s60:inst|cpu:the_cpu|M_alu_result[1] at LCFF_X28_Y19_N3
H1_M_alu_result[1] = AMPP_FUNCTION(VD1L2, H1L382, E1L4, GND, H1_M_stall);


--H1_av_ld_data_aligned_or_div[1] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[1] at LCFF_X28_Y22_N29
H1_av_ld_data_aligned_or_div[1] = AMPP_FUNCTION(VD1L2, H1L3281, E1L4, GND);


--H1L6521 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[1]~291 at LCCOMB_X28_Y22_N8
H1L6521 = AMPP_FUNCTION(!H1_av_ld_data_aligned_or_div[1], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done, !H1_M_mul_shift_rot_result[1], !H1_M_alu_result[1]);


--H1_E_src2_prelim[1] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[1] at LCFF_X26_Y26_N19
H1_E_src2_prelim[1] = AMPP_FUNCTION(VD1L2, H1L457, E1L4, H1_M_stall);


--H1L987 is std_2s60:inst|cpu:the_cpu|E_src2_reg[1]~257 at LCCOMB_X27_Y26_N2
H1L987 = AMPP_FUNCTION(!H1_E_src2_prelim[1], !H1_E_src2_hazard_M, !H1L6521);


--H1_E_src1_prelim[1] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[1] at LCFF_X30_Y26_N31
H1_E_src1_prelim[1] = AMPP_FUNCTION(VD1L2, H1L002, E1L4, H1_M_stall);


--H1L375 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[1]~457 at LCCOMB_X27_Y26_N4
H1L375 = AMPP_FUNCTION(!H1_E_src1_prelim[1], !H1_E_src1_hazard_M, !H1L6521);


--H1_E_src2_imm[1] is std_2s60:inst|cpu:the_cpu|E_src2_imm[1] at LCFF_X29_Y26_N3
H1_E_src2_imm[1] = AMPP_FUNCTION(VD1L2, H1_D_iw[7], E1L4, !H1L14, GND, H1_M_stall);


--H1_M_mul_shift_rot_result[0] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[0] at LCFF_X29_Y23_N31
H1_M_mul_shift_rot_result[0] = AMPP_FUNCTION(VD1L2, H1L7011, E1L4, GND);


--H1_M_alu_result[0] is std_2s60:inst|cpu:the_cpu|M_alu_result[0] at LCFF_X29_Y23_N23
H1_M_alu_result[0] = AMPP_FUNCTION(VD1L2, H1L872, E1L4, H1_M_stall);


--H1_av_ld_data_aligned_or_div[0] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[0] at LCFF_X29_Y23_N25
H1_av_ld_data_aligned_or_div[0] = AMPP_FUNCTION(VD1L2, H1L2281, E1L4);


--H1L5521 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~292 at LCCOMB_X29_Y23_N30
H1L5521 = AMPP_FUNCTION(!H1_av_ld_data_aligned_or_div[0], !H1_M_alu_result[0], !H1_av_ld_or_div_done, !H1_M_mul_shift_rot_result[0], !H1_M_ctrl_mul_shift_rot);


--H1_E_src2_prelim[0] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[0] at LCFF_X29_Y23_N7
H1_E_src2_prelim[0] = AMPP_FUNCTION(VD1L2, H1L142, E1L4, GND, H1_M_stall);


--H1L887 is std_2s60:inst|cpu:the_cpu|E_src2_reg[0]~258 at LCCOMB_X29_Y23_N12
H1L887 = AMPP_FUNCTION(!H1L5521, !H1_E_src2_prelim[0], !H1_E_src2_hazard_M);


--H1_E_src1_prelim[0] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[0] at LCFF_X29_Y23_N15
H1_E_src1_prelim[0] = AMPP_FUNCTION(VD1L2, H1L991, E1L4, GND, H1_M_stall);


--H1L275 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[0]~458 at LCCOMB_X29_Y23_N14
H1L275 = AMPP_FUNCTION(!H1L5521, !H1_E_src1_prelim[0], !H1_E_src1_hazard_M);


--H1_E_src2_imm[0] is std_2s60:inst|cpu:the_cpu|E_src2_imm[0] at LCFF_X28_Y26_N1
H1_E_src2_imm[0] = AMPP_FUNCTION(VD1L2, H1_D_iw[6], E1L4, !H1L14, GND, H1_M_stall);


--H1L2431 is std_2s60:inst|cpu:the_cpu|add~2036 at LCCOMB_X28_Y26_N0
H1L2431 = AMPP_FUNCTION(!H1L887, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[0], !H1L275);

--H1L3431 is std_2s60:inst|cpu:the_cpu|add~2037 at LCCOMB_X28_Y26_N0
H1L3431 = AMPP_FUNCTION(!H1L887, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[0], !H1L275);


--H1L6431 is std_2s60:inst|cpu:the_cpu|add~2040 at LCCOMB_X28_Y26_N2
H1L6431 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L987, !H1_E_src2_imm[1], !H1L375, H1L3431);

--H1L7431 is std_2s60:inst|cpu:the_cpu|add~2041 at LCCOMB_X28_Y26_N2
H1L7431 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L987, !H1_E_src2_imm[1], !H1L375, H1L3431);


--H1L0531 is std_2s60:inst|cpu:the_cpu|add~2044 at LCCOMB_X28_Y26_N4
H1L0531 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L097, !H1_E_src2_imm[2], !H1L475, H1L7431);

--H1L1531 is std_2s60:inst|cpu:the_cpu|add~2045 at LCCOMB_X28_Y26_N4
H1L1531 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L097, !H1_E_src2_imm[2], !H1L475, H1L7431);


--H1L5531 is std_2s60:inst|cpu:the_cpu|add~2049 at LCCOMB_X27_Y26_N16
H1L5531 = AMPP_FUNCTION();


--H1L8531 is std_2s60:inst|cpu:the_cpu|add~2052 at LCCOMB_X27_Y26_N18
H1L8531 = AMPP_FUNCTION(!H1L887, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[0], !H1L275, H1L5531);

--H1L9531 is std_2s60:inst|cpu:the_cpu|add~2053 at LCCOMB_X27_Y26_N18
H1L9531 = AMPP_FUNCTION(!H1L887, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[0], !H1L275, H1L5531);


--H1L2631 is std_2s60:inst|cpu:the_cpu|add~2056 at LCCOMB_X27_Y26_N20
H1L2631 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L987, !H1_E_src2_imm[1], !H1L375, H1L9531);

--H1L3631 is std_2s60:inst|cpu:the_cpu|add~2057 at LCCOMB_X27_Y26_N20
H1L3631 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L987, !H1_E_src2_imm[1], !H1L375, H1L9531);


--H1L6631 is std_2s60:inst|cpu:the_cpu|add~2060 at LCCOMB_X27_Y26_N22
H1L6631 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L097, !H1_E_src2_imm[2], !H1L475, H1L3631);

--H1L7631 is std_2s60:inst|cpu:the_cpu|add~2061 at LCCOMB_X27_Y26_N22
H1L7631 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L097, !H1_E_src2_imm[2], !H1L475, H1L3631);


--H1_E_extra_pc[0] is std_2s60:inst|cpu:the_cpu|E_extra_pc[0] at LCFF_X34_Y19_N11
H1_E_extra_pc[0] = AMPP_FUNCTION(VD1L2, H1L504, H1_D_pc_plus_one[0], E1L4, H1L1, H1_M_stall);


--H1_E_logic_op[1] is std_2s60:inst|cpu:the_cpu|E_logic_op[1] at LCFF_X28_Y27_N11
H1_E_logic_op[1] = AMPP_FUNCTION(VD1L2, H1L501, E1L4, H1_M_stall);


--H1_E_logic_op[0] is std_2s60:inst|cpu:the_cpu|E_logic_op[0] at LCFF_X26_Y26_N31
H1_E_logic_op[0] = AMPP_FUNCTION(VD1L2, H1L401, E1L4, H1_M_stall);


--H1L936 is std_2s60:inst|cpu:the_cpu|E_src2[2]~1612 at LCCOMB_X29_Y26_N12
H1L936 = AMPP_FUNCTION(!H1_E_src2_prelim[2], !H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1_E_src2_imm[2], !H1L7521);


--H1L482 is std_2s60:inst|cpu:the_cpu|E_alu_result[2]~24458 at LCCOMB_X29_Y19_N16
H1L482 = AMPP_FUNCTION(!H1_E_logic_op[0], !H1_E_logic_op[1], !H1L936, !H1L475);


--H1_E_ctrl_dst_data_sel_pc_plus_one is std_2s60:inst|cpu:the_cpu|E_ctrl_dst_data_sel_pc_plus_one at LCFF_X33_Y23_N3
H1_E_ctrl_dst_data_sel_pc_plus_one = AMPP_FUNCTION(VD1L2, H1L43, E1L4, H1_M_stall);


--H1_E_ctrl_dst_data_sel_logic_result is std_2s60:inst|cpu:the_cpu|E_ctrl_dst_data_sel_logic_result at LCFF_X29_Y27_N23
H1_E_ctrl_dst_data_sel_logic_result = AMPP_FUNCTION(VD1L2, H1_D_ctrl_dst_data_sel_logic_result, E1L4, H1_M_stall);


--H1L092 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24459 at LCCOMB_X33_Y24_N22
H1L092 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_pc_plus_one, !H1_E_ctrl_dst_data_sel_logic_result);


--H1_E_ctrl_alu_subtract is std_2s60:inst|cpu:the_cpu|E_ctrl_alu_subtract at LCFF_X29_Y27_N19
H1_E_ctrl_alu_subtract = AMPP_FUNCTION(VD1L2, H1L22, E1L4, H1_M_stall);


--H1L192 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24460 at LCCOMB_X33_Y26_N16
H1L192 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_logic_result, !H1_E_ctrl_alu_subtract, !H1_E_ctrl_dst_data_sel_pc_plus_one);


--H1L582 is std_2s60:inst|cpu:the_cpu|E_alu_result[2]~24461 at LCCOMB_X26_Y18_N4
H1L582 = AMPP_FUNCTION(!H1L092, !H1_E_extra_pc[0], !H1L192, !H1L482, !H1L6631);


--H1_E_ctrl_dst_data_sel_cmp is std_2s60:inst|cpu:the_cpu|E_ctrl_dst_data_sel_cmp at LCFF_X27_Y19_N13
H1_E_ctrl_dst_data_sel_cmp = AMPP_FUNCTION(VD1L2, H1L03, E1L4, H1_M_stall);


--H1_E_ctrl_rdctl_inst is std_2s60:inst|cpu:the_cpu|E_ctrl_rdctl_inst at LCFF_X28_Y27_N13
H1_E_ctrl_rdctl_inst = AMPP_FUNCTION(VD1L2, H1_D_op_rdctl, E1L4, H1_M_stall);


--H1L292 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24462 at LCCOMB_X29_Y18_N2
H1L292 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_cmp, !H1_E_ctrl_rdctl_inst, !H1L092, !H1L192);


--H1L392 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24463 at LCCOMB_X28_Y19_N16
H1L392 = AMPP_FUNCTION(!H1L192, !H1L092, !H1_E_ctrl_dst_data_sel_cmp, !H1_E_ctrl_rdctl_inst);


--H1_E_control_rd_data_without_mmu_regs[2] is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[2] at LCFF_X23_Y23_N19
H1_E_control_rd_data_without_mmu_regs[2] = AMPP_FUNCTION(VD1L2, H1L263, H1_M_ipending_reg[2], E1L4, H1L953, H1L0802, H1_M_stall);


--H1L682 is std_2s60:inst|cpu:the_cpu|E_alu_result[2]~24464 at LCCOMB_X26_Y18_N12
H1L682 = AMPP_FUNCTION(!H1_E_control_rd_data_without_mmu_regs[2], !H1L292, !H1L392, !H1L0531, !H1L582);


--H1_M_valid is std_2s60:inst|cpu:the_cpu|M_valid at LCFF_X30_Y18_N5
H1_M_valid = AMPP_FUNCTION(VD1L2, H1L138, E1L4, H1_M_stall);


--H1_M_ctrl_ld is std_2s60:inst|cpu:the_cpu|M_ctrl_ld at LCFF_X29_Y27_N29
H1_M_ctrl_ld = AMPP_FUNCTION(VD1L2, H1_E_ctrl_ld, E1L4, GND, H1_M_stall);


--H1_M_mul_shift_rot_stall is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_stall at LCFF_X29_Y27_N9
H1_M_mul_shift_rot_stall = AMPP_FUNCTION(VD1L2, H1_M_mul_shift_rot_stall_nxt, E1L4);


--J1_cpu_data_master_waitrequest is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest at LCFF_X26_Y16_N29
J1_cpu_data_master_waitrequest = DFFEAS(J1L202, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--FB1L072 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_wr_strobe~27 at LCCOMB_X26_Y16_N26
FB1L072 = H1_d_write & ( !J1_cpu_data_master_waitrequest );


--H1_M_stall is std_2s60:inst|cpu:the_cpu|M_stall at LCCOMB_X29_Y27_N28
H1_M_stall = AMPP_FUNCTION(!H1_M_mul_shift_rot_stall, !H1_M_valid, !H1_av_ld_or_div_done, !H1_M_ctrl_ld, !FB1L072);


--H1_M_mul_shift_rot_result[3] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[3] at LCFF_X28_Y22_N19
H1_M_mul_shift_rot_result[3] = AMPP_FUNCTION(VD1L2, H1L0111, E1L4, GND);


--H1_av_ld_data_aligned_or_div[3] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[3] at LCFF_X28_Y22_N31
H1_av_ld_data_aligned_or_div[3] = AMPP_FUNCTION(VD1L2, H1L5281, E1L4, GND);


--H1L0621 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[3]~293 at LCCOMB_X28_Y22_N18
H1L0621 = AMPP_FUNCTION(!H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done, !H1L949Q, !H1_M_mul_shift_rot_result[3], !H1_av_ld_data_aligned_or_div[3]);


--H1_E_src2_prelim[3] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[3] at LCFF_X30_Y25_N25
H1_E_src2_prelim[3] = AMPP_FUNCTION(VD1L2, H1L442, E1L4, H1_M_stall);


--H1L197 is std_2s60:inst|cpu:the_cpu|E_src2_reg[3]~259 at LCCOMB_X28_Y26_N24
H1L197 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L0621, !H1_E_src2_prelim[3]);


--H1_E_src1_prelim[3] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[3] at LCFF_X32_Y26_N11
H1_E_src1_prelim[3] = AMPP_FUNCTION(VD1L2, H1L202, E1L4, H1_M_stall);


--H1L575 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[3]~459 at LCCOMB_X32_Y26_N24
H1L575 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L0621, !H1_E_src1_prelim[3]);


--H1_E_src2_imm[3] is std_2s60:inst|cpu:the_cpu|E_src2_imm[3] at LCFF_X30_Y25_N1
H1_E_src2_imm[3] = AMPP_FUNCTION(VD1L2, H1_D_iw[9], E1L4, !H1L14, GND, H1_M_stall);


--H1L0731 is std_2s60:inst|cpu:the_cpu|add~2064 at LCCOMB_X28_Y26_N6
H1L0731 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L197, !H1_E_src2_imm[3], !H1L575, H1L1531);

--H1L1731 is std_2s60:inst|cpu:the_cpu|add~2065 at LCCOMB_X28_Y26_N6
H1L1731 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L197, !H1_E_src2_imm[3], !H1L575, H1L1531);


--H1L4731 is std_2s60:inst|cpu:the_cpu|add~2068 at LCCOMB_X27_Y26_N24
H1L4731 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L197, !H1_E_src2_imm[3], !H1L575, H1L7631);

--H1L5731 is std_2s60:inst|cpu:the_cpu|add~2069 at LCCOMB_X27_Y26_N24
H1L5731 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L197, !H1_E_src2_imm[3], !H1L575, H1L7631);


--H1_E_extra_pc[1] is std_2s60:inst|cpu:the_cpu|E_extra_pc[1] at LCFF_X34_Y19_N23
H1_E_extra_pc[1] = AMPP_FUNCTION(VD1L2, H1L704, H1_D_pc_plus_one[1], E1L4, H1L1, H1_M_stall);


--H1L046 is std_2s60:inst|cpu:the_cpu|E_src2[3]~1613 at LCCOMB_X30_Y25_N0
H1L046 = AMPP_FUNCTION(!H1_E_src2_prelim[3], !H1_E_src2_hazard_M, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[3], !H1L1621);


--H1L782 is std_2s60:inst|cpu:the_cpu|E_alu_result[3]~24465 at LCCOMB_X32_Y26_N12
H1L782 = AMPP_FUNCTION(!H1L046, !H1_E_logic_op[1], !H1_E_logic_op[0], !H1L575);


--H1L882 is std_2s60:inst|cpu:the_cpu|E_alu_result[3]~24466 at LCCOMB_X32_Y27_N22
H1L882 = AMPP_FUNCTION(!H1_E_extra_pc[1], !H1L092, !H1L782, !H1L192, !H1L4731);


--H1_E_control_rd_data_without_mmu_regs[3] is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[3] at LCFF_X23_Y24_N11
H1_E_control_rd_data_without_mmu_regs[3] = AMPP_FUNCTION(VD1L2, H1L463, H1_M_ipending_reg[3], E1L4, H1L953, H1L0802, H1_M_stall);


--H1L982 is std_2s60:inst|cpu:the_cpu|E_alu_result[3]~24467 at LCCOMB_X28_Y19_N26
H1L982 = AMPP_FUNCTION(!H1L392, !H1_E_control_rd_data_without_mmu_regs[3], !H1L292, !H1L0731, !H1L882);


--U1L35 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|reduce_nor~34 at LCCOMB_X20_Y15_N4
U1L35 = !U1_lcd_display_control_slave_wait_counter[2] & U1L2 & ( !U1_lcd_display_control_slave_wait_counter[1] & !U1_lcd_display_control_slave_wait_counter[4] & !U1_lcd_display_control_slave_wait_counter[3] );


--U1L25 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|reduce_nor~2 at LCCOMB_X20_Y15_N16
U1L25 = U1L35 & ( !U1_lcd_display_control_slave_wait_counter[0] );


--U1L24 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_end_xfer~11 at LCCOMB_X25_Y16_N28
U1L24 = U1L23 & ( !U1L25 # !U1_d1_reasons_to_wait );


--H1_E_valid_from_D is std_2s60:inst|cpu:the_cpu|E_valid_from_D at LCFF_X30_Y18_N7
H1_E_valid_from_D = AMPP_FUNCTION(VD1L2, H1_D_valid, E1L4, H1_M_stall);


--H1_M_pipe_flush is std_2s60:inst|cpu:the_cpu|M_pipe_flush at LCFF_X30_Y22_N29
H1_M_pipe_flush = AMPP_FUNCTION(VD1L2, H1L2411, E1L4, H1_M_stall);


--H1L038 is std_2s60:inst|cpu:the_cpu|E_valid~28 at LCCOMB_X29_Y22_N30
H1L038 = AMPP_FUNCTION(!H1_M_pipe_flush, !H1_E_valid_from_D);


--H1_latched_oci_tb_hbreak_req is std_2s60:inst|cpu:the_cpu|latched_oci_tb_hbreak_req at LCFF_X30_Y22_N9
H1_latched_oci_tb_hbreak_req = AMPP_FUNCTION(VD1L2, H1L8702, E1L4);


--FC1_jtag_break is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break at LCFF_X30_Y12_N7
FC1_jtag_break = AMPP_FUNCTION(VD1L2, FC1L2, !D1L3);


--H1_hbreak_enabled is std_2s60:inst|cpu:the_cpu|hbreak_enabled at LCFF_X29_Y18_N11
H1_hbreak_enabled = AMPP_FUNCTION(VD1L2, H1L3491, E1L4, H1L2031);


--H1_wait_for_one_post_bret_inst is std_2s60:inst|cpu:the_cpu|wait_for_one_post_bret_inst at LCFF_X29_Y22_N5
H1_wait_for_one_post_bret_inst = AMPP_FUNCTION(VD1L2, H1L3802, E1L4);


--H1L4491 is std_2s60:inst|cpu:the_cpu|hbreak_req~22 at LCCOMB_X30_Y22_N16
H1L4491 = AMPP_FUNCTION(!H1_latched_oci_tb_hbreak_req, !FC1_jtag_break, !H1_hbreak_enabled, !H1_wait_for_one_post_bret_inst);


--H1_E_iw[16] is std_2s60:inst|cpu:the_cpu|E_iw[16] at LCFF_X30_Y22_N1
H1_E_iw[16] = AMPP_FUNCTION(VD1L2, H1_D_iw[16], E1L4, GND, H1_M_stall);


--H1_E_iw[14] is std_2s60:inst|cpu:the_cpu|E_iw[14] at LCFF_X30_Y22_N21
H1_E_iw[14] = AMPP_FUNCTION(VD1L2, H1_D_iw[14], E1L4, GND, H1_M_stall);


--H1_E_iw[15] is std_2s60:inst|cpu:the_cpu|E_iw[15] at LCFF_X30_Y22_N19
H1_E_iw[15] = AMPP_FUNCTION(VD1L2, H1_D_iw[15], E1L4, GND, H1_M_stall);


--H1_E_iw[13] is std_2s60:inst|cpu:the_cpu|E_iw[13] at LCFF_X30_Y22_N3
H1_E_iw[13] = AMPP_FUNCTION(VD1L2, H1_D_iw[13], E1L4, GND, H1_M_stall);


--H1L934 is std_2s60:inst|cpu:the_cpu|E_hbreak_req~40 at LCCOMB_X30_Y22_N18
H1L934 = AMPP_FUNCTION(!H1_E_iw[13], !H1_M_pipe_flush, !H1_E_iw[15], !H1_E_valid_from_D);


--H1_E_iw[11] is std_2s60:inst|cpu:the_cpu|E_iw[11] at LCFF_X30_Y23_N5
H1_E_iw[11] = AMPP_FUNCTION(VD1L2, H1L654, E1L4, H1_M_stall);


--H1_E_iw[5] is std_2s60:inst|cpu:the_cpu|E_iw[5] at LCFF_X30_Y22_N5
H1_E_iw[5] = AMPP_FUNCTION(VD1L2, H1_D_iw[5], E1L4, GND, H1_M_stall);


--H1_E_iw[4] is std_2s60:inst|cpu:the_cpu|E_iw[4] at LCFF_X27_Y27_N3
H1_E_iw[4] = AMPP_FUNCTION(VD1L2, H1_D_iw[4], E1L4, GND, H1_M_stall);


--H1_E_iw[0] is std_2s60:inst|cpu:the_cpu|E_iw[0] at LCFF_X30_Y22_N15
H1_E_iw[0] = AMPP_FUNCTION(VD1L2, H1_D_iw[0], E1L4, GND, H1_M_stall);


--H1_E_iw[12] is std_2s60:inst|cpu:the_cpu|E_iw[12] at LCFF_X26_Y23_N17
H1_E_iw[12] = AMPP_FUNCTION(VD1L2, H1_D_iw[12], E1L4, GND, H1_M_stall);


--H1_E_iw[1] is std_2s60:inst|cpu:the_cpu|E_iw[1] at LCFF_X27_Y21_N1
H1_E_iw[1] = AMPP_FUNCTION(VD1L2, H1L344, E1L4, H1_M_stall);


--H1_E_iw[3] is std_2s60:inst|cpu:the_cpu|E_iw[3] at LCFF_X26_Y26_N21
H1_E_iw[3] = AMPP_FUNCTION(VD1L2, H1L644, E1L4, H1_M_stall);


--H1_E_iw[2] is std_2s60:inst|cpu:the_cpu|E_iw[2] at LCFF_X26_Y23_N11
H1_E_iw[2] = AMPP_FUNCTION(VD1L2, H1_D_iw[2], E1L4, GND, H1_M_stall);


--H1L015 is std_2s60:inst|cpu:the_cpu|E_op_bret~34 at LCCOMB_X26_Y23_N16
H1L015 = AMPP_FUNCTION(!H1_E_iw[3], !H1_E_iw[1], !H1_E_iw[12], !H1_E_iw[2]);


--H1L115 is std_2s60:inst|cpu:the_cpu|E_op_bret~35 at LCCOMB_X30_Y22_N4
H1L115 = AMPP_FUNCTION(!H1_E_iw[0], !H1_E_iw[4], !H1_E_iw[11], !H1_E_iw[5], !H1L015);


--H1_E_hbreak_req is std_2s60:inst|cpu:the_cpu|E_hbreak_req at LCCOMB_X30_Y22_N0
H1_E_hbreak_req = AMPP_FUNCTION(!H1_E_iw[14], !H1L115, !H1L934, !H1_E_iw[16], !H1L4491);


--H1L2521 is std_2s60:inst|cpu:the_cpu|M_status_reg~12 at LCCOMB_X30_Y22_N22
H1L2521 = AMPP_FUNCTION(!H1L038, !H1_E_hbreak_req, !H1_M_stall);


--H1_E_ctrl_ld is std_2s60:inst|cpu:the_cpu|E_ctrl_ld at LCFF_X29_Y27_N13
H1_E_ctrl_ld = AMPP_FUNCTION(VD1L2, H1L64, E1L4, H1_M_stall);


--H1_d_read_nxt is std_2s60:inst|cpu:the_cpu|d_read_nxt at LCCOMB_X28_Y18_N4
H1_d_read_nxt = AMPP_FUNCTION(!H1_E_ctrl_ld, !J1_cpu_data_master_waitrequest, !H1_d_read, !H1L2521);


--H1_M_mul_shift_rot_result[4] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[4] at LCFF_X28_Y22_N17
H1_M_mul_shift_rot_result[4] = AMPP_FUNCTION(VD1L2, H1L1111, E1L4, GND);


--H1_av_ld_data_aligned_or_div[4] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[4] at LCFF_X28_Y22_N5
H1_av_ld_data_aligned_or_div[4] = AMPP_FUNCTION(VD1L2, H1L6281, E1L4, GND);


--H1L3621 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[4]~294 at LCCOMB_X28_Y22_N4
H1L3621 = AMPP_FUNCTION(!H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done, !H1_M_mul_shift_rot_result[4], !H1_av_ld_data_aligned_or_div[4], !H1L359Q);


--H1_E_src2_prelim[4] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[4] at LCFF_X30_Y25_N13
H1_E_src2_prelim[4] = AMPP_FUNCTION(VD1L2, H1L542, E1L4, H1_M_stall);


--H1L297 is std_2s60:inst|cpu:the_cpu|E_src2_reg[4]~260 at LCCOMB_X29_Y26_N10
H1L297 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[4], !H1L3621);


--H1_E_src1_prelim[4] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[4] at LCFF_X32_Y22_N5
H1_E_src1_prelim[4] = AMPP_FUNCTION(VD1L2, H1L302, E1L4, H1_M_stall);


--H1L675 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[4]~460 at LCCOMB_X28_Y22_N2
H1L675 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1_E_src1_prelim[4], !H1L3621);


--H1_E_src2_imm[4] is std_2s60:inst|cpu:the_cpu|E_src2_imm[4] at LCFF_X30_Y25_N17
H1_E_src2_imm[4] = AMPP_FUNCTION(VD1L2, H1_D_iw[10], E1L4, !H1L14, GND, H1_M_stall);


--H1L8731 is std_2s60:inst|cpu:the_cpu|add~2072 at LCCOMB_X28_Y26_N8
H1L8731 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L297, !H1L675, !H1_E_src2_imm[4], H1L1731);

--H1L9731 is std_2s60:inst|cpu:the_cpu|add~2073 at LCCOMB_X28_Y26_N8
H1L9731 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L297, !H1L675, !H1_E_src2_imm[4], H1L1731);


--H1L2831 is std_2s60:inst|cpu:the_cpu|add~2076 at LCCOMB_X27_Y26_N26
H1L2831 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L297, !H1L675, !H1_E_src2_imm[4], H1L5731);

--H1L3831 is std_2s60:inst|cpu:the_cpu|add~2077 at LCCOMB_X27_Y26_N26
H1L3831 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L297, !H1L675, !H1_E_src2_imm[4], H1L5731);


--H1_E_extra_pc[2] is std_2s60:inst|cpu:the_cpu|E_extra_pc[2] at LCFF_X34_Y19_N25
H1_E_extra_pc[2] = AMPP_FUNCTION(VD1L2, H1L904, H1_D_pc_plus_one[2], E1L4, H1L1, H1_M_stall);


--H1L146 is std_2s60:inst|cpu:the_cpu|E_src2[4]~1614 at LCCOMB_X30_Y25_N16
H1L146 = AMPP_FUNCTION(!H1_E_src2_prelim[4], !H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1_E_src2_imm[4], !H1L4621);


--H1L492 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24468 at LCCOMB_X28_Y21_N30
H1L492 = AMPP_FUNCTION(!H1L675, !H1L146, !H1_E_logic_op[1], !H1_E_logic_op[0]);


--H1L592 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24469 at LCCOMB_X27_Y21_N20
H1L592 = AMPP_FUNCTION(!H1L092, !H1_E_extra_pc[2], !H1L192, !H1L2831, !H1L492);


--H1_E_control_rd_data_without_mmu_regs[4] is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[4] at LCFF_X21_Y19_N11
H1_E_control_rd_data_without_mmu_regs[4] = AMPP_FUNCTION(VD1L2, H1L663, H1_M_ipending_reg[4], E1L4, H1L953, H1L0802, H1_M_stall);


--H1L692 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24470 at LCCOMB_X27_Y21_N10
H1L692 = AMPP_FUNCTION(!H1_E_control_rd_data_without_mmu_regs[4], !H1L392, !H1L8731, !H1L292, !H1L592);


--H1_M_mul_shift_rot_result[5] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[5] at LCFF_X29_Y19_N1
H1_M_mul_shift_rot_result[5] = AMPP_FUNCTION(VD1L2, H1L2111, E1L4, GND);


--H1_av_ld_data_aligned_or_div[5] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[5] at LCFF_X29_Y19_N25
H1_av_ld_data_aligned_or_div[5] = AMPP_FUNCTION(VD1L2, H1L7281, E1L4);


--H1L6621 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[5]~295 at LCCOMB_X29_Y19_N0
H1L6621 = AMPP_FUNCTION(!H1L9001Q, !H1L0981Q, !H1_av_ld_data_aligned_or_div[5], !H1_M_mul_shift_rot_result[5], !H1_M_alu_result[5]);


--H1_E_src2_prelim[5] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[5] at LCFF_X28_Y26_N17
H1_E_src2_prelim[5] = AMPP_FUNCTION(VD1L2, H1L957, E1L4, H1_M_stall);


--H1L397 is std_2s60:inst|cpu:the_cpu|E_src2_reg[5]~261 at LCCOMB_X28_Y26_N28
H1L397 = AMPP_FUNCTION(!H1_E_src2_prelim[5], !H1L7621, !H1_E_src2_hazard_M);


--H1_E_src1_prelim[5] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[5] at LCFF_X30_Y26_N29
H1_E_src1_prelim[5] = AMPP_FUNCTION(VD1L2, H1L402, E1L4, H1_M_stall);


--H1L775 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[5]~461 at LCCOMB_X30_Y26_N26
H1L775 = AMPP_FUNCTION(!H1_E_src1_prelim[5], !H1_E_src1_hazard_M, !H1L6621);


--H1_E_src2_imm[5] is std_2s60:inst|cpu:the_cpu|E_src2_imm[5] at LCFF_X27_Y26_N9
H1_E_src2_imm[5] = AMPP_FUNCTION(VD1L2, H1_D_iw[11], E1L4, !H1L14, GND, H1_M_stall);


--H1L6831 is std_2s60:inst|cpu:the_cpu|add~2080 at LCCOMB_X28_Y26_N10
H1L6831 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L397, !H1_E_src2_imm[5], !H1L775, H1L9731);

--H1L7831 is std_2s60:inst|cpu:the_cpu|add~2081 at LCCOMB_X28_Y26_N10
H1L7831 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L397, !H1_E_src2_imm[5], !H1L775, H1L9731);


--H1L0931 is std_2s60:inst|cpu:the_cpu|add~2084 at LCCOMB_X27_Y26_N28
H1L0931 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L397, !H1_E_src2_imm[5], !H1L775, H1L3831);

--H1L1931 is std_2s60:inst|cpu:the_cpu|add~2085 at LCCOMB_X27_Y26_N28
H1L1931 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L397, !H1_E_src2_imm[5], !H1L775, H1L3831);


--H1L246 is std_2s60:inst|cpu:the_cpu|E_src2[5]~1615 at LCCOMB_X28_Y26_N22
H1L246 = AMPP_FUNCTION(!H1L397, !H1_E_src2_imm[5], !H1_E_ctrl_src2_is_imm);


--H1L792 is std_2s60:inst|cpu:the_cpu|E_alu_result[5]~24471 at LCCOMB_X29_Y24_N24
H1L792 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1L246, !H1_E_logic_op[0], !H1L775);


--H1_E_extra_pc[3] is std_2s60:inst|cpu:the_cpu|E_extra_pc[3] at LCFF_X32_Y20_N23
H1_E_extra_pc[3] = AMPP_FUNCTION(VD1L2, H1L114, H1_D_pc_plus_one[3], E1L4, H1L1, H1_M_stall);


--H1L892 is std_2s60:inst|cpu:the_cpu|E_alu_result[5]~24472 at LCCOMB_X26_Y22_N18
H1L892 = AMPP_FUNCTION(!H1_E_extra_pc[3], !H1L192, !H1L792, !H1L092, !H1L6831, !H1L0931);


--H1L789 is std_2s60:inst|cpu:the_cpu|M_alu_result[23]~191 at LCCOMB_X28_Y19_N24
H1L789 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_cmp, !H1_E_ctrl_rdctl_inst);


--H1_E_ctrl_st is std_2s60:inst|cpu:the_cpu|E_ctrl_st at LCFF_X27_Y19_N29
H1_E_ctrl_st = AMPP_FUNCTION(VD1L2, H1L16, E1L4, H1_M_stall);


--H1_d_write_nxt is std_2s60:inst|cpu:the_cpu|d_write_nxt at LCCOMB_X28_Y17_N30
H1_d_write_nxt = AMPP_FUNCTION(!H1_E_ctrl_st, !FB1L072, !H1L2521);


--H1_M_mul_shift_rot_result[6] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[6] at LCFF_X28_Y22_N21
H1_M_mul_shift_rot_result[6] = AMPP_FUNCTION(VD1L2, H1L3111, E1L4, GND);


--H1_av_ld_data_aligned_or_div[6] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[6] at LCFF_X27_Y22_N29
H1_av_ld_data_aligned_or_div[6] = AMPP_FUNCTION(VD1L2, H1L8381, E1L4);


--H1L9621 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[6]~296 at LCCOMB_X28_Y22_N20
H1L9621 = AMPP_FUNCTION(!H1_M_alu_result[6], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done, !H1_M_mul_shift_rot_result[6], !H1_av_ld_data_aligned_or_div[6]);


--H1_E_src2_prelim[6] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[6] at LCFF_X27_Y26_N1
H1_E_src2_prelim[6] = AMPP_FUNCTION(VD1L2, H1L742, E1L4, H1_M_stall);


--H1L497 is std_2s60:inst|cpu:the_cpu|E_src2_reg[6]~262 at LCCOMB_X27_Y26_N12
H1L497 = AMPP_FUNCTION(!H1_E_src2_prelim[6], !H1_E_src2_hazard_M, !H1L9621);


--H1_E_src1_prelim[6] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[6] at LCFF_X28_Y22_N7
H1_E_src1_prelim[6] = AMPP_FUNCTION(VD1L2, H1L502, E1L4, GND, H1_M_stall);


--H1L875 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[6]~462 at LCCOMB_X28_Y22_N6
H1L875 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1_E_src1_prelim[6], !H1L9621);


--H1_E_src2_imm[6] is std_2s60:inst|cpu:the_cpu|E_src2_imm[6] at LCFF_X28_Y26_N21
H1_E_src2_imm[6] = AMPP_FUNCTION(VD1L2, H1_D_iw[12], E1L4, !H1L14, GND, H1_M_stall);


--H1L4931 is std_2s60:inst|cpu:the_cpu|add~2088 at LCCOMB_X28_Y26_N12
H1L4931 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L497, !H1_E_src2_imm[6], !H1L875, H1L7831);

--H1L5931 is std_2s60:inst|cpu:the_cpu|add~2089 at LCCOMB_X28_Y26_N12
H1L5931 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L497, !H1_E_src2_imm[6], !H1L875, H1L7831);


--H1L8931 is std_2s60:inst|cpu:the_cpu|add~2092 at LCCOMB_X27_Y26_N30
H1L8931 = AMPP_FUNCTION(!H1L497, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[6], !H1L875, H1L1931);

--H1L9931 is std_2s60:inst|cpu:the_cpu|add~2093 at LCCOMB_X27_Y26_N30
H1L9931 = AMPP_FUNCTION(!H1L497, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[6], !H1L875, H1L1931);


--H1_E_extra_pc[4] is std_2s60:inst|cpu:the_cpu|E_extra_pc[4] at LCFF_X32_Y21_N19
H1_E_extra_pc[4] = AMPP_FUNCTION(VD1L2, H1L314, H1_D_pc_plus_one[4], E1L4, H1L1, H1_M_stall);


--H1L346 is std_2s60:inst|cpu:the_cpu|E_src2[6]~1616 at LCCOMB_X32_Y26_N0
H1L346 = AMPP_FUNCTION(!H1_E_src2_prelim[6], !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[6], !H1_E_src2_hazard_M, !H1L9621);


--H1L992 is std_2s60:inst|cpu:the_cpu|E_alu_result[6]~24473 at LCCOMB_X29_Y19_N28
H1L992 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L875, !H1L346);


--H1L003 is std_2s60:inst|cpu:the_cpu|E_alu_result[6]~24474 at LCCOMB_X28_Y19_N18
H1L003 = AMPP_FUNCTION(!H1L192, !H1L092, !H1_E_extra_pc[4], !H1L8931, !H1L992);


--H1_E_control_rd_data_without_mmu_regs[6] is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[6] at LCFF_X21_Y19_N23
H1_E_control_rd_data_without_mmu_regs[6] = AMPP_FUNCTION(VD1L2, H1L863, H1_M_ipending_reg[6], E1L4, H1L953, H1L0802, H1_M_stall);


--H1L103 is std_2s60:inst|cpu:the_cpu|E_alu_result[6]~24475 at LCCOMB_X27_Y19_N18
H1L103 = AMPP_FUNCTION(!H1_E_control_rd_data_without_mmu_regs[6], !H1L392, !H1L292, !H1L4931, !H1L003);


--H1_M_mul_shift_rot_result[7] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[7] at LCFF_X28_Y22_N15
H1_M_mul_shift_rot_result[7] = AMPP_FUNCTION(VD1L2, H1L4111, E1L4, GND);


--H1_av_ld_data_aligned_or_div[7] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[7] at LCFF_X28_Y22_N11
H1_av_ld_data_aligned_or_div[7] = AMPP_FUNCTION(VD1L2, H1L9281, E1L4, GND);


--H1L0721 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[7]~297 at LCCOMB_X28_Y22_N14
H1L0721 = AMPP_FUNCTION(!H1_M_ctrl_mul_shift_rot, !H1_M_alu_result[7], !H1_av_ld_or_div_done, !H1_M_mul_shift_rot_result[7], !H1_av_ld_data_aligned_or_div[7]);


--H1_E_src2_prelim[7] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[7] at LCFF_X32_Y23_N11
H1_E_src2_prelim[7] = AMPP_FUNCTION(VD1L2, H1L842, E1L4, H1_M_stall);


--H1L597 is std_2s60:inst|cpu:the_cpu|E_src2_reg[7]~263 at LCCOMB_X30_Y26_N0
H1L597 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[7], !H1L0721);


--H1_E_src1_prelim[7] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[7] at LCFF_X32_Y23_N31
H1_E_src1_prelim[7] = AMPP_FUNCTION(VD1L2, H1L602, E1L4, H1_M_stall);


--H1L975 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[7]~463 at LCCOMB_X32_Y23_N16
H1L975 = AMPP_FUNCTION(!H1_E_src1_prelim[7], !H1_E_src1_hazard_M, !H1L0721);


--H1_E_src2_imm[7] is std_2s60:inst|cpu:the_cpu|E_src2_imm[7] at LCFF_X29_Y26_N9
H1_E_src2_imm[7] = AMPP_FUNCTION(VD1L2, H1_D_iw[13], E1L4, !H1L14, GND, H1_M_stall);


--H1L2041 is std_2s60:inst|cpu:the_cpu|add~2096 at LCCOMB_X28_Y26_N14
H1L2041 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[7], !H1L597, !H1L975, H1L5931);

--H1L3041 is std_2s60:inst|cpu:the_cpu|add~2097 at LCCOMB_X28_Y26_N14
H1L3041 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[7], !H1L597, !H1L975, H1L5931);


--H1L6041 is std_2s60:inst|cpu:the_cpu|add~2100 at LCCOMB_X27_Y25_N16
H1L6041 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L597, !H1_E_src2_imm[7], !H1L975, H1L9931);

--H1L7041 is std_2s60:inst|cpu:the_cpu|add~2101 at LCCOMB_X27_Y25_N16
H1L7041 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L597, !H1_E_src2_imm[7], !H1L975, H1L9931);


--H1L446 is std_2s60:inst|cpu:the_cpu|E_src2[7]~1617 at LCCOMB_X29_Y26_N8
H1L446 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[7], !H1L597);


--H1L203 is std_2s60:inst|cpu:the_cpu|E_alu_result[7]~24476 at LCCOMB_X29_Y22_N10
H1L203 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L446, !H1L975);


--H1_E_extra_pc[5] is std_2s60:inst|cpu:the_cpu|E_extra_pc[5] at LCFF_X34_Y19_N17
H1_E_extra_pc[5] = AMPP_FUNCTION(VD1L2, H1L514, H1_D_pc_plus_one[5], E1L4, H1L1, H1_M_stall);


--H1L303 is std_2s60:inst|cpu:the_cpu|E_alu_result[7]~24477 at LCCOMB_X26_Y22_N6
H1L303 = AMPP_FUNCTION(!H1L203, !H1_E_extra_pc[5], !H1L192, !H1L092, !H1L6041, !H1L2041);


--H1_M_mul_shift_rot_result[11] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[11] at LCFF_X28_Y25_N21
H1_M_mul_shift_rot_result[11] = AMPP_FUNCTION(VD1L2, H1L8111, E1L4, GND);


--H1_av_ld_data_aligned_or_div[11] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[11] at LCFF_X27_Y22_N25
H1_av_ld_data_aligned_or_div[11] = AMPP_FUNCTION(VD1L2, H1L7481, H1L6181, E1L4, H1_M_mem8);


--H1L4721 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[11]~298 at LCCOMB_X28_Y25_N20
H1L4721 = AMPP_FUNCTION(!H1_M_ctrl_mul_shift_rot, !H1_av_ld_data_aligned_or_div[11], !H1_av_ld_or_div_done, !H1_M_mul_shift_rot_result[11], !H1_M_alu_result[11]);


--H1_E_src2_prelim[11] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[11] at LCFF_X26_Y25_N5
H1_E_src2_prelim[11] = AMPP_FUNCTION(VD1L2, H1L252, E1L4, H1_M_stall);


--H1L997 is std_2s60:inst|cpu:the_cpu|E_src2_reg[11]~264 at LCCOMB_X28_Y25_N24
H1L997 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[11], !H1L4721);


--H1_E_src1_prelim[11] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[11] at LCFF_X26_Y25_N19
H1_E_src1_prelim[11] = AMPP_FUNCTION(VD1L2, H1L012, E1L4, H1_M_stall);


--H1L385 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[11]~464 at LCCOMB_X28_Y25_N30
H1L385 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1_E_src1_prelim[11], !H1L4721);


--H1_E_src2_imm[11] is std_2s60:inst|cpu:the_cpu|E_src2_imm[11] at LCFF_X30_Y25_N29
H1_E_src2_imm[11] = AMPP_FUNCTION(VD1L2, H1_D_iw[17], E1L4, !H1L14, GND, H1_M_stall);


--H1_M_mul_shift_rot_result[10] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[10] at LCFF_X29_Y22_N21
H1_M_mul_shift_rot_result[10] = AMPP_FUNCTION(VD1L2, H1L1801, E1L4);


--H1_av_ld_data_aligned_or_div[10] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[10] at LCFF_X27_Y22_N31
H1_av_ld_data_aligned_or_div[10] = AMPP_FUNCTION(VD1L2, H1L5481, H1L5181, E1L4, H1_M_mem8);


--H1L3721 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[10]~299 at LCCOMB_X28_Y22_N0
H1L3721 = AMPP_FUNCTION(!H1_M_ctrl_mul_shift_rot, !H1_M_alu_result[10], !H1_M_mul_shift_rot_result[10], !H1_av_ld_or_div_done, !H1_av_ld_data_aligned_or_div[10]);


--H1_E_src2_prelim[10] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[10] at LCFF_X26_Y25_N21
H1_E_src2_prelim[10] = AMPP_FUNCTION(VD1L2, H1L152, E1L4, H1_M_stall);


--H1L897 is std_2s60:inst|cpu:the_cpu|E_src2_reg[10]~265 at LCCOMB_X28_Y25_N28
H1L897 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[10], !H1L3721);


--H1_E_src1_prelim[10] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[10] at LCFF_X26_Y25_N23
H1_E_src1_prelim[10] = AMPP_FUNCTION(VD1L2, H1L902, E1L4, H1_M_stall);


--H1L285 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[10]~465 at LCCOMB_X28_Y25_N26
H1L285 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1_E_src1_prelim[10], !H1L3721);


--H1_E_src2_imm[10] is std_2s60:inst|cpu:the_cpu|E_src2_imm[10] at LCFF_X30_Y25_N21
H1_E_src2_imm[10] = AMPP_FUNCTION(VD1L2, H1_D_iw[16], E1L4, !H1L14, GND, H1_M_stall);


--H1_M_mul_shift_rot_result[9] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[9] at LCFF_X28_Y22_N25
H1_M_mul_shift_rot_result[9] = AMPP_FUNCTION(VD1L2, H1L6111, E1L4, GND);


--H1_av_ld_data_aligned_or_div[9] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[9] at LCFF_X27_Y22_N21
H1_av_ld_data_aligned_or_div[9] = AMPP_FUNCTION(VD1L2, H1L3481, H1L4181, E1L4, H1_M_mem8);


--H1L2721 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[9]~300 at LCCOMB_X28_Y22_N24
H1L2721 = AMPP_FUNCTION(!H1_M_ctrl_mul_shift_rot, !H1_M_alu_result[9], !H1_av_ld_or_div_done, !H1_M_mul_shift_rot_result[9], !H1_av_ld_data_aligned_or_div[9]);


--H1_E_src2_prelim[9] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[9] at LCFF_X26_Y25_N29
H1_E_src2_prelim[9] = AMPP_FUNCTION(VD1L2, H1L052, E1L4, H1_M_stall);


--H1L797 is std_2s60:inst|cpu:the_cpu|E_src2_reg[9]~266 at LCCOMB_X27_Y25_N2
H1L797 = AMPP_FUNCTION(!H1_E_src2_prelim[9], !H1_E_src2_hazard_M, !H1L2721);


--H1_E_src1_prelim[9] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[9] at LCFF_X26_Y25_N17
H1_E_src1_prelim[9] = AMPP_FUNCTION(VD1L2, H1L802, E1L4, H1_M_stall);


--H1L185 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[9]~466 at LCCOMB_X27_Y25_N10
H1L185 = AMPP_FUNCTION(!H1L2721, !H1_E_src1_hazard_M, !H1_E_src1_prelim[9]);


--H1_E_src2_imm[9] is std_2s60:inst|cpu:the_cpu|E_src2_imm[9] at LCFF_X25_Y25_N25
H1_E_src2_imm[9] = AMPP_FUNCTION(VD1L2, H1_D_iw[15], E1L4, !H1L14, GND, H1_M_stall);


--H1_M_mul_shift_rot_result[8] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[8] at LCFF_X27_Y25_N5
H1_M_mul_shift_rot_result[8] = AMPP_FUNCTION(VD1L2, H1L5111, E1L4, GND);


--H1_av_ld_data_aligned_or_div[8] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[8] at LCFF_X27_Y22_N15
H1_av_ld_data_aligned_or_div[8] = AMPP_FUNCTION(VD1L2, H1L1481, H1L3181, E1L4, H1_M_mem8);


--H1L1721 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[8]~301 at LCCOMB_X27_Y25_N4
H1L1721 = AMPP_FUNCTION(!H1_M_alu_result[8], !H1_av_ld_data_aligned_or_div[8], !H1_av_ld_or_div_done, !H1_M_mul_shift_rot_result[8], !H1_M_ctrl_mul_shift_rot);


--H1_E_src2_prelim[8] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[8] at LCFF_X26_Y25_N25
H1_E_src2_prelim[8] = AMPP_FUNCTION(VD1L2, H1L942, E1L4, H1_M_stall);


--H1L697 is std_2s60:inst|cpu:the_cpu|E_src2_reg[8]~267 at LCCOMB_X27_Y25_N8
H1L697 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[8], !H1L1721);


--H1_E_src1_prelim[8] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[8] at LCFF_X26_Y25_N1
H1_E_src1_prelim[8] = AMPP_FUNCTION(VD1L2, H1L702, E1L4, H1_M_stall);


--H1L085 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[8]~467 at LCCOMB_X27_Y25_N0
H1L085 = AMPP_FUNCTION(!H1_E_src1_prelim[8], !H1_E_src1_hazard_M, !H1L1721);


--H1_E_src2_imm[8] is std_2s60:inst|cpu:the_cpu|E_src2_imm[8] at LCFF_X30_Y25_N27
H1_E_src2_imm[8] = AMPP_FUNCTION(VD1L2, H1_D_iw[14], E1L4, !H1L14, GND, H1_M_stall);


--H1L0141 is std_2s60:inst|cpu:the_cpu|add~2104 at LCCOMB_X28_Y25_N0
H1L0141 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L697, !H1_E_src2_imm[8], !H1L085, H1L3041);

--H1L1141 is std_2s60:inst|cpu:the_cpu|add~2105 at LCCOMB_X28_Y25_N0
H1L1141 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L697, !H1_E_src2_imm[8], !H1L085, H1L3041);


--H1L4141 is std_2s60:inst|cpu:the_cpu|add~2108 at LCCOMB_X28_Y25_N2
H1L4141 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L797, !H1L185, !H1_E_src2_imm[9], H1L1141);

--H1L5141 is std_2s60:inst|cpu:the_cpu|add~2109 at LCCOMB_X28_Y25_N2
H1L5141 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L797, !H1L185, !H1_E_src2_imm[9], H1L1141);


--H1L8141 is std_2s60:inst|cpu:the_cpu|add~2112 at LCCOMB_X28_Y25_N4
H1L8141 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L897, !H1_E_src2_imm[10], !H1L285, H1L5141);

--H1L9141 is std_2s60:inst|cpu:the_cpu|add~2113 at LCCOMB_X28_Y25_N4
H1L9141 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L897, !H1_E_src2_imm[10], !H1L285, H1L5141);


--H1L2241 is std_2s60:inst|cpu:the_cpu|add~2116 at LCCOMB_X28_Y25_N6
H1L2241 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L997, !H1L385, !H1_E_src2_imm[11], H1L9141);

--H1L3241 is std_2s60:inst|cpu:the_cpu|add~2117 at LCCOMB_X28_Y25_N6
H1L3241 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L997, !H1L385, !H1_E_src2_imm[11], H1L9141);


--H1L6241 is std_2s60:inst|cpu:the_cpu|add~2120 at LCCOMB_X27_Y25_N18
H1L6241 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L697, !H1_E_src2_imm[8], !H1L085, H1L7041);

--H1L7241 is std_2s60:inst|cpu:the_cpu|add~2121 at LCCOMB_X27_Y25_N18
H1L7241 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L697, !H1_E_src2_imm[8], !H1L085, H1L7041);


--H1L0341 is std_2s60:inst|cpu:the_cpu|add~2124 at LCCOMB_X27_Y25_N20
H1L0341 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L797, !H1_E_src2_imm[9], !H1L185, H1L7241);

--H1L1341 is std_2s60:inst|cpu:the_cpu|add~2125 at LCCOMB_X27_Y25_N20
H1L1341 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L797, !H1_E_src2_imm[9], !H1L185, H1L7241);


--H1L4341 is std_2s60:inst|cpu:the_cpu|add~2128 at LCCOMB_X27_Y25_N22
H1L4341 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L897, !H1_E_src2_imm[10], !H1L285, H1L1341);

--H1L5341 is std_2s60:inst|cpu:the_cpu|add~2129 at LCCOMB_X27_Y25_N22
H1L5341 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L897, !H1_E_src2_imm[10], !H1L285, H1L1341);


--H1L8341 is std_2s60:inst|cpu:the_cpu|add~2132 at LCCOMB_X27_Y25_N24
H1L8341 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L997, !H1_E_src2_imm[11], !H1L385, H1L5341);

--H1L9341 is std_2s60:inst|cpu:the_cpu|add~2133 at LCCOMB_X27_Y25_N24
H1L9341 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L997, !H1_E_src2_imm[11], !H1L385, H1L5341);


--H1L846 is std_2s60:inst|cpu:the_cpu|E_src2[11]~1618 at LCCOMB_X30_Y25_N28
H1L846 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[11], !H1L997);


--H1L013 is std_2s60:inst|cpu:the_cpu|E_alu_result[11]~24478 at LCCOMB_X28_Y21_N8
H1L013 = AMPP_FUNCTION(!H1L385, !H1_E_logic_op[1], !H1_E_logic_op[0], !H1L846);


--H1_E_extra_pc[9] is std_2s60:inst|cpu:the_cpu|E_extra_pc[9] at LCFF_X34_Y19_N29
H1_E_extra_pc[9] = AMPP_FUNCTION(VD1L2, H1L324, H1_D_pc_plus_one[9], E1L4, H1L1, H1_M_stall);


--H1L113 is std_2s60:inst|cpu:the_cpu|E_alu_result[11]~24479 at LCCOMB_X26_Y22_N22
H1L113 = AMPP_FUNCTION(!H1L092, !H1_E_extra_pc[9], !H1L192, !H1L8341, !H1L2241, !H1L013);


--H1L646 is std_2s60:inst|cpu:the_cpu|E_src2[9]~1619 at LCCOMB_X28_Y25_N16
H1L646 = AMPP_FUNCTION(!H1_E_src2_imm[9], !H1_E_ctrl_src2_is_imm, !H1L797);


--H1L603 is std_2s60:inst|cpu:the_cpu|E_alu_result[9]~24480 at LCCOMB_X27_Y21_N4
H1L603 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1L185, !H1_E_logic_op[0], !H1L646);


--H1_E_extra_pc[7] is std_2s60:inst|cpu:the_cpu|E_extra_pc[7] at LCFF_X32_Y21_N29
H1_E_extra_pc[7] = AMPP_FUNCTION(VD1L2, H1L914, H1_D_pc_plus_one[7], E1L4, H1L1, H1_M_stall);


--H1L703 is std_2s60:inst|cpu:the_cpu|E_alu_result[9]~24481 at LCCOMB_X26_Y22_N14
H1L703 = AMPP_FUNCTION(!H1L092, !H1L192, !H1L4141, !H1L603, !H1L0341, !H1_E_extra_pc[7]);


--H1L746 is std_2s60:inst|cpu:the_cpu|E_src2[10]~1620 at LCCOMB_X30_Y25_N20
H1L746 = AMPP_FUNCTION(!H1_E_src2_prelim[10], !H1_E_src2_hazard_M, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[10], !H1L3721);


--H1L803 is std_2s60:inst|cpu:the_cpu|E_alu_result[10]~24482 at LCCOMB_X29_Y19_N10
H1L803 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L285, !H1L746);


--H1_E_extra_pc[8] is std_2s60:inst|cpu:the_cpu|E_extra_pc[8] at LCFF_X32_Y20_N27
H1_E_extra_pc[8] = AMPP_FUNCTION(VD1L2, H1L124, H1_D_pc_plus_one[8], E1L4, H1L1, H1_M_stall);


--H1L903 is std_2s60:inst|cpu:the_cpu|E_alu_result[10]~24483 at LCCOMB_X26_Y22_N2
H1L903 = AMPP_FUNCTION(!H1L803, !H1_E_extra_pc[8], !H1L192, !H1L092, !H1L4341, !H1L8141);


--H1L546 is std_2s60:inst|cpu:the_cpu|E_src2[8]~1621 at LCCOMB_X27_Y25_N14
H1L546 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[8], !H1_E_src2_imm[8], !H1_E_ctrl_src2_is_imm, !H1L1721);


--H1L403 is std_2s60:inst|cpu:the_cpu|E_alu_result[8]~24484 at LCCOMB_X25_Y22_N2
H1L403 = AMPP_FUNCTION(!H1_E_logic_op[0], !H1L085, !H1L546, !H1_E_logic_op[1]);


--H1_E_extra_pc[6] is std_2s60:inst|cpu:the_cpu|E_extra_pc[6] at LCFF_X32_Y20_N25
H1_E_extra_pc[6] = AMPP_FUNCTION(VD1L2, H1L714, H1_D_pc_plus_one[6], E1L4, H1L1, H1_M_stall);


--H1L503 is std_2s60:inst|cpu:the_cpu|E_alu_result[8]~24485 at LCCOMB_X26_Y22_N10
H1L503 = AMPP_FUNCTION(!H1L092, !H1_E_extra_pc[6], !H1L192, !H1L6241, !H1L0141, !H1L403);


--H1_M_mul_shift_rot_result[16] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[16] at LCFF_X29_Y24_N31
H1_M_mul_shift_rot_result[16] = AMPP_FUNCTION(VD1L2, H1L3211, E1L4, GND);


--H1_av_ld_data_aligned_or_div[16] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[16] at LCFF_X28_Y21_N3
H1_av_ld_data_aligned_or_div[16] = AMPP_FUNCTION(VD1L2, H1L9081, H1_d_readdata_d1[16], E1L4, H1_M_iw[4]);


--H1L9721 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[16]~302 at LCCOMB_X28_Y24_N28
H1L9721 = AMPP_FUNCTION(!H1_av_ld_data_aligned_or_div[16], !H1_M_mul_shift_rot_result[16], !H1_av_ld_or_div_done, !H1_M_alu_result[16], !H1_M_ctrl_mul_shift_rot);


--H1_E_src2_prelim[16] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[16] at LCFF_X32_Y24_N19
H1_E_src2_prelim[16] = AMPP_FUNCTION(VD1L2, H1L752, E1L4, H1_M_stall);


--H1L408 is std_2s60:inst|cpu:the_cpu|E_src2_reg[16]~268 at LCCOMB_X28_Y24_N22
H1L408 = AMPP_FUNCTION(!H1L9721, !H1_E_src2_hazard_M, !H1_E_src2_prelim[16]);


--H1_E_src1_prelim[16] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[16] at LCFF_X26_Y25_N9
H1_E_src1_prelim[16] = AMPP_FUNCTION(VD1L2, H1L512, E1L4, H1_M_stall);


--H1L885 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[16]~468 at LCCOMB_X28_Y24_N18
H1L885 = AMPP_FUNCTION(!H1_E_src1_prelim[16], !H1L9721, !H1_E_src1_hazard_M);


--H1_E_src2_imm[16] is std_2s60:inst|cpu:the_cpu|E_src2_imm[16] at LCFF_X26_Y24_N1
H1_E_src2_imm[16] = AMPP_FUNCTION(VD1L2, H1L786, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[15] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[15] at LCFF_X27_Y24_N5
H1_M_mul_shift_rot_result[15] = AMPP_FUNCTION(VD1L2, H1L7801, E1L4);


--H1_av_ld_data_aligned_or_div[15] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[15] at LCFF_X27_Y22_N19
H1_av_ld_data_aligned_or_div[15] = AMPP_FUNCTION(VD1L2, H1L5581, H1L0281, E1L4, H1_M_mem8);


--H1L8721 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[15]~303 at LCCOMB_X27_Y24_N6
H1L8721 = AMPP_FUNCTION(!H1_av_ld_or_div_done, !H1_M_mul_shift_rot_result[15], !H1_av_ld_data_aligned_or_div[15], !H1_M_alu_result[15], !H1_M_ctrl_mul_shift_rot);


--H1_E_src2_prelim[15] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[15] at LCFF_X27_Y24_N3
H1_E_src2_prelim[15] = AMPP_FUNCTION(VD1L2, H1L177, E1L4, H1_M_stall);


--H1L308 is std_2s60:inst|cpu:the_cpu|E_src2_reg[15]~269 at LCCOMB_X27_Y24_N10
H1L308 = AMPP_FUNCTION(!H1_E_src2_prelim[15], !H1L8721, !H1_E_src2_hazard_M);


--H1_E_src1_prelim[15] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[15] at LCFF_X32_Y24_N31
H1_E_src1_prelim[15] = AMPP_FUNCTION(VD1L2, H1L412, E1L4, H1_M_stall);


--H1L785 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[15]~469 at LCCOMB_X27_Y24_N12
H1L785 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L8721, !H1_E_src1_prelim[15]);


--H1_E_src2_imm[15] is std_2s60:inst|cpu:the_cpu|E_src2_imm[15] at LCFF_X27_Y24_N1
H1_E_src2_imm[15] = AMPP_FUNCTION(VD1L2, H1_D_iw[21], E1L4, !H1L14, GND, H1_M_stall);


--H1_M_mul_shift_rot_result[14] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[14] at LCFF_X33_Y25_N23
H1_M_mul_shift_rot_result[14] = AMPP_FUNCTION(VD1L2, H1L1211, E1L4);


--H1_av_ld_data_aligned_or_div[14] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[14] at LCFF_X34_Y25_N17
H1_av_ld_data_aligned_or_div[14] = AMPP_FUNCTION(VD1L2, H1L3581, H1L9181, E1L4, H1_M_mem8);


--H1L7721 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[14]~304 at LCCOMB_X33_Y25_N10
H1L7721 = AMPP_FUNCTION(!H1_av_ld_data_aligned_or_div[14], !H1_M_mul_shift_rot_result[14], !H1_av_ld_or_div_done, !H1_M_ctrl_mul_shift_rot, !H1_M_alu_result[14]);


--H1_E_src2_prelim[14] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[14] at LCFF_X32_Y25_N19
H1_E_src2_prelim[14] = AMPP_FUNCTION(VD1L2, H1L552, E1L4, H1_M_stall);


--H1L208 is std_2s60:inst|cpu:the_cpu|E_src2_reg[14]~270 at LCCOMB_X32_Y25_N30
H1L208 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[14], !H1L7721);


--H1_E_src1_prelim[14] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[14] at LCFF_X32_Y25_N1
H1_E_src1_prelim[14] = AMPP_FUNCTION(VD1L2, H1L312, E1L4, H1_M_stall);


--H1L685 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[14]~470 at LCCOMB_X33_Y25_N20
H1L685 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1_E_src1_prelim[14], !H1L7721);


--H1_E_src2_imm[14] is std_2s60:inst|cpu:the_cpu|E_src2_imm[14] at LCFF_X33_Y25_N1
H1_E_src2_imm[14] = AMPP_FUNCTION(VD1L2, H1_D_iw[20], E1L4, !H1L14, GND, H1_M_stall);


--H1_M_mul_shift_rot_result[13] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[13] at LCFF_X28_Y22_N23
H1_M_mul_shift_rot_result[13] = AMPP_FUNCTION(VD1L2, H1L0211, E1L4, GND);


--H1_av_ld_data_aligned_or_div[13] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[13] at LCFF_X27_Y22_N5
H1_av_ld_data_aligned_or_div[13] = AMPP_FUNCTION(VD1L2, H1L1581, H1L8181, E1L4, H1_M_mem8);


--H1L6721 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~305 at LCCOMB_X28_Y22_N28
H1L6721 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[13], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done, !H1_M_alu_result[13], !H1_av_ld_data_aligned_or_div[13]);


--H1_E_src2_prelim[13] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[13] at LCFF_X29_Y22_N15
H1_E_src2_prelim[13] = AMPP_FUNCTION(VD1L2, H1L867, E1L4, H1_M_stall);


--H1L108 is std_2s60:inst|cpu:the_cpu|E_src2_reg[13]~271 at LCCOMB_X29_Y22_N18
H1L108 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[13], !H1L6721);


--H1_E_src1_prelim[13] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[13] at LCFF_X28_Y27_N5
H1_E_src1_prelim[13] = AMPP_FUNCTION(VD1L2, H1L212, E1L4, H1_M_stall);


--H1L585 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[13]~471 at LCCOMB_X29_Y22_N2
H1L585 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L6721, !H1_E_src1_prelim[13]);


--H1_E_src2_imm[13] is std_2s60:inst|cpu:the_cpu|E_src2_imm[13] at LCFF_X29_Y22_N27
H1_E_src2_imm[13] = AMPP_FUNCTION(VD1L2, H1_D_iw[19], E1L4, !H1L14, GND, H1_M_stall);


--H1_M_mul_shift_rot_result[12] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[12] at LCFF_X32_Y25_N29
H1_M_mul_shift_rot_result[12] = AMPP_FUNCTION(VD1L2, H1L9111, E1L4);


--H1_av_ld_data_aligned_or_div[12] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[12] at LCFF_X34_Y25_N13
H1_av_ld_data_aligned_or_div[12] = AMPP_FUNCTION(VD1L2, H1L9481, H1L7181, E1L4, H1_M_mem8);


--H1L5721 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[12]~306 at LCCOMB_X32_Y25_N10
H1L5721 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[12], !H1_M_alu_result[12], !H1_av_ld_data_aligned_or_div[12], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[12] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[12] at LCFF_X32_Y25_N17
H1_E_src2_prelim[12] = AMPP_FUNCTION(VD1L2, H1L352, E1L4, H1_M_stall);


--H1L008 is std_2s60:inst|cpu:the_cpu|E_src2_reg[12]~272 at LCCOMB_X28_Y25_N18
H1L008 = AMPP_FUNCTION(!H1_E_src2_prelim[12], !H1_E_src2_hazard_M, !H1L5721);


--H1_E_src1_prelim[12] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[12] at LCFF_X32_Y25_N21
H1_E_src1_prelim[12] = AMPP_FUNCTION(VD1L2, H1L112, E1L4, H1_M_stall);


--H1L485 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[12]~472 at LCCOMB_X28_Y25_N22
H1L485 = AMPP_FUNCTION(!H1_E_src1_prelim[12], !H1_E_src1_hazard_M, !H1L5721);


--H1_E_src2_imm[12] is std_2s60:inst|cpu:the_cpu|E_src2_imm[12] at LCFF_X32_Y25_N7
H1_E_src2_imm[12] = AMPP_FUNCTION(VD1L2, H1_D_iw[18], E1L4, !H1L14, GND, H1_M_stall);


--H1L2441 is std_2s60:inst|cpu:the_cpu|add~2136 at LCCOMB_X28_Y25_N8
H1L2441 = AMPP_FUNCTION(!H1L008, !H1_E_ctrl_src2_is_imm, !H1L485, !H1_E_src2_imm[12], H1L3241);

--H1L3441 is std_2s60:inst|cpu:the_cpu|add~2137 at LCCOMB_X28_Y25_N8
H1L3441 = AMPP_FUNCTION(!H1L008, !H1_E_ctrl_src2_is_imm, !H1L485, !H1_E_src2_imm[12], H1L3241);


--H1L6441 is std_2s60:inst|cpu:the_cpu|add~2140 at LCCOMB_X28_Y25_N10
H1L6441 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L108, !H1_E_src2_imm[13], !H1L585, H1L3441);

--H1L7441 is std_2s60:inst|cpu:the_cpu|add~2141 at LCCOMB_X28_Y25_N10
H1L7441 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L108, !H1_E_src2_imm[13], !H1L585, H1L3441);


--H1L0541 is std_2s60:inst|cpu:the_cpu|add~2144 at LCCOMB_X28_Y25_N12
H1L0541 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L208, !H1_E_src2_imm[14], !H1L685, H1L7441);

--H1L1541 is std_2s60:inst|cpu:the_cpu|add~2145 at LCCOMB_X28_Y25_N12
H1L1541 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L208, !H1_E_src2_imm[14], !H1L685, H1L7441);


--H1L4541 is std_2s60:inst|cpu:the_cpu|add~2148 at LCCOMB_X28_Y25_N14
H1L4541 = AMPP_FUNCTION(!H1L308, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[15], !H1L785, H1L1541);

--H1L5541 is std_2s60:inst|cpu:the_cpu|add~2149 at LCCOMB_X28_Y25_N14
H1L5541 = AMPP_FUNCTION(!H1L308, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[15], !H1L785, H1L1541);


--H1L8541 is std_2s60:inst|cpu:the_cpu|add~2152 at LCCOMB_X28_Y24_N0
H1L8541 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L408, !H1L885, !H1_E_src2_imm[16], H1L5541);

--H1L9541 is std_2s60:inst|cpu:the_cpu|add~2153 at LCCOMB_X28_Y24_N0
H1L9541 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L408, !H1L885, !H1_E_src2_imm[16], H1L5541);


--H1L2641 is std_2s60:inst|cpu:the_cpu|add~2156 at LCCOMB_X27_Y25_N26
H1L2641 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L008, !H1L485, !H1_E_src2_imm[12], H1L9341);

--H1L3641 is std_2s60:inst|cpu:the_cpu|add~2157 at LCCOMB_X27_Y25_N26
H1L3641 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L008, !H1L485, !H1_E_src2_imm[12], H1L9341);


--H1L6641 is std_2s60:inst|cpu:the_cpu|add~2160 at LCCOMB_X27_Y25_N28
H1L6641 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L108, !H1_E_src2_imm[13], !H1L585, H1L3641);

--H1L7641 is std_2s60:inst|cpu:the_cpu|add~2161 at LCCOMB_X27_Y25_N28
H1L7641 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L108, !H1_E_src2_imm[13], !H1L585, H1L3641);


--H1L0741 is std_2s60:inst|cpu:the_cpu|add~2164 at LCCOMB_X27_Y25_N30
H1L0741 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L208, !H1_E_src2_imm[14], !H1L685, H1L7641);

--H1L1741 is std_2s60:inst|cpu:the_cpu|add~2165 at LCCOMB_X27_Y25_N30
H1L1741 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L208, !H1_E_src2_imm[14], !H1L685, H1L7641);


--H1L4741 is std_2s60:inst|cpu:the_cpu|add~2168 at LCCOMB_X27_Y24_N16
H1L4741 = AMPP_FUNCTION(!H1L308, !H1_E_ctrl_src2_is_imm, !H1L785, !H1_E_src2_imm[15], H1L1741);

--H1L5741 is std_2s60:inst|cpu:the_cpu|add~2169 at LCCOMB_X27_Y24_N16
H1L5741 = AMPP_FUNCTION(!H1L308, !H1_E_ctrl_src2_is_imm, !H1L785, !H1_E_src2_imm[15], H1L1741);


--H1L8741 is std_2s60:inst|cpu:the_cpu|add~2172 at LCCOMB_X27_Y24_N18
H1L8741 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L408, !H1_E_src2_imm[16], !H1L885, H1L5741);

--H1L9741 is std_2s60:inst|cpu:the_cpu|add~2173 at LCCOMB_X27_Y24_N18
H1L9741 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L408, !H1_E_src2_imm[16], !H1L885, H1L5741);


--H1L356 is std_2s60:inst|cpu:the_cpu|E_src2[16]~1622 at LCCOMB_X28_Y24_N26
H1L356 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_imm[16], !H1L9721, !H1_E_ctrl_src2_is_imm, !H1_E_src2_prelim[16]);


--H1L023 is std_2s60:inst|cpu:the_cpu|E_alu_result[16]~24486 at LCCOMB_X25_Y24_N14
H1L023 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L356, !H1L885);


--H1_E_extra_pc[14] is std_2s60:inst|cpu:the_cpu|E_extra_pc[14] at LCFF_X33_Y18_N11
H1_E_extra_pc[14] = AMPP_FUNCTION(VD1L2, H1L0361, H1_D_pc_plus_one[14], E1L4, H1L1, H1_M_stall);


--H1L123 is std_2s60:inst|cpu:the_cpu|E_alu_result[16]~24487 at LCCOMB_X26_Y18_N18
H1L123 = AMPP_FUNCTION(!H1_E_extra_pc[14], !H1L192, !H1L092, !H1L023, !H1L8541, !H1L8741);


--H1L156 is std_2s60:inst|cpu:the_cpu|E_src2[14]~1623 at LCCOMB_X33_Y25_N0
H1L156 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1_E_src2_prelim[14], !H1_E_src2_imm[14], !H1L7721);


--H1L613 is std_2s60:inst|cpu:the_cpu|E_alu_result[14]~24488 at LCCOMB_X32_Y21_N26
H1L613 = AMPP_FUNCTION(!H1L685, !H1_E_logic_op[1], !H1_E_logic_op[0], !H1L156);


--H1_E_extra_pc[12] is std_2s60:inst|cpu:the_cpu|E_extra_pc[12] at LCFF_X33_Y18_N7
H1_E_extra_pc[12] = AMPP_FUNCTION(VD1L2, H1L2261, H1_D_pc_plus_one[12], E1L4, H1L1, H1_M_stall);


--H1L713 is std_2s60:inst|cpu:the_cpu|E_alu_result[14]~24489 at LCCOMB_X34_Y20_N6
H1L713 = AMPP_FUNCTION(!H1_E_extra_pc[12], !H1L613, !H1L192, !H1L092, !H1L0541, !H1L0741);


--H1L256 is std_2s60:inst|cpu:the_cpu|E_src2[15]~1624 at LCCOMB_X27_Y24_N0
H1L256 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[15], !H1L308);


--H1L813 is std_2s60:inst|cpu:the_cpu|E_alu_result[15]~24490 at LCCOMB_X30_Y22_N12
H1L813 = AMPP_FUNCTION(!H1L256, !H1_E_logic_op[0], !H1_E_logic_op[1], !H1L785);


--H1_E_extra_pc[13] is std_2s60:inst|cpu:the_cpu|E_extra_pc[13] at LCFF_X33_Y18_N9
H1_E_extra_pc[13] = AMPP_FUNCTION(VD1L2, H1L6261, H1_D_pc_plus_one[13], E1L4, H1L1, H1_M_stall);


--H1L913 is std_2s60:inst|cpu:the_cpu|E_alu_result[15]~24491 at LCCOMB_X33_Y24_N8
H1L913 = AMPP_FUNCTION(!H1_E_extra_pc[13], !H1L192, !H1L813, !H1L4741, !H1L092, !H1L4541);


--H1L946 is std_2s60:inst|cpu:the_cpu|E_src2[12]~1625 at LCCOMB_X32_Y25_N6
H1L946 = AMPP_FUNCTION(!H1_E_src2_prelim[12], !H1_E_src2_hazard_M, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[12], !H1L5721);


--H1L213 is std_2s60:inst|cpu:the_cpu|E_alu_result[12]~24492 at LCCOMB_X33_Y24_N20
H1L213 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L485, !H1L946);


--H1_E_extra_pc[10] is std_2s60:inst|cpu:the_cpu|E_extra_pc[10] at LCFF_X33_Y18_N3
H1_E_extra_pc[10] = AMPP_FUNCTION(VD1L2, H1L4161, H1_D_pc_plus_one[10], E1L4, H1L1, H1_M_stall);


--H1L313 is std_2s60:inst|cpu:the_cpu|E_alu_result[12]~24493 at LCCOMB_X33_Y22_N10
H1L313 = AMPP_FUNCTION(!H1L213, !H1L092, !H1L192, !H1_E_extra_pc[10], !H1L2441, !H1L2641);


--H1_M_mul_shift_rot_result[17] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[17] at LCFF_X27_Y20_N23
H1_M_mul_shift_rot_result[17] = AMPP_FUNCTION(VD1L2, H1L4211, E1L4);


--H1_av_ld_data_aligned_or_div[17] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[17] at LCFF_X27_Y20_N31
H1_av_ld_data_aligned_or_div[17] = AMPP_FUNCTION(VD1L2, H1L8581, H1_d_readdata_d1[17], E1L4, H1_M_iw[4]);


--H1L0821 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[17]~307 at LCCOMB_X27_Y20_N4
H1L0821 = AMPP_FUNCTION(!H1_av_ld_data_aligned_or_div[17], !H1_av_ld_or_div_done, !H1_M_mul_shift_rot_result[17], !H1_M_alu_result[17], !H1_M_ctrl_mul_shift_rot);


--H1_E_src2_prelim[17] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[17] at LCFF_X28_Y24_N13
H1_E_src2_prelim[17] = AMPP_FUNCTION(VD1L2, H1L852, E1L4, GND, H1_M_stall);


--H1L508 is std_2s60:inst|cpu:the_cpu|E_src2_reg[17]~273 at LCCOMB_X28_Y24_N20
H1L508 = AMPP_FUNCTION(!H1_E_src2_prelim[17], !H1_E_src2_hazard_M, !H1L0821);


--H1_E_src1_prelim[17] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[17] at LCFF_X27_Y21_N19
H1_E_src1_prelim[17] = AMPP_FUNCTION(VD1L2, H1L612, E1L4, H1_M_stall);


--H1L985 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[17]~473 at LCCOMB_X28_Y24_N24
H1L985 = AMPP_FUNCTION(!H1_E_src1_prelim[17], !H1_E_src1_hazard_M, !H1L0821);


--H1_E_src2_imm[17] is std_2s60:inst|cpu:the_cpu|E_src2_imm[17] at LCFF_X26_Y24_N3
H1_E_src2_imm[17] = AMPP_FUNCTION(VD1L2, H1L986, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1L2841 is std_2s60:inst|cpu:the_cpu|add~2176 at LCCOMB_X28_Y24_N2
H1L2841 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L508, !H1L985, !H1_E_src2_imm[17], H1L9541);

--H1L3841 is std_2s60:inst|cpu:the_cpu|add~2177 at LCCOMB_X28_Y24_N2
H1L3841 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L508, !H1L985, !H1_E_src2_imm[17], H1L9541);


--H1L6841 is std_2s60:inst|cpu:the_cpu|add~2180 at LCCOMB_X27_Y24_N20
H1L6841 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L508, !H1_E_src2_imm[17], !H1L985, H1L9741);

--H1L7841 is std_2s60:inst|cpu:the_cpu|add~2181 at LCCOMB_X27_Y24_N20
H1L7841 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L508, !H1_E_src2_imm[17], !H1L985, H1L9741);


--H1L456 is std_2s60:inst|cpu:the_cpu|E_src2[17]~1626 at LCCOMB_X28_Y24_N16
H1L456 = AMPP_FUNCTION(!H1_E_src2_imm[17], !H1_E_ctrl_src2_is_imm, !H1L508);


--H1L223 is std_2s60:inst|cpu:the_cpu|E_alu_result[17]~24494 at LCCOMB_X28_Y20_N2
H1L223 = AMPP_FUNCTION(!H1_E_logic_op[0], !H1_E_logic_op[1], !H1L985, !H1L456);


--H1_E_extra_pc[15] is std_2s60:inst|cpu:the_cpu|E_extra_pc[15] at LCFF_X33_Y18_N13
H1_E_extra_pc[15] = AMPP_FUNCTION(VD1L2, H1L4361, H1_D_pc_plus_one[15], E1L4, H1L1, H1_M_stall);


--H1L323 is std_2s60:inst|cpu:the_cpu|E_alu_result[17]~24495 at LCCOMB_X28_Y18_N28
H1L323 = AMPP_FUNCTION(!H1_E_extra_pc[15], !H1L092, !H1L192, !H1L223, !H1L2841, !H1L6841);


--H1L056 is std_2s60:inst|cpu:the_cpu|E_src2[13]~1627 at LCCOMB_X29_Y22_N26
H1L056 = AMPP_FUNCTION(!H1L108, !H1_E_src2_imm[13], !H1_E_ctrl_src2_is_imm);


--H1L413 is std_2s60:inst|cpu:the_cpu|E_alu_result[13]~24496 at LCCOMB_X29_Y19_N12
H1L413 = AMPP_FUNCTION(!H1L585, !H1_E_logic_op[1], !H1L056, !H1_E_logic_op[0]);


--H1_E_extra_pc[11] is std_2s60:inst|cpu:the_cpu|E_extra_pc[11] at LCFF_X33_Y18_N5
H1_E_extra_pc[11] = AMPP_FUNCTION(VD1L2, H1L8161, H1_D_pc_plus_one[11], E1L4, H1L1, H1_M_stall);


--H1L513 is std_2s60:inst|cpu:the_cpu|E_alu_result[13]~24497 at LCCOMB_X29_Y18_N24
H1L513 = AMPP_FUNCTION(!H1_E_extra_pc[11], !H1L092, !H1L192, !H1L413, !H1L6641, !H1L6441);


--H1_M_mul_shift_rot_result[19] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[19] at LCFF_X29_Y22_N13
H1_M_mul_shift_rot_result[19] = AMPP_FUNCTION(VD1L2, H1L6211, E1L4);


--H1_av_ld_data_aligned_or_div[19] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[19] at LCFF_X29_Y20_N5
H1_av_ld_data_aligned_or_div[19] = AMPP_FUNCTION(VD1L2, H1L2681, H1_d_readdata_d1[19], E1L4, H1_M_iw[4]);


--H1L2821 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[19]~308 at LCCOMB_X29_Y22_N28
H1L2821 = AMPP_FUNCTION(!H1_av_ld_or_div_done, !H1_M_ctrl_mul_shift_rot, !H1_av_ld_data_aligned_or_div[19], !H1_M_mul_shift_rot_result[19], !H1_M_alu_result[19]);


--H1_E_src2_prelim[19] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[19] at LCFF_X30_Y23_N17
H1_E_src2_prelim[19] = AMPP_FUNCTION(VD1L2, H1L062, E1L4, H1_M_stall);


--H1L708 is std_2s60:inst|cpu:the_cpu|E_src2_reg[19]~274 at LCCOMB_X29_Y22_N16
H1L708 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L2821, !H1_E_src2_prelim[19]);


--H1_E_src1_prelim[19] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[19] at LCFF_X30_Y23_N25
H1_E_src1_prelim[19] = AMPP_FUNCTION(VD1L2, H1L812, E1L4, H1_M_stall);


--H1L195 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[19]~474 at LCCOMB_X30_Y22_N10
H1L195 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1_E_src1_prelim[19], !H1L2821);


--H1_E_src2_imm[19] is std_2s60:inst|cpu:the_cpu|E_src2_imm[19] at LCFF_X26_Y24_N29
H1_E_src2_imm[19] = AMPP_FUNCTION(VD1L2, H1L396, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[18] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[18] at LCFF_X29_Y20_N21
H1_M_mul_shift_rot_result[18] = AMPP_FUNCTION(VD1L2, H1L5211, E1L4);


--H1_av_ld_data_aligned_or_div[18] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[18] at LCFF_X29_Y20_N3
H1_av_ld_data_aligned_or_div[18] = AMPP_FUNCTION(VD1L2, H1L0681, H1_d_readdata_d1[18], E1L4, H1_M_iw[4]);


--H1L1821 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[18]~309 at LCCOMB_X29_Y20_N14
H1L1821 = AMPP_FUNCTION(!H1_av_ld_data_aligned_or_div[18], !H1_av_ld_or_div_done, !H1_M_mul_shift_rot_result[18], !H1_M_alu_result[18], !H1_M_ctrl_mul_shift_rot);


--H1_E_src2_prelim[18] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[18] at LCFF_X29_Y20_N25
H1_E_src2_prelim[18] = AMPP_FUNCTION(VD1L2, H1L952, E1L4, H1_M_stall);


--H1L608 is std_2s60:inst|cpu:the_cpu|E_src2_reg[18]~275 at LCCOMB_X29_Y20_N16
H1L608 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[18], !H1L1821);


--H1_E_src1_prelim[18] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[18] at LCFF_X29_Y20_N1
H1_E_src1_prelim[18] = AMPP_FUNCTION(VD1L2, H1L712, E1L4, H1_M_stall);


--H1L095 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[18]~475 at LCCOMB_X29_Y20_N22
H1L095 = AMPP_FUNCTION(!H1L1821, !H1_E_src1_hazard_M, !H1_E_src1_prelim[18]);


--H1_E_src2_imm[18] is std_2s60:inst|cpu:the_cpu|E_src2_imm[18] at LCFF_X26_Y21_N19
H1_E_src2_imm[18] = AMPP_FUNCTION(VD1L2, H1L196, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1L0941 is std_2s60:inst|cpu:the_cpu|add~2184 at LCCOMB_X28_Y24_N4
H1L0941 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L608, !H1_E_src2_imm[18], !H1L095, H1L3841);

--H1L1941 is std_2s60:inst|cpu:the_cpu|add~2185 at LCCOMB_X28_Y24_N4
H1L1941 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L608, !H1_E_src2_imm[18], !H1L095, H1L3841);


--H1L4941 is std_2s60:inst|cpu:the_cpu|add~2188 at LCCOMB_X28_Y24_N6
H1L4941 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L708, !H1_E_src2_imm[19], !H1L195, H1L1941);

--H1L5941 is std_2s60:inst|cpu:the_cpu|add~2189 at LCCOMB_X28_Y24_N6
H1L5941 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L708, !H1_E_src2_imm[19], !H1L195, H1L1941);


--H1L8941 is std_2s60:inst|cpu:the_cpu|add~2192 at LCCOMB_X27_Y24_N22
H1L8941 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L608, !H1L095, !H1_E_src2_imm[18], H1L7841);

--H1L9941 is std_2s60:inst|cpu:the_cpu|add~2193 at LCCOMB_X27_Y24_N22
H1L9941 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L608, !H1L095, !H1_E_src2_imm[18], H1L7841);


--H1L2051 is std_2s60:inst|cpu:the_cpu|add~2196 at LCCOMB_X27_Y24_N24
H1L2051 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L708, !H1_E_src2_imm[19], !H1L195, H1L9941);

--H1L3051 is std_2s60:inst|cpu:the_cpu|add~2197 at LCCOMB_X27_Y24_N24
H1L3051 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L708, !H1_E_src2_imm[19], !H1L195, H1L9941);


--H1L656 is std_2s60:inst|cpu:the_cpu|E_src2[19]~1628 at LCCOMB_X29_Y22_N22
H1L656 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1_E_src2_prelim[19], !H1L2821, !H1_E_src2_imm[19]);


--H1L623 is std_2s60:inst|cpu:the_cpu|E_alu_result[19]~24498 at LCCOMB_X29_Y22_N0
H1L623 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1L195, !H1L656, !H1_E_logic_op[0]);


--H1_E_extra_pc[17] is std_2s60:inst|cpu:the_cpu|E_extra_pc[17] at LCFF_X33_Y18_N17
H1_E_extra_pc[17] = AMPP_FUNCTION(VD1L2, H1L2461, H1_D_pc_plus_one[17], E1L4, H1L1, H1_M_stall);


--H1L723 is std_2s60:inst|cpu:the_cpu|E_alu_result[19]~24499 at LCCOMB_X26_Y22_N28
H1L723 = AMPP_FUNCTION(!H1L623, !H1_E_extra_pc[17], !H1L092, !H1L192, !H1L4941, !H1L2051);


--H1_M_mul_shift_rot_result[20] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[20] at LCFF_X30_Y21_N7
H1_M_mul_shift_rot_result[20] = AMPP_FUNCTION(VD1L2, H1L7211, E1L4);


--H1_av_ld_data_aligned_or_div[20] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[20] at LCFF_X30_Y21_N5
H1_av_ld_data_aligned_or_div[20] = AMPP_FUNCTION(VD1L2, H1L4681, H1_d_readdata_d1[20], E1L4, H1_M_iw[4]);


--H1L3821 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[20]~310 at LCCOMB_X30_Y21_N14
H1L3821 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[20], !H1_av_ld_data_aligned_or_div[20], !H1_M_alu_result[20], !H1_av_ld_or_div_done, !H1_M_ctrl_mul_shift_rot);


--H1_E_src2_prelim[20] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[20] at LCFF_X30_Y21_N29
H1_E_src2_prelim[20] = AMPP_FUNCTION(VD1L2, H1L162, E1L4, H1_M_stall);


--H1L808 is std_2s60:inst|cpu:the_cpu|E_src2_reg[20]~276 at LCCOMB_X30_Y21_N22
H1L808 = AMPP_FUNCTION(!H1_E_src2_prelim[20], !H1_E_src2_hazard_M, !H1L3821);


--H1_E_src1_prelim[20] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[20] at LCFF_X30_Y21_N17
H1_E_src1_prelim[20] = AMPP_FUNCTION(VD1L2, H1L912, E1L4, H1_M_stall);


--H1L295 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[20]~476 at LCCOMB_X30_Y21_N0
H1L295 = AMPP_FUNCTION(!H1_E_src1_prelim[20], !H1_E_src1_hazard_M, !H1L3821);


--H1_E_src2_imm[20] is std_2s60:inst|cpu:the_cpu|E_src2_imm[20] at LCFF_X26_Y24_N23
H1_E_src2_imm[20] = AMPP_FUNCTION(VD1L2, H1L596, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1L6051 is std_2s60:inst|cpu:the_cpu|add~2200 at LCCOMB_X28_Y24_N8
H1L6051 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L295, !H1L808, !H1_E_src2_imm[20], H1L5941);

--H1L7051 is std_2s60:inst|cpu:the_cpu|add~2201 at LCCOMB_X28_Y24_N8
H1L7051 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L295, !H1L808, !H1_E_src2_imm[20], H1L5941);


--H1L0151 is std_2s60:inst|cpu:the_cpu|add~2204 at LCCOMB_X27_Y24_N26
H1L0151 = AMPP_FUNCTION(!H1L808, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[20], !H1L295, H1L3051);

--H1L1151 is std_2s60:inst|cpu:the_cpu|add~2205 at LCCOMB_X27_Y24_N26
H1L1151 = AMPP_FUNCTION(!H1L808, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[20], !H1L295, H1L3051);


--H1L756 is std_2s60:inst|cpu:the_cpu|E_src2[20]~1629 at LCCOMB_X30_Y21_N26
H1L756 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_ctrl_src2_is_imm, !H1_E_src2_prelim[20], !H1_E_src2_imm[20], !H1L3821);


--H1L823 is std_2s60:inst|cpu:the_cpu|E_alu_result[20]~24500 at LCCOMB_X30_Y18_N0
H1L823 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L756, !H1L295);


--H1_E_extra_pc[18] is std_2s60:inst|cpu:the_cpu|E_extra_pc[18] at LCFF_X33_Y18_N19
H1_E_extra_pc[18] = AMPP_FUNCTION(VD1L2, H1L6461, H1_D_pc_plus_one[18], E1L4, H1L1, H1_M_stall);


--H1L923 is std_2s60:inst|cpu:the_cpu|E_alu_result[20]~24501 at LCCOMB_X29_Y18_N14
H1L923 = AMPP_FUNCTION(!H1L823, !H1L092, !H1_E_extra_pc[18], !H1L192, !H1L6051, !H1L0151);


--H1L556 is std_2s60:inst|cpu:the_cpu|E_src2[18]~1630 at LCCOMB_X29_Y20_N30
H1L556 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L1821, !H1_E_src2_imm[18], !H1_E_src2_prelim[18], !H1_E_ctrl_src2_is_imm);


--H1L423 is std_2s60:inst|cpu:the_cpu|E_alu_result[18]~24502 at LCCOMB_X29_Y20_N10
H1L423 = AMPP_FUNCTION(!H1L095, !H1_E_logic_op[1], !H1L556, !H1_E_logic_op[0]);


--H1_E_extra_pc[16] is std_2s60:inst|cpu:the_cpu|E_extra_pc[16] at LCFF_X33_Y18_N15
H1_E_extra_pc[16] = AMPP_FUNCTION(VD1L2, H1L8361, H1_D_pc_plus_one[16], E1L4, H1L1, H1_M_stall);


--H1L523 is std_2s60:inst|cpu:the_cpu|E_alu_result[18]~24503 at LCCOMB_X29_Y18_N4
H1L523 = AMPP_FUNCTION(!H1L423, !H1_E_extra_pc[16], !H1L192, !H1L092, !H1L8941, !H1L0941);


--H1_M_mul_shift_rot_result[24] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[24] at LCFF_X24_Y22_N25
H1_M_mul_shift_rot_result[24] = AMPP_FUNCTION(VD1L2, H1L1311, E1L4, GND);


--H1_av_ld_data_aligned_or_div[24] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[24] at LCFF_X25_Y22_N29
H1_av_ld_data_aligned_or_div[24] = AMPP_FUNCTION(VD1L2, H1L2781, H1_d_readdata_d1[24], E1L4, H1_M_iw[4]);


--H1L7821 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[24]~311 at LCCOMB_X25_Y22_N16
H1L7821 = AMPP_FUNCTION(!H1_M_alu_result[24], !H1_av_ld_data_aligned_or_div[24], !H1_M_ctrl_mul_shift_rot, !H1_M_mul_shift_rot_result[24], !H1_av_ld_or_div_done);


--H1_E_src2_prelim[24] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[24] at LCFF_X25_Y22_N25
H1_E_src2_prelim[24] = AMPP_FUNCTION(VD1L2, H1L562, E1L4, H1_M_stall);


--H1L218 is std_2s60:inst|cpu:the_cpu|E_src2_reg[24]~277 at LCCOMB_X25_Y22_N12
H1L218 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[24], !H1L7821);


--H1_E_src1_prelim[24] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[24] at LCFF_X25_Y22_N23
H1_E_src1_prelim[24] = AMPP_FUNCTION(VD1L2, H1L322, E1L4, H1_M_stall);


--H1L695 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[24]~477 at LCCOMB_X25_Y22_N6
H1L695 = AMPP_FUNCTION(!H1_E_src1_prelim[24], !H1_E_src1_hazard_M, !H1L7821);


--H1_E_src2_imm[24] is std_2s60:inst|cpu:the_cpu|E_src2_imm[24] at LCFF_X26_Y24_N15
H1_E_src2_imm[24] = AMPP_FUNCTION(VD1L2, H1L407, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[23] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[23] at LCFF_X29_Y21_N19
H1_M_mul_shift_rot_result[23] = AMPP_FUNCTION(VD1L2, H1L0311, E1L4);


--H1_av_ld_data_aligned_or_div[23] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[23] at LCFF_X28_Y21_N7
H1_av_ld_data_aligned_or_div[23] = AMPP_FUNCTION(VD1L2, H1L0781, H1_d_readdata_d1[23], E1L4, H1_M_iw[4]);


--H1L6821 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[23]~312 at LCCOMB_X28_Y21_N16
H1L6821 = AMPP_FUNCTION(!H1_av_ld_or_div_done, !H1_M_ctrl_mul_shift_rot, !H1_M_alu_result[23], !H1_av_ld_data_aligned_or_div[23], !H1_M_mul_shift_rot_result[23]);


--H1_E_src2_prelim[23] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[23] at LCFF_X28_Y21_N27
H1_E_src2_prelim[23] = AMPP_FUNCTION(VD1L2, H1L462, E1L4, H1_M_stall);


--H1L118 is std_2s60:inst|cpu:the_cpu|E_src2_reg[23]~278 at LCCOMB_X28_Y21_N20
H1L118 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L6821, !H1_E_src2_prelim[23]);


--H1_E_src1_prelim[23] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[23] at LCFF_X28_Y21_N5
H1_E_src1_prelim[23] = AMPP_FUNCTION(VD1L2, H1L222, E1L4, H1_M_stall);


--H1L595 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[23]~478 at LCCOMB_X28_Y21_N24
H1L595 = AMPP_FUNCTION(!H1L6821, !H1_E_src1_hazard_M, !H1_E_src1_prelim[23]);


--H1_E_src2_imm[23] is std_2s60:inst|cpu:the_cpu|E_src2_imm[23] at LCFF_X26_Y24_N9
H1_E_src2_imm[23] = AMPP_FUNCTION(VD1L2, H1L207, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[22] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[22] at LCFF_X28_Y20_N27
H1_M_mul_shift_rot_result[22] = AMPP_FUNCTION(VD1L2, H1L5901, E1L4);


--H1_av_ld_data_aligned_or_div[22] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[22] at LCFF_X28_Y20_N29
H1_av_ld_data_aligned_or_div[22] = AMPP_FUNCTION(VD1L2, H1L8681, H1_d_readdata_d1[22], E1L4, H1_M_iw[4]);


--H1L5821 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[22]~313 at LCCOMB_X28_Y20_N18
H1L5821 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[22], !H1_M_alu_result[22], !H1_av_ld_data_aligned_or_div[22], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[22] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[22] at LCFF_X28_Y20_N31
H1_E_src2_prelim[22] = AMPP_FUNCTION(VD1L2, H1L362, E1L4, H1_M_stall);


--H1L018 is std_2s60:inst|cpu:the_cpu|E_src2_reg[22]~279 at LCCOMB_X28_Y20_N6
H1L018 = AMPP_FUNCTION(!H1L5821, !H1_E_src2_hazard_M, !H1_E_src2_prelim[22]);


--H1_E_src1_prelim[22] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[22] at LCFF_X28_Y20_N25
H1_E_src1_prelim[22] = AMPP_FUNCTION(VD1L2, H1L122, E1L4, H1_M_stall);


--H1L495 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[22]~479 at LCCOMB_X28_Y20_N12
H1L495 = AMPP_FUNCTION(!H1_E_src1_prelim[22], !H1L5821, !H1_E_src1_hazard_M);


--H1_E_src2_imm[22] is std_2s60:inst|cpu:the_cpu|E_src2_imm[22] at LCFF_X26_Y24_N31
H1_E_src2_imm[22] = AMPP_FUNCTION(VD1L2, H1L996, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[21] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[21] at LCFF_X29_Y21_N1
H1_M_mul_shift_rot_result[21] = AMPP_FUNCTION(VD1L2, H1L8211, E1L4);


--H1_av_ld_data_aligned_or_div[21] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[21] at LCFF_X29_Y21_N3
H1_av_ld_data_aligned_or_div[21] = AMPP_FUNCTION(VD1L2, H1L6681, H1_d_readdata_d1[21], E1L4, H1_M_iw[4]);


--H1L4821 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[21]~314 at LCCOMB_X29_Y21_N6
H1L4821 = AMPP_FUNCTION(!H1_av_ld_data_aligned_or_div[21], !H1_M_mul_shift_rot_result[21], !H1_av_ld_or_div_done, !H1_M_alu_result[21], !H1_M_ctrl_mul_shift_rot);


--H1_E_src2_prelim[21] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[21] at LCFF_X29_Y21_N11
H1_E_src2_prelim[21] = AMPP_FUNCTION(VD1L2, H1L262, E1L4, H1_M_stall);


--H1L908 is std_2s60:inst|cpu:the_cpu|E_src2_reg[21]~280 at LCCOMB_X29_Y21_N22
H1L908 = AMPP_FUNCTION(!H1_E_src2_prelim[21], !H1_E_src2_hazard_M, !H1L4821);


--H1_E_src1_prelim[21] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[21] at LCFF_X29_Y21_N21
H1_E_src1_prelim[21] = AMPP_FUNCTION(VD1L2, H1L022, E1L4, H1_M_stall);


--H1L395 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[21]~480 at LCCOMB_X29_Y21_N30
H1L395 = AMPP_FUNCTION(!H1L4821, !H1_E_src1_hazard_M, !H1_E_src1_prelim[21]);


--H1_E_src2_imm[21] is std_2s60:inst|cpu:the_cpu|E_src2_imm[21] at LCFF_X26_Y24_N25
H1_E_src2_imm[21] = AMPP_FUNCTION(VD1L2, H1L796, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1L4151 is std_2s60:inst|cpu:the_cpu|add~2208 at LCCOMB_X28_Y24_N10
H1L4151 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L908, !H1_E_src2_imm[21], !H1L395, H1L7051);

--H1L5151 is std_2s60:inst|cpu:the_cpu|add~2209 at LCCOMB_X28_Y24_N10
H1L5151 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L908, !H1_E_src2_imm[21], !H1L395, H1L7051);


--H1L8151 is std_2s60:inst|cpu:the_cpu|add~2212 at LCCOMB_X28_Y24_N12
H1L8151 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L018, !H1_E_src2_imm[22], !H1L495, H1L5151);

--H1L9151 is std_2s60:inst|cpu:the_cpu|add~2213 at LCCOMB_X28_Y24_N12
H1L9151 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L018, !H1_E_src2_imm[22], !H1L495, H1L5151);


--H1L2251 is std_2s60:inst|cpu:the_cpu|add~2216 at LCCOMB_X28_Y24_N14
H1L2251 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L118, !H1L595, !H1_E_src2_imm[23], H1L9151);

--H1L3251 is std_2s60:inst|cpu:the_cpu|add~2217 at LCCOMB_X28_Y24_N14
H1L3251 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L118, !H1L595, !H1_E_src2_imm[23], H1L9151);


--H1L6251 is std_2s60:inst|cpu:the_cpu|add~2220 at LCCOMB_X28_Y23_N0
H1L6251 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L218, !H1_E_src2_imm[24], !H1L695, H1L3251);

--H1L7251 is std_2s60:inst|cpu:the_cpu|add~2221 at LCCOMB_X28_Y23_N0
H1L7251 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L218, !H1_E_src2_imm[24], !H1L695, H1L3251);


--H1L0351 is std_2s60:inst|cpu:the_cpu|add~2224 at LCCOMB_X27_Y24_N28
H1L0351 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L908, !H1_E_src2_imm[21], !H1L395, H1L1151);

--H1L1351 is std_2s60:inst|cpu:the_cpu|add~2225 at LCCOMB_X27_Y24_N28
H1L1351 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L908, !H1_E_src2_imm[21], !H1L395, H1L1151);


--H1L4351 is std_2s60:inst|cpu:the_cpu|add~2228 at LCCOMB_X27_Y24_N30
H1L4351 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L018, !H1_E_src2_imm[22], !H1L495, H1L1351);

--H1L5351 is std_2s60:inst|cpu:the_cpu|add~2229 at LCCOMB_X27_Y24_N30
H1L5351 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L018, !H1_E_src2_imm[22], !H1L495, H1L1351);


--H1L8351 is std_2s60:inst|cpu:the_cpu|add~2232 at LCCOMB_X27_Y23_N0
H1L8351 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L118, !H1L595, !H1_E_src2_imm[23], H1L5351);

--H1L9351 is std_2s60:inst|cpu:the_cpu|add~2233 at LCCOMB_X27_Y23_N0
H1L9351 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L118, !H1L595, !H1_E_src2_imm[23], H1L5351);


--H1L2451 is std_2s60:inst|cpu:the_cpu|add~2236 at LCCOMB_X27_Y23_N2
H1L2451 = AMPP_FUNCTION(!H1L218, !H1_E_ctrl_src2_is_imm, !H1L695, !H1_E_src2_imm[24], H1L9351);

--H1L3451 is std_2s60:inst|cpu:the_cpu|add~2237 at LCCOMB_X27_Y23_N2
H1L3451 = AMPP_FUNCTION(!H1L218, !H1_E_ctrl_src2_is_imm, !H1L695, !H1_E_src2_imm[24], H1L9351);


--H1L166 is std_2s60:inst|cpu:the_cpu|E_src2[24]~1631 at LCCOMB_X25_Y22_N30
H1L166 = AMPP_FUNCTION(!H1_E_src2_imm[24], !H1_E_src2_hazard_M, !H1_E_src2_prelim[24], !H1_E_ctrl_src2_is_imm, !H1L7821);


--H1L633 is std_2s60:inst|cpu:the_cpu|E_alu_result[24]~24504 at LCCOMB_X25_Y22_N8
H1L633 = AMPP_FUNCTION(!H1L166, !H1_E_logic_op[0], !H1L695, !H1_E_logic_op[1]);


--H1_E_extra_pc[22] is std_2s60:inst|cpu:the_cpu|E_extra_pc[22] at LCFF_X33_Y18_N27
H1_E_extra_pc[22] = AMPP_FUNCTION(VD1L2, H1L2661, H1_D_pc_plus_one[22], E1L4, H1L1, H1_M_stall);


--H1L733 is std_2s60:inst|cpu:the_cpu|E_alu_result[24]~24505 at LCCOMB_X29_Y18_N16
H1L733 = AMPP_FUNCTION(!H1_E_extra_pc[22], !H1L092, !H1L192, !H1L633, !H1L2451, !H1L6251);


--H1L856 is std_2s60:inst|cpu:the_cpu|E_src2[21]~1632 at LCCOMB_X29_Y21_N28
H1L856 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L4821, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[21], !H1_E_src2_prelim[21]);


--H1L033 is std_2s60:inst|cpu:the_cpu|E_alu_result[21]~24506 at LCCOMB_X29_Y21_N26
H1L033 = AMPP_FUNCTION(!H1L856, !H1L395, !H1_E_logic_op[1], !H1_E_logic_op[0]);


--H1_E_extra_pc[19] is std_2s60:inst|cpu:the_cpu|E_extra_pc[19] at LCFF_X33_Y18_N21
H1_E_extra_pc[19] = AMPP_FUNCTION(VD1L2, H1L0561, H1_D_pc_plus_one[19], E1L4, H1L1, H1_M_stall);


--H1L133 is std_2s60:inst|cpu:the_cpu|E_alu_result[21]~24507 at LCCOMB_X29_Y18_N30
H1L133 = AMPP_FUNCTION(!H1_E_extra_pc[19], !H1L092, !H1L033, !H1L192, !H1L4151, !H1L0351);


--H1L956 is std_2s60:inst|cpu:the_cpu|E_src2[22]~1633 at LCCOMB_X28_Y20_N22
H1L956 = AMPP_FUNCTION(!H1_E_src2_prelim[22], !H1L5821, !H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1_E_src2_imm[22]);


--H1L233 is std_2s60:inst|cpu:the_cpu|E_alu_result[22]~24508 at LCCOMB_X28_Y20_N4
H1L233 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1L956, !H1L495, !H1_E_logic_op[0]);


--H1_E_extra_pc[20] is std_2s60:inst|cpu:the_cpu|E_extra_pc[20] at LCFF_X33_Y18_N23
H1_E_extra_pc[20] = AMPP_FUNCTION(VD1L2, H1L4561, H1_D_pc_plus_one[20], E1L4, H1L1, H1_M_stall);


--H1L333 is std_2s60:inst|cpu:the_cpu|E_alu_result[22]~24509 at LCCOMB_X28_Y18_N12
H1L333 = AMPP_FUNCTION(!H1L233, !H1L192, !H1_E_extra_pc[20], !H1L4351, !H1L8151, !H1L092);


--H1L066 is std_2s60:inst|cpu:the_cpu|E_src2[23]~1634 at LCCOMB_X28_Y21_N12
H1L066 = AMPP_FUNCTION(!H1_E_src2_prelim[23], !H1L6821, !H1_E_src2_hazard_M, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[23]);


--H1L433 is std_2s60:inst|cpu:the_cpu|E_alu_result[23]~24510 at LCCOMB_X28_Y21_N22
H1L433 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1L595, !H1L066, !H1_E_logic_op[0]);


--H1_E_extra_pc[21] is std_2s60:inst|cpu:the_cpu|E_extra_pc[21] at LCFF_X33_Y18_N25
H1_E_extra_pc[21] = AMPP_FUNCTION(VD1L2, H1L8561, H1_D_pc_plus_one[21], E1L4, H1L1, H1_M_stall);


--H1L533 is std_2s60:inst|cpu:the_cpu|E_alu_result[23]~24511 at LCCOMB_X28_Y18_N10
H1L533 = AMPP_FUNCTION(!H1_E_extra_pc[21], !H1L092, !H1L192, !H1L2251, !H1L433, !H1L8351);


--H1_M_mul_shift_rot_result[25] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[25] at LCFF_X29_Y24_N11
H1_M_mul_shift_rot_result[25] = AMPP_FUNCTION(VD1L2, H1L2311, E1L4, GND);


--H1_av_ld_data_aligned_or_div[25] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[25] at LCFF_X25_Y24_N25
H1_av_ld_data_aligned_or_div[25] = AMPP_FUNCTION(VD1L2, H1L4781, H1_d_readdata_d1[25], E1L4, H1_M_iw[4]);


--H1L8821 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[25]~315 at LCCOMB_X29_Y24_N20
H1L8821 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[25], !H1_av_ld_data_aligned_or_div[25], !H1_av_ld_or_div_done, !H1_M_alu_result[25], !H1_M_ctrl_mul_shift_rot);


--H1_E_src2_prelim[25] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[25] at LCFF_X26_Y25_N13
H1_E_src2_prelim[25] = AMPP_FUNCTION(VD1L2, H1L662, E1L4, H1_M_stall);


--H1L318 is std_2s60:inst|cpu:the_cpu|E_src2_reg[25]~281 at LCCOMB_X26_Y25_N10
H1L318 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[25], !H1L8821);


--H1_E_src1_prelim[25] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[25] at LCFF_X29_Y24_N19
H1_E_src1_prelim[25] = AMPP_FUNCTION(VD1L2, H1L422, E1L4, H1_M_stall);


--H1L795 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[25]~481 at LCCOMB_X29_Y24_N28
H1L795 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L8821, !H1_E_src1_prelim[25]);


--H1_E_src2_imm[25] is std_2s60:inst|cpu:the_cpu|E_src2_imm[25] at LCFF_X26_Y24_N5
H1_E_src2_imm[25] = AMPP_FUNCTION(VD1L2, H1L607, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1L6451 is std_2s60:inst|cpu:the_cpu|add~2240 at LCCOMB_X28_Y23_N2
H1L6451 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L318, !H1_E_src2_imm[25], !H1L795, H1L7251);

--H1L7451 is std_2s60:inst|cpu:the_cpu|add~2241 at LCCOMB_X28_Y23_N2
H1L7451 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L318, !H1_E_src2_imm[25], !H1L795, H1L7251);


--H1L0551 is std_2s60:inst|cpu:the_cpu|add~2244 at LCCOMB_X27_Y23_N4
H1L0551 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L318, !H1_E_src2_imm[25], !H1L795, H1L3451);

--H1L1551 is std_2s60:inst|cpu:the_cpu|add~2245 at LCCOMB_X27_Y23_N4
H1L1551 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L318, !H1_E_src2_imm[25], !H1L795, H1L3451);


--H1L266 is std_2s60:inst|cpu:the_cpu|E_src2[25]~1635 at LCCOMB_X26_Y25_N14
H1L266 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[25], !H1L318);


--H1L833 is std_2s60:inst|cpu:the_cpu|E_alu_result[25]~24512 at LCCOMB_X26_Y21_N24
H1L833 = AMPP_FUNCTION(!H1L266, !H1_E_logic_op[1], !H1_E_logic_op[0], !H1L795);


--H1_E_extra_pc[23] is std_2s60:inst|cpu:the_cpu|E_extra_pc[23] at LCFF_X33_Y18_N29
H1_E_extra_pc[23] = AMPP_FUNCTION(VD1L2, H1L6661, H1_D_pc_plus_one[23], E1L4, H1L1, H1_M_stall);


--H1L933 is std_2s60:inst|cpu:the_cpu|E_alu_result[25]~24513 at LCCOMB_X28_Y18_N2
H1L933 = AMPP_FUNCTION(!H1L192, !H1_E_extra_pc[23], !H1L092, !H1L833, !H1L6451, !H1L0551);


--U1L6 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~134 at LCCOMB_X20_Y14_N16
U1L6_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[0] ) + ( VCC ) + ( GND );
U1L6 = CARRY(U1L6_adder_eqn);


--U1L9 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~137 at LCCOMB_X20_Y14_N18
U1L9_adder_eqn = ( VCC ) + ( U1_lcd_display_control_slave_wait_counter[1] ) + ( U1L6 );
U1L9 = SUM(U1L9_adder_eqn);

--U1L01 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~138 at LCCOMB_X20_Y14_N18
U1L01_adder_eqn = ( VCC ) + ( U1_lcd_display_control_slave_wait_counter[1] ) + ( U1L6 );
U1L01 = CARRY(U1L01_adder_eqn);


--U1L31 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~141 at LCCOMB_X20_Y14_N20
U1L31_adder_eqn = ( VCC ) + ( U1_lcd_display_control_slave_wait_counter[2] ) + ( U1L01 );
U1L31 = SUM(U1L31_adder_eqn);

--U1L41 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~142 at LCCOMB_X20_Y14_N20
U1L41_adder_eqn = ( VCC ) + ( U1_lcd_display_control_slave_wait_counter[2] ) + ( U1L01 );
U1L41 = CARRY(U1L41_adder_eqn);


--U1L71 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~145 at LCCOMB_X20_Y14_N22
U1L71_adder_eqn = ( VCC ) + ( U1_lcd_display_control_slave_wait_counter[3] ) + ( U1L41 );
U1L71 = SUM(U1L71_adder_eqn);

--U1L81 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~146 at LCCOMB_X20_Y14_N22
U1L81_adder_eqn = ( VCC ) + ( U1_lcd_display_control_slave_wait_counter[3] ) + ( U1L41 );
U1L81 = CARRY(U1L81_adder_eqn);


--U1L12 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~149 at LCCOMB_X20_Y14_N24
U1L12_adder_eqn = ( VCC ) + ( U1_lcd_display_control_slave_wait_counter[4] ) + ( U1L81 );
U1L12 = SUM(U1L12_adder_eqn);

--U1L22 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~150 at LCCOMB_X20_Y14_N24
U1L22_adder_eqn = ( VCC ) + ( U1_lcd_display_control_slave_wait_counter[4] ) + ( U1L81 );
U1L22 = CARRY(U1L22_adder_eqn);


--U1L43 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_begins_xfer~37 at LCCOMB_X28_Y15_N22
U1L43 = S1L4 & ( !U1_d1_reasons_to_wait & !H1_M_alu_result[5] & !H1_M_alu_result[4] & M1L13 );


--U1L93 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[4]~127 at LCCOMB_X20_Y14_N10
U1L93 = U1L12 & U1L43 # !U1L12 & U1L43 & ( H1_d_read ) # U1L12 & !U1L43;


--U1L05 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[5]~157 at LCCOMB_X20_Y15_N2
U1L05 = U1L43 & ( U1L25 & !H1_d_read # H1_d_write ) # !U1L43 & ( U1L25 );


--U1L83 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[3]~128 at LCCOMB_X20_Y15_N0
U1L83 = U1L43 & ( !U1L25 & !H1_d_read & U1L71 # H1_d_write ) # !U1L43 & ( !U1L25 & U1L71 );


--U1L53 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[0]~129 at LCCOMB_X20_Y15_N20
U1L53 = U1_lcd_display_control_slave_wait_counter[0] & U1L43 & ( H1_d_write ) # !U1_lcd_display_control_slave_wait_counter[0] & U1L43 & ( !H1_d_read & !U1L25 # H1_d_write ) # !U1_lcd_display_control_slave_wait_counter[0] & !U1L43 & ( !U1L25 );


--U1L73 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[2]~130 at LCCOMB_X20_Y15_N18
U1L73 = U1L43 & ( !H1_d_read & U1L31 ) # !U1L43 & ( U1L31 );


--U1L63 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[1]~131 at LCCOMB_X20_Y14_N2
U1L63 = U1L9 & U1L43 & ( !H1_d_read ) # U1L9 & !U1L43;


--U1L52 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~153 at LCCOMB_X20_Y14_N26
U1L52_adder_eqn = ( VCC ) + ( U1_lcd_display_control_slave_wait_counter[5] ) + ( U1L22 );
U1L52 = SUM(U1L52_adder_eqn);

--U1L62 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~154 at LCCOMB_X20_Y14_N26
U1L62_adder_eqn = ( VCC ) + ( U1_lcd_display_control_slave_wait_counter[5] ) + ( U1L22 );
U1L62 = CARRY(U1L62_adder_eqn);


--U1L92 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~157 at LCCOMB_X20_Y14_N28
U1L92_adder_eqn = ( VCC ) + ( U1_lcd_display_control_slave_wait_counter[6] ) + ( U1L62 );
U1L92 = SUM(U1L92_adder_eqn);


--U1L14 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[6]~132 at LCCOMB_X20_Y15_N30
U1L14 = H1_d_write & U1L43 # !H1_d_write & U1L43 & ( !U1L25 & !H1_d_read & U1L92 ) # H1_d_write & !U1L43 & ( !U1L25 & U1L92 ) # !H1_d_write & !U1L43 & ( !U1L25 & U1L92 );


--U1L04 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[5]~133 at LCCOMB_X20_Y14_N14
U1L04 = U1L43 & ( H1_d_read # U1L52 ) # !U1L43 & ( U1L52 );


--H1L353 is std_2s60:inst|cpu:the_cpu|E_arith_result[0]~57 at LCCOMB_X30_Y26_N4
H1L353 = AMPP_FUNCTION(!H1_E_ctrl_alu_subtract, !H1_E_src2_imm[0], !H1_E_ctrl_src2_is_imm, !H1L887, !H1L275, !H1L8531);


--H1L453 is std_2s60:inst|cpu:the_cpu|E_arith_result[1]~58 at LCCOMB_X27_Y26_N14
H1L453 = AMPP_FUNCTION(!H1_E_ctrl_alu_subtract, !H1L6431, !H1L2631);


--H1L805 is std_2s60:inst|cpu:the_cpu|E_mem_byte_en~445 at LCCOMB_X26_Y23_N2
H1L805 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[3], !H1L353, !H1L453);


--M1L161 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|p1_select_n_to_the_ext_flash~0 at LCCOMB_X24_Y17_N26
M1L161 = M1L721 # M1L621;


--H1_M_st_data[15] is std_2s60:inst|cpu:the_cpu|M_st_data[15] at LCFF_X26_Y26_N17
H1_M_st_data[15] = AMPP_FUNCTION(VD1L2, H1L0221, H1L308, E1L4, H1L405, H1_M_stall);


--DB1L2 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|always0~21 at LCCOMB_X25_Y22_N10
DB1L2 = !H1_M_alu_result[3] & ( !H1_M_alu_result[2] & H1_M_alu_result[4] );


--DB1L1 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|always0~1 at LCCOMB_X26_Y19_N2
DB1L1 = S1L4 & ( !J1_cpu_data_master_waitrequest & !H1_M_alu_result[5] & H1_d_write & DB1L2 );


--H1_M_st_data[14] is std_2s60:inst|cpu:the_cpu|M_st_data[14] at LCFF_X26_Y26_N15
H1_M_st_data[14] = AMPP_FUNCTION(VD1L2, H1L8121, H1L208, E1L4, H1L405, H1_M_stall);


--H1_M_st_data[13] is std_2s60:inst|cpu:the_cpu|M_st_data[13] at LCFF_X26_Y26_N11
H1_M_st_data[13] = AMPP_FUNCTION(VD1L2, H1L6121, H1L108, E1L4, H1L405, H1_M_stall);


--H1_M_st_data[12] is std_2s60:inst|cpu:the_cpu|M_st_data[12] at LCFF_X26_Y26_N27
H1_M_st_data[12] = AMPP_FUNCTION(VD1L2, H1L4121, H1L008, E1L4, H1L405, H1_M_stall);


--H1_M_st_data[11] is std_2s60:inst|cpu:the_cpu|M_st_data[11] at LCFF_X26_Y26_N1
H1_M_st_data[11] = AMPP_FUNCTION(VD1L2, H1L2121, H1L997, E1L4, H1L405, H1_M_stall);


--H1_M_st_data[10] is std_2s60:inst|cpu:the_cpu|M_st_data[10] at LCFF_X24_Y23_N17
H1_M_st_data[10] = AMPP_FUNCTION(VD1L2, H1L0121, H1L897, E1L4, H1L405, H1_M_stall);


--H1_M_st_data[9] is std_2s60:inst|cpu:the_cpu|M_st_data[9] at LCFF_X24_Y23_N29
H1_M_st_data[9] = AMPP_FUNCTION(VD1L2, H1L8021, H1L797, E1L4, H1L405, H1_M_stall);


--H1_M_st_data[8] is std_2s60:inst|cpu:the_cpu|M_st_data[8] at LCFF_X25_Y26_N21
H1_M_st_data[8] = AMPP_FUNCTION(VD1L2, H1L6021, H1L697, E1L4, H1L405, H1_M_stall);


--H1_M_st_data[7] is std_2s60:inst|cpu:the_cpu|M_st_data[7] at LCFF_X30_Y26_N1
H1_M_st_data[7] = AMPP_FUNCTION(VD1L2, H1L597, E1L4, H1_M_stall);


--H1_M_st_data[6] is std_2s60:inst|cpu:the_cpu|M_st_data[6] at LCFF_X27_Y26_N13
H1_M_st_data[6] = AMPP_FUNCTION(VD1L2, H1L497, E1L4, H1_M_stall);


--H1_M_st_data[5] is std_2s60:inst|cpu:the_cpu|M_st_data[5] at LCFF_X28_Y26_N29
H1_M_st_data[5] = AMPP_FUNCTION(VD1L2, H1L397, E1L4, H1_M_stall);


--H1_M_st_data[4] is std_2s60:inst|cpu:the_cpu|M_st_data[4] at LCFF_X29_Y26_N11
H1_M_st_data[4] = AMPP_FUNCTION(VD1L2, H1L297, E1L4, H1_M_stall);


--H1_M_st_data[3] is std_2s60:inst|cpu:the_cpu|M_st_data[3] at LCFF_X28_Y26_N25
H1_M_st_data[3] = AMPP_FUNCTION(VD1L2, H1L197, E1L4, H1_M_stall);


--H1_M_st_data[2] is std_2s60:inst|cpu:the_cpu|M_st_data[2] at LCFF_X27_Y26_N11
H1_M_st_data[2] = AMPP_FUNCTION(VD1L2, H1L097, E1L4, H1_M_stall);


--H1_M_st_data[1] is std_2s60:inst|cpu:the_cpu|M_st_data[1] at LCFF_X27_Y26_N3
H1_M_st_data[1] = AMPP_FUNCTION(VD1L2, H1L987, E1L4, H1_M_stall);


--H1_M_st_data[0] is std_2s60:inst|cpu:the_cpu|M_st_data[0] at LCFF_X29_Y23_N13
H1_M_st_data[0] = AMPP_FUNCTION(VD1L2, H1L887, E1L4, H1_M_stall);


--N1L072 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_byteenablen~220 at LCCOMB_X1_Y4_N2
N1L072 = H1_M_mem_byte_en[3] & N1L891 # H1_M_mem_byte_en[3] & !N1L891 # !H1_M_mem_byte_en[3] & !N1L891;


--N1L172 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_byteenablen~221 at LCCOMB_X1_Y4_N4
N1L172 = H1_M_mem_byte_en[2] & N1L891 # H1_M_mem_byte_en[2] & !N1L891 # !H1_M_mem_byte_en[2] & !N1L891;


--N1L272 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_byteenablen~222 at LCCOMB_X1_Y3_N0
N1L272 = H1_M_mem_byte_en[1] & N1L891 # H1_M_mem_byte_en[1] & !N1L891 # !H1_M_mem_byte_en[1] & !N1L891;


--N1L372 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_byteenablen~223 at LCCOMB_X1_Y3_N20
N1L372 = H1_M_mem_byte_en[0] & N1L891 # H1_M_mem_byte_en[0] & !N1L891 # !H1_M_mem_byte_en[0] & !N1L891;


--H1_ic_fill_tag[3] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[3] at LCFF_X29_Y14_N5
H1_ic_fill_tag[3] = AMPP_FUNCTION(VD1L2, H1L8202, E1L4, H1_D_ic_fill_starting);


--H1_ic_fill_tag[2] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[2] at LCFF_X29_Y14_N19
H1_ic_fill_tag[2] = AMPP_FUNCTION(VD1L2, H1_D_pc[12], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_tag[1] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[1] at LCFF_X29_Y14_N1
H1_ic_fill_tag[1] = AMPP_FUNCTION(VD1L2, H1_D_pc[11], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_tag[0] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[0] at LCFF_X29_Y14_N3
H1_ic_fill_tag[0] = AMPP_FUNCTION(VD1L2, H1L4202, E1L4, H1_D_ic_fill_starting);


--H1_ic_fill_line[6] is std_2s60:inst|cpu:the_cpu|ic_fill_line[6] at LCFF_X29_Y14_N13
H1_ic_fill_line[6] = AMPP_FUNCTION(VD1L2, H1L1202, E1L4, H1_D_ic_fill_starting);


--H1_ic_fill_line[5] is std_2s60:inst|cpu:the_cpu|ic_fill_line[5] at LCFF_X26_Y13_N23
H1_ic_fill_line[5] = AMPP_FUNCTION(VD1L2, H1_D_pc[8], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_line[4] is std_2s60:inst|cpu:the_cpu|ic_fill_line[4] at LCFF_X26_Y13_N29
H1_ic_fill_line[4] = AMPP_FUNCTION(VD1L2, H1_D_pc[7], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_line[3] is std_2s60:inst|cpu:the_cpu|ic_fill_line[3] at LCFF_X26_Y13_N1
H1_ic_fill_line[3] = AMPP_FUNCTION(VD1L2, H1_D_pc[6], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_line[2] is std_2s60:inst|cpu:the_cpu|ic_fill_line[2] at LCFF_X26_Y13_N3
H1_ic_fill_line[2] = AMPP_FUNCTION(VD1L2, H1_D_pc[5], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_line[1] is std_2s60:inst|cpu:the_cpu|ic_fill_line[1] at LCFF_X26_Y13_N21
H1_ic_fill_line[1] = AMPP_FUNCTION(VD1L2, H1_D_pc[4], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_line[0] is std_2s60:inst|cpu:the_cpu|ic_fill_line[0] at LCFF_X26_Y14_N5
H1_ic_fill_line[0] = AMPP_FUNCTION(VD1L2, H1_D_pc[3], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_ap_offset[2] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset[2] at LCFF_X25_Y17_N15
H1_ic_fill_ap_offset[2] = AMPP_FUNCTION(VD1L2, H1L0002, E1L4, H1L7991);


--H1_ic_fill_ap_offset[1] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset[1] at LCFF_X26_Y17_N21
H1_ic_fill_ap_offset[1] = AMPP_FUNCTION(VD1L2, H1L9991, E1L4, H1L7991);


--H1_ic_fill_ap_offset[0] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset[0] at LCFF_X25_Y17_N17
H1_ic_fill_ap_offset[0] = AMPP_FUNCTION(VD1L2, H1L8991, E1L4, H1L7991);


--K1_cpu_instruction_master_dbs_address[1] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1] at LCFF_X24_Y14_N11
K1_cpu_instruction_master_dbs_address[1] = DFFEAS(K1L11, GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L01,  ,  ,  ,  );


--K1_cpu_instruction_master_dbs_address[0] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0] at LCFF_X24_Y11_N21
K1_cpu_instruction_master_dbs_address[0] = DFFEAS(K1L7, GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L9,  ,  ,  ,  );


--L1L6 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~277 at LCCOMB_X28_Y16_N10
L1L6 = N1L25 & ( L1L5 & !H1_M_alu_result[19] );


--V1L1 is std_2s60:inst|led_pio:the_led_pio|always0~24 at LCCOMB_X26_Y19_N14
V1L1 = L1L6 & L1L4 & ( H1_M_alu_result[6] & S1L3 & !H1_M_alu_result[7] );


--V1L2 is std_2s60:inst|led_pio:the_led_pio|always0~25 at LCCOMB_X26_Y19_N20
V1L2 = DB1L2 & V1L1 & ( H1_M_mem_byte_en[0] & FB1L072 & H1_M_alu_result[5] );


--BB1_i_addr[11] is std_2s60:inst|sdram:the_sdram|i_addr[11] at LCFF_X30_Y8_N13
BB1_i_addr[11] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , BB1_i_state.111,  ,  , VCC);


--BB1L4 is std_2s60:inst|sdram:the_sdram|Select~6411 at LCCOMB_X25_Y9_N18
BB1L4 = BB1_m_state.000000010 & BB1_i_addr[11] & ( BB1_active_addr[20] # BB1_m_state.001000000 ) # !BB1_m_state.000000010 & BB1_i_addr[11] & ( BB1_m_state.001000000 ) # BB1_m_state.000000010 & !BB1_i_addr[11] & ( BB1_active_addr[20] # BB1_m_state.001000000 ) # !BB1_m_state.000000010 & !BB1_i_addr[11];


--BB1_m_state.100000000 is std_2s60:inst|sdram:the_sdram|m_state.100000000 at LCFF_X28_Y6_N19
BB1_m_state.100000000 = DFFEAS(BB1L193, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L5 is std_2s60:inst|sdram:the_sdram|Select~6412 at LCCOMB_X28_Y9_N26
BB1L5 = !BB1_m_state.000000001 & ( BB1_init_done );


--BB1_m_state.000100000 is std_2s60:inst|sdram:the_sdram|m_state.000100000 at LCFF_X29_Y6_N9
BB1_m_state.000100000 = DFFEAS(BB1L74, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L6 is std_2s60:inst|sdram:the_sdram|Select~6413 at LCCOMB_X28_Y9_N18
BB1L6 = !BB1_m_state.000100000 & ( !BB1_m_state.000000100 );


--BB1L372 is std_2s60:inst|sdram:the_sdram|m_addr[8]~190 at LCCOMB_X29_Y6_N28
BB1L372 = !BB1L5 & ( !BB1_m_state.100000000 & !BB1_m_state.010000000 & BB1L6 );


--BB1L7 is std_2s60:inst|sdram:the_sdram|Select~6414 at LCCOMB_X29_Y8_N4
BB1L7 = BB1_m_state.000000010 & BB1_m_state.001000000 # !BB1_m_state.000000010 & BB1_m_state.001000000 # BB1_m_state.000000010 & !BB1_m_state.001000000 & ( BB1_active_addr[19] ) # !BB1_m_state.000000010 & !BB1_m_state.001000000 & ( !BB1_i_addr[11] );


--BB1L8 is std_2s60:inst|sdram:the_sdram|Select~6415 at LCCOMB_X29_Y8_N10
BB1L8 = BB1_i_addr[11] & BB1_m_state.001000000 # !BB1_i_addr[11] & BB1_m_state.001000000 # BB1_i_addr[11] & !BB1_m_state.001000000 & ( BB1_m_state.000000010 & BB1_active_addr[18] ) # !BB1_i_addr[11] & !BB1_m_state.001000000 & ( !BB1_m_state.000000010 # BB1_active_addr[18] );


--BB1L9 is std_2s60:inst|sdram:the_sdram|Select~6416 at LCCOMB_X25_Y9_N12
BB1L9 = BB1_m_state.000000010 & BB1_i_addr[11] & ( BB1_active_addr[17] # BB1_m_state.001000000 ) # !BB1_m_state.000000010 & BB1_i_addr[11] & ( BB1_m_state.001000000 ) # BB1_m_state.000000010 & !BB1_i_addr[11] & ( BB1_active_addr[17] # BB1_m_state.001000000 ) # !BB1_m_state.000000010 & !BB1_i_addr[11];


--BB1_active_addr[7] is std_2s60:inst|sdram:the_sdram|active_addr[7] at LCFF_X28_Y8_N3
BB1_active_addr[7] = DFFEAS(QD1L522, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--BB1L762 is std_2s60:inst|sdram:the_sdram|m_addr[7]~191 at LCCOMB_X29_Y5_N12
BB1L762 = BB1L624 & QD1L842 & ( !BB1L183 & (BB1_m_state.000000010) # BB1L183 & BB1_f_pop ) # !BB1L624 & QD1L842 & ( !BB1L183 & BB1_m_state.000000010 ) # BB1L624 & !QD1L842 & ( !BB1L183 & BB1_m_state.000000010 ) # !BB1L624 & !QD1L842 & ( !BB1L183 & BB1_m_state.000000010 );


--QD1_entry_1[43] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[43] at LCFF_X27_Y9_N11
QD1_entry_1[43] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, CB1L25,  ,  , VCC);


--QD1_entry_0[43] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[43] at LCFF_X29_Y9_N17
QD1_entry_0[43] = DFFEAS(CB1L25, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L522 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[43]~541 at LCCOMB_X28_Y8_N2
QD1L522 = QD1_rd_address & ( QD1_entry_1[43] ) # !QD1_rd_address & ( QD1_entry_0[43] );


--BB1_active_addr[6] is std_2s60:inst|sdram:the_sdram|active_addr[6] at LCFF_X28_Y8_N25
BB1_active_addr[6] = DFFEAS(QD1L422, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[42] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[42] at LCFF_X28_Y14_N25
QD1_entry_1[42] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, CB1L15,  ,  , VCC);


--QD1_entry_0[42] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[42] at LCFF_X28_Y14_N19
QD1_entry_0[42] = DFFEAS(CB1L15, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L422 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[42]~542 at LCCOMB_X28_Y8_N24
QD1L422 = QD1_entry_0[42] & ( !QD1_rd_address # QD1_entry_1[42] ) # !QD1_entry_0[42] & ( QD1_rd_address & QD1_entry_1[42] );


--BB1_f_select is std_2s60:inst|sdram:the_sdram|f_select at LCCOMB_X29_Y1_N14
BB1_f_select = BB1_f_pop & BB1L524 & ( QD1L842 );


--BB1L01 is std_2s60:inst|sdram:the_sdram|Select~6417 at LCCOMB_X52_Y1_N8
BB1L01 = BB1_m_state.000000010 & BB1_f_select & ( !BB1L183 ) # BB1_m_state.000000010 & !BB1_f_select # !BB1_m_state.000000010 & !BB1_f_select & ( BB1L183 );


--QD1_entry_1[41] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[41] at LCFF_X29_Y10_N5
QD1_entry_1[41] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, CB1L05,  ,  , VCC);


--QD1_entry_0[41] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[41] at LCFF_X29_Y10_N19
QD1_entry_0[41] = DFFEAS(CB1L05, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L322 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[41]~543 at LCCOMB_X29_Y10_N14
QD1L322 = QD1_entry_1[41] & ( QD1_rd_address # QD1_entry_0[41] ) # !QD1_entry_1[41] & ( QD1_entry_0[41] & !QD1_rd_address );


--BB1_active_addr[5] is std_2s60:inst|sdram:the_sdram|active_addr[5] at LCFF_X29_Y10_N15
BB1_active_addr[5] = DFFEAS(QD1L322, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--BB1L11 is std_2s60:inst|sdram:the_sdram|Select~6418 at LCCOMB_X52_Y1_N16
BB1L11 = BB1L01 & BB1L762 & ( BB1_m_state.001000000 # BB1_active_addr[14] ) # !BB1L01 & BB1L762 & ( BB1_m_state.001000000 # QD1L322 ) # BB1L01 & !BB1L762 & ( BB1_m_state.001000000 # BB1_active_addr[5] ) # !BB1L01 & !BB1L762;


--QD1_entry_1[40] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40] at LCFF_X28_Y14_N7
QD1_entry_1[40] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, CB1L94,  ,  , VCC);


--QD1_entry_0[40] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40] at LCFF_X28_Y11_N25
QD1_entry_0[40] = DFFEAS(CB1L94, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L222 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[40]~544 at LCCOMB_X29_Y11_N18
QD1L222 = QD1_entry_1[40] & QD1_entry_0[40] # !QD1_entry_1[40] & QD1_entry_0[40] & ( !QD1_rd_address ) # QD1_entry_1[40] & !QD1_entry_0[40] & ( QD1_rd_address );


--BB1_active_addr[4] is std_2s60:inst|sdram:the_sdram|active_addr[4] at LCFF_X29_Y11_N19
BB1_active_addr[4] = DFFEAS(QD1L222, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--BB1L21 is std_2s60:inst|sdram:the_sdram|Select~6419 at LCCOMB_X55_Y1_N26
BB1L21 = BB1_active_addr[13] & BB1L01 & ( BB1L762 # BB1_m_state.001000000 # BB1_active_addr[4] ) # !BB1_active_addr[13] & BB1L01 & ( BB1_active_addr[4] & !BB1L762 # BB1_m_state.001000000 ) # BB1_active_addr[13] & !BB1L01 & ( !BB1L762 # BB1_m_state.001000000 # QD1L222 ) # !BB1_active_addr[13] & !BB1L01 & ( !BB1L762 # BB1_m_state.001000000 # QD1L222 );


--BB1_active_addr[3] is std_2s60:inst|sdram:the_sdram|active_addr[3] at LCFF_X28_Y9_N25
BB1_active_addr[3] = DFFEAS(QD1L122, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[39] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[39] at LCFF_X28_Y14_N3
QD1_entry_1[39] = DFFEAS(QD1L641, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[39] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39] at LCFF_X28_Y11_N13
QD1_entry_0[39] = DFFEAS(CB1L84, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L122 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[39]~545 at LCCOMB_X28_Y9_N24
QD1L122 = !QD1_rd_address & QD1_entry_0[39] # QD1_rd_address & (QD1_entry_1[39]);


--BB1_active_addr[2] is std_2s60:inst|sdram:the_sdram|active_addr[2] at LCFF_X28_Y8_N19
BB1_active_addr[2] = DFFEAS(QD1L022, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[38] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38] at LCFF_X27_Y17_N1
QD1_entry_1[38] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, CB1L74,  ,  , VCC);


--QD1_entry_0[38] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38] at LCFF_X28_Y13_N3
QD1_entry_0[38] = DFFEAS(CB1L74, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L022 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[38]~546 at LCCOMB_X28_Y8_N18
QD1L022 = QD1_entry_0[38] & QD1_entry_1[38] # !QD1_entry_0[38] & QD1_entry_1[38] & ( QD1_rd_address ) # QD1_entry_0[38] & !QD1_entry_1[38] & ( !QD1_rd_address );


--BB1_active_addr[1] is std_2s60:inst|sdram:the_sdram|active_addr[1] at LCFF_X29_Y8_N27
BB1_active_addr[1] = DFFEAS(QD1L912, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[37] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[37] at LCFF_X29_Y9_N23
QD1_entry_1[37] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, CB1L64,  ,  , VCC);


--QD1_entry_0[37] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[37] at LCFF_X29_Y10_N23
QD1_entry_0[37] = DFFEAS(CB1L64, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L912 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[37]~547 at LCCOMB_X29_Y8_N26
QD1L912 = QD1_entry_1[37] & ( QD1_entry_0[37] # QD1_rd_address ) # !QD1_entry_1[37] & ( !QD1_rd_address & QD1_entry_0[37] );


--BB1_active_addr[0] is std_2s60:inst|sdram:the_sdram|active_addr[0] at LCFF_X27_Y9_N27
BB1_active_addr[0] = DFFEAS(QD1L812, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[36] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36] at LCFF_X27_Y9_N7
QD1_entry_1[36] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, CB1L54,  ,  , VCC);


--QD1_entry_0[36] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36] at LCFF_X27_Y9_N9
QD1_entry_0[36] = DFFEAS(CB1L54, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L812 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[36]~548 at LCCOMB_X27_Y9_N26
QD1L812 = QD1_entry_0[36] & QD1_entry_1[36] # !QD1_entry_0[36] & QD1_entry_1[36] & ( QD1_rd_address ) # QD1_entry_0[36] & !QD1_entry_1[36] & ( !QD1_rd_address );


--QD1L342 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[57]~549 at LCCOMB_X28_Y10_N28
QD1L342 = QD1_entry_0[57] & ( !QD1_rd_address # QD1_entry_1[57] ) # !QD1_entry_0[57] & ( QD1_entry_1[57] & QD1_rd_address );


--BB1L182 is std_2s60:inst|sdram:the_sdram|m_bank[1]~23 at LCCOMB_X72_Y1_N16
BB1L182 = BB1_f_select & ( BB1_m_state.000000010 ) # !BB1_f_select;


--BB1L444 is std_2s60:inst|sdram:the_sdram|reduce_or~95 at LCCOMB_X69_Y1_N16
BB1L444 = BB1_m_state.000000010 & BB1L183 # !BB1_m_state.000000010 & BB1L183 # BB1_m_state.000000010 & !BB1L183;


--QD1L622 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[44]~550 at LCCOMB_X28_Y8_N26
QD1L622 = QD1_entry_1[44] & ( QD1_entry_0[44] # QD1_rd_address ) # !QD1_entry_1[44] & ( !QD1_rd_address & QD1_entry_0[44] );


--QD1_entry_1[35] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35] at LCFF_X28_Y13_N5
QD1_entry_1[35] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, BB1L322,  ,  , VCC);


--QD1_entry_0[35] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35] at LCFF_X28_Y13_N15
QD1_entry_0[35] = DFFEAS(BB1L322, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L712 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[35]~551 at LCCOMB_X28_Y13_N22
QD1L712 = QD1_rd_address & QD1_entry_1[35] # !QD1_rd_address & QD1_entry_1[35] & ( QD1_entry_0[35] ) # !QD1_rd_address & !QD1_entry_1[35] & ( QD1_entry_0[35] );


--BB1_active_dqm[3] is std_2s60:inst|sdram:the_sdram|active_dqm[3] at LCFF_X28_Y13_N23
BB1_active_dqm[3] = DFFEAS(QD1L712, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[34] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34] at LCFF_X40_Y4_N19
QD1_entry_1[34] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, BB1L422,  ,  , VCC);


--QD1_entry_0[34] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34] at LCFF_X40_Y4_N29
QD1_entry_0[34] = DFFEAS(BB1L422, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L612 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[34]~552 at LCCOMB_X40_Y4_N20
QD1L612 = QD1_rd_address & ( QD1_entry_1[34] ) # !QD1_rd_address & ( QD1_entry_0[34] );


--BB1_active_dqm[2] is std_2s60:inst|sdram:the_sdram|active_dqm[2] at LCFF_X40_Y4_N21
BB1_active_dqm[2] = DFFEAS(QD1L612, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[33] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33] at LCFF_X28_Y13_N9
QD1_entry_1[33] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, BB1L522,  ,  , VCC);


--QD1_entry_0[33] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33] at LCFF_X28_Y13_N13
QD1_entry_0[33] = DFFEAS(BB1L522, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L512 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[33]~553 at LCCOMB_X28_Y8_N20
QD1L512 = QD1_entry_0[33] & ( !QD1_rd_address # QD1_entry_1[33] ) # !QD1_entry_0[33] & ( QD1_rd_address & QD1_entry_1[33] );


--BB1_active_dqm[1] is std_2s60:inst|sdram:the_sdram|active_dqm[1] at LCFF_X28_Y8_N21
BB1_active_dqm[1] = DFFEAS(QD1L512, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[32] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32] at LCFF_X28_Y10_N3
QD1_entry_1[32] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, BB1L622,  ,  , VCC);


--QD1_entry_0[32] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32] at LCFF_X28_Y13_N31
QD1_entry_0[32] = DFFEAS(BB1L622, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L412 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[32]~554 at LCCOMB_X29_Y8_N2
QD1L412 = QD1_entry_1[32] & QD1_rd_address # QD1_entry_1[32] & !QD1_rd_address & ( QD1_entry_0[32] ) # !QD1_entry_1[32] & !QD1_rd_address & ( QD1_entry_0[32] );


--BB1_active_dqm[0] is std_2s60:inst|sdram:the_sdram|active_dqm[0] at LCFF_X29_Y8_N3
BB1_active_dqm[0] = DFFEAS(QD1L412, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--N1L962 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address[1]~54 at LCCOMB_X6_Y1_N20
N1L962 = H1_M_alu_result[1] & !N1L561;


--N1L562 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_be_n_to_the_ext_ram~188 at LCCOMB_X55_Y1_N2
N1L562 = N1L04 & N1L43 # !N1L04 & N1L43 # N1L04 & !N1L43 & ( H1_M_mem_byte_en[3] ) # !N1L04 & !N1L43;


--N1L662 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_be_n_to_the_ext_ram~189 at LCCOMB_X58_Y1_N10
N1L662 = N1L43 & H1_M_mem_byte_en[2] # !N1L43 & H1_M_mem_byte_en[2] # N1L43 & !H1_M_mem_byte_en[2] # !N1L43 & !H1_M_mem_byte_en[2] & ( !N1L04 );


--N1L762 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_be_n_to_the_ext_ram~190 at LCCOMB_X59_Y1_N28
N1L762 = H1_M_mem_byte_en[1] & N1L43 # !H1_M_mem_byte_en[1] & N1L43 # H1_M_mem_byte_en[1] & !N1L43 # !H1_M_mem_byte_en[1] & !N1L43 & ( !N1L04 );


--N1L862 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_be_n_to_the_ext_ram~191 at LCCOMB_X61_Y1_N20
N1L862 = H1_M_mem_byte_en[0] & N1L43 # !H1_M_mem_byte_en[0] & N1L43 # H1_M_mem_byte_en[0] & !N1L43 # !H1_M_mem_byte_en[0] & !N1L43 & ( !N1L04 );


--RD1_control_reg[9] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[9] at LCFF_X26_Y28_N21
RD1_control_reg[9] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L31, H1_M_st_data[9],  ,  , VCC);


--TD1_pre_txd is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|pre_txd at LCFF_X28_Y28_N13
TD1_pre_txd = DFFEAS(TD1L46, GLOBAL(VD1L2), !GLOBAL(E1L4),  , TD1L76,  ,  ,  ,  );


--TD1L67 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|txd~0 at LCCOMB_X28_Y28_N24
TD1L67 = TD1_pre_txd # RD1_control_reg[9];


--D1_hub_tdo is sld_hub:sld_hub_inst|hub_tdo at LCFF_X36_Y15_N11
D1_hub_tdo = AMPP_FUNCTION(!A1L6, D1L81, !AE1_state[8], AE1L22);


--M1_ext_flash_s1_wait_counter[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_wait_counter[1] at LCFF_X24_Y16_N5
M1_ext_flash_s1_wait_counter[1] = DFFEAS(M1L531, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--M1_ext_flash_s1_wait_counter[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_wait_counter[0] at LCFF_X24_Y16_N31
M1_ext_flash_s1_wait_counter[0] = DFFEAS(M1L431, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--M1L3 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~538 at LCCOMB_X24_Y16_N16
M1L3_adder_eqn = ( VCC ) + ( M1_ext_flash_s1_wait_counter[0] ) + ( GND );
M1L3 = CARRY(M1L3_adder_eqn);


--M1L6 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~541 at LCCOMB_X24_Y16_N18
M1L6_adder_eqn = ( VCC ) + ( M1_ext_flash_s1_wait_counter[1] ) + ( M1L3 );
M1L6 = SUM(M1L6_adder_eqn);

--M1L7 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~542 at LCCOMB_X24_Y16_N18
M1L7_adder_eqn = ( VCC ) + ( M1_ext_flash_s1_wait_counter[1] ) + ( M1L3 );
M1L7 = CARRY(M1L7_adder_eqn);


--M1L01 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~545 at LCCOMB_X24_Y16_N20
M1L01_adder_eqn = ( M1_ext_flash_s1_wait_counter[2] ) + ( VCC ) + ( M1L7 );
M1L01 = SUM(M1L01_adder_eqn);

--M1L11 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~546 at LCCOMB_X24_Y16_N20
M1L11_adder_eqn = ( M1_ext_flash_s1_wait_counter[2] ) + ( VCC ) + ( M1L7 );
M1L11 = CARRY(M1L11_adder_eqn);


--M1L41 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~549 at LCCOMB_X24_Y16_N22
M1L41_adder_eqn = ( VCC ) + ( M1_ext_flash_s1_wait_counter[3] ) + ( M1L11 );
M1L41 = SUM(M1L41_adder_eqn);

--M1L51 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~550 at LCCOMB_X24_Y16_N22
M1L51_adder_eqn = ( VCC ) + ( M1_ext_flash_s1_wait_counter[3] ) + ( M1L11 );
M1L51 = CARRY(M1L51_adder_eqn);


--M1L81 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~553 at LCCOMB_X24_Y16_N24
M1L81_adder_eqn = ( VCC ) + ( M1_ext_flash_s1_wait_counter[4] ) + ( M1L51 );
M1L81 = SUM(M1L81_adder_eqn);


--M1L461 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|reduce_nor~44 at LCCOMB_X24_Y16_N8
M1L461 = !M1_ext_flash_s1_wait_counter[1] & ( !M1_ext_flash_s1_wait_counter[4] & !M1_ext_flash_s1_wait_counter[3] & !M1_ext_flash_s1_wait_counter[2] );


--M1L361 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|reduce_nor~3 at LCCOMB_X24_Y16_N10
M1L361 = !M1_ext_flash_s1_wait_counter[0] & ( M1L461 );


--M1L831 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_counter_load_value[4]~231 at LCCOMB_X24_Y16_N14
M1L831 = M1_ext_flash_s1_in_a_write_cycle & M1L121 & ( M1L81 & !M1L361 ) # !M1_ext_flash_s1_in_a_write_cycle & M1L121 & ( M1L81 & !M1L361 # M1L911 ) # M1_ext_flash_s1_in_a_write_cycle & !M1L121 & ( M1L81 & !M1L361 # M1L911 ) # !M1_ext_flash_s1_in_a_write_cycle & !M1L121 & ( M1L81 & !M1L361 # M1L911 );


--M1L221 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_end_xfer~22 at LCCOMB_X24_Y17_N0
M1L221 = M1L911 & ( !M1L121 # !M1_ext_flash_s1_in_a_write_cycle ) # !M1L911 & ( !M1L361 & (!M1L121 # !M1_ext_flash_s1_in_a_write_cycle) );


--H1_D_kill is std_2s60:inst|cpu:the_cpu|D_kill at LCFF_X33_Y17_N23
H1_D_kill = AMPP_FUNCTION(VD1L2, H1L009, E1L4, H1_M_stall);


--H1_D_inst_ram_hit is std_2s60:inst|cpu:the_cpu|D_inst_ram_hit at LCFF_X33_Y17_N31
H1_D_inst_ram_hit = AMPP_FUNCTION(VD1L2, H1_F_ic_hit, E1L4, H1_M_stall);


--H1_ic_fill_active is std_2s60:inst|cpu:the_cpu|ic_fill_active at LCFF_X30_Y15_N3
H1_ic_fill_active = AMPP_FUNCTION(VD1L2, H1L3891, E1L4);


--H1_D_ic_fill_starting is std_2s60:inst|cpu:the_cpu|D_ic_fill_starting at LCCOMB_X30_Y15_N4
H1_D_ic_fill_starting = AMPP_FUNCTION(!H1_D_kill, !H1_ic_fill_active, !H1_D_inst_ram_hit, !H1_M_pipe_flush);


--H1_ic_fill_ap_cnt[3] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt[3] at LCFF_X26_Y17_N15
H1_ic_fill_ap_cnt[3] = AMPP_FUNCTION(VD1L2, H1L2991, E1L4, H1L7991);


--M1_ext_flash_bus_avalon_slave_grant_vector[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_grant_vector[0] at LCCOMB_X25_Y17_N22
M1_ext_flash_bus_avalon_slave_grant_vector[0] = M1L33 & ( !M1_ext_flash_bus_avalon_slave_arb_addend[1] & M1L52 # M1_ext_flash_bus_avalon_slave_arb_addend[0] ) # !M1L33 & ( !M1_ext_flash_bus_avalon_slave_arb_addend[0] & (!M1_ext_flash_bus_avalon_slave_arb_addend[1] & M1L52 # M1L83) # M1_ext_flash_bus_avalon_slave_arb_addend[0] & (!M1L83 # M1_ext_flash_bus_avalon_slave_arb_addend[1] & !M1L52) );


--Y1L11 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_instruction_master_requests_onchip_ram_64_kbytes_s1~25 at LCCOMB_X28_Y16_N12
Y1L11 = !H1_ic_fill_tag[7] & H1_i_read & ( !H1_ic_fill_tag[4] & !H1_ic_fill_tag[6] & H1_ic_fill_tag[8] & N1L582 );


--Y1L6 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_instruction_master_qualified_request_onchip_ram_64_kbytes_s1~1 at LCCOMB_X27_Y15_N26
Y1L6 = Y1L8 & ( H1_i_read & (!Y1L7 # K1_cpu_instruction_master_latency_counter[1]) ) # !Y1L8 & ( H1_i_read );


--Y1L9 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_instruction_master_qualified_request_onchip_ram_64_kbytes_s1~96 at LCCOMB_X28_Y16_N30
Y1L9 = !Y1L6 & ( Y1L11 & !H1_ic_fill_tag[5] );


--Y1_onchip_ram_64_kbytes_s1_arb_addend[1] is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_arb_addend[1] at LCFF_X27_Y18_N29
Y1_onchip_ram_64_kbytes_s1_arb_addend[1] = DFFEAS(Y1L82, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--Y1_cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register at LCFF_X27_Y14_N3
Y1_cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register = DFFEAS(Y1_cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register_in, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--Y1L1 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_data_master_qualified_request_onchip_ram_64_kbytes_s1~0 at LCCOMB_X28_Y16_N24
Y1L1 = Y1_cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & ( H1_d_read );


--Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_data_master_requests_onchip_ram_64_kbytes_s1 at LCCOMB_X28_Y16_N26
Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 = L1L6 & ( !H1_M_alu_result[17] & M1L13 & !H1_M_alu_result[16] );


--Y1L2 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_data_master_qualified_request_onchip_ram_64_kbytes_s1~111 at LCCOMB_X28_Y16_N28
Y1L2 = Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & ( !Y1L1 & (!H1_d_write # !J1_cpu_data_master_waitrequest) );


--K1L321 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~45 at LCCOMB_X26_Y16_N22
K1L321 = M1_ext_flash_bus_avalon_slave_grant_vector[0] & M1L33 & ( !Y1L9 # !Y1_onchip_ram_64_kbytes_s1_arb_addend[1] # !Y1L2 ) # !M1_ext_flash_bus_avalon_slave_grant_vector[0] & M1L33 & ( !Y1L9 # !Y1_onchip_ram_64_kbytes_s1_arb_addend[1] # !Y1L2 ) # M1_ext_flash_bus_avalon_slave_grant_vector[0] & !M1L33 & ( !Y1L9 # !Y1_onchip_ram_64_kbytes_s1_arb_addend[1] # !Y1L2 ) # !M1_ext_flash_bus_avalon_slave_grant_vector[0] & !M1L33 & ( !M1L83 & (!Y1L9 # !Y1_onchip_ram_64_kbytes_s1_arb_addend[1] # !Y1L2) );


--L1L9 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~32 at LCCOMB_X29_Y14_N20
L1L9 = !H1_ic_fill_tag[2] & !H1_ic_fill_tag[1] & ( !H1_ic_fill_line[6] & !H1_ic_fill_tag[3] & !H1_ic_fill_tag[0] & H1_ic_fill_tag[5] );


--L1L7 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module~1 at LCCOMB_X27_Y15_N0
L1L7 = Y1L7 & ( H1_i_read & (!Y1L8 # K1_cpu_instruction_master_latency_counter[0] # K1_cpu_instruction_master_latency_counter[1]) ) # !Y1L7 & ( H1_i_read );


--L1L8 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module~305 at LCCOMB_X26_Y14_N24
L1L8 = L1L9 & Y1L11 & !L1L7;


--L1_cpu_jtag_debug_module_arb_addend[0] is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0] at LCFF_X27_Y13_N5
L1_cpu_jtag_debug_module_arb_addend[0] = DFFEAS(L1L12, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--L1_cpu_jtag_debug_module_arb_addend[1] is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1] at LCFF_X27_Y13_N29
L1_cpu_jtag_debug_module_arb_addend[1] = DFFEAS(L1L32, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--L1_cpu_data_master_requests_cpu_jtag_debug_module is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module at LCCOMB_X29_Y15_N22
L1_cpu_data_master_requests_cpu_jtag_debug_module = N1L25 & L1L4 & ( !H1_M_alu_result[11] & !H1_M_alu_result[19] & L1L5 & M1L13 );


--L1L1 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|add~327 at LCCOMB_X26_Y14_N30
L1L1 = L1_cpu_jtag_debug_module_arb_addend[1] & L1_cpu_data_master_requests_cpu_jtag_debug_module & ( !L1L8 & !L1_cpu_jtag_debug_module_arb_addend[0] ) # L1_cpu_jtag_debug_module_arb_addend[1] & !L1_cpu_data_master_requests_cpu_jtag_debug_module # !L1_cpu_jtag_debug_module_arb_addend[1] & !L1_cpu_data_master_requests_cpu_jtag_debug_module & ( !L1L8 & !L1_cpu_jtag_debug_module_arb_addend[0] );


--K1L661 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|r_0~108 at LCCOMB_X24_Y14_N16
K1L661 = K1_cpu_instruction_master_dbs_address[0] & K1_cpu_instruction_master_dbs_address[1] & ( M1L361 & M1_d1_reasons_to_wait );


--K1L421 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~46 at LCCOMB_X27_Y17_N4
K1L421 = Y1L11 & K1L661 & ( !M1L33 & (!Y1L6 # H1_ic_fill_tag[5]) # M1L33 & !M1L83 & (!Y1L6 # H1_ic_fill_tag[5]) ) # !Y1L11 & K1L661 & ( !M1L33 # !M1L83 ) # Y1L11 & !K1L661 & ( !M1L83 & (!Y1L6 # H1_ic_fill_tag[5]) ) # !Y1L11 & !K1L661 & ( !M1L83 );


--L1_d1_reasons_to_wait is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait at LCFF_X27_Y13_N13
L1_d1_reasons_to_wait = DFFEAS(L1L92, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--K1L561 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|r_0~19 at LCCOMB_X26_Y17_N28
K1L561 = N1L382 # !N1L382 & ( !H1_i_read # !M1L23 );


--K1L521 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~47 at LCCOMB_X26_Y17_N26
K1L521 = M1L23 & N1L102 # !M1L23 & N1L102 & ( !H1_i_read # N1_ext_ram_bus_avalon_slave_grant_vector[0] # N1L282 ) # M1L23 & !N1L102 # !M1L23 & !N1L102 & ( !H1_i_read # N1L382 & (N1_ext_ram_bus_avalon_slave_grant_vector[0] # N1L282) );


--K1L621 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~48 at LCCOMB_X26_Y17_N0
K1L621 = K1L561 & K1L521 & ( !Y1L11 # !L1L9 # L1_d1_reasons_to_wait & !L1L7 );


--CB1L22 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_qualified_request_sdram_s1~100 at LCCOMB_X27_Y15_N22
CB1L22 = K1_cpu_instruction_master_latency_counter[1] & ( H1_i_read ) # !K1_cpu_instruction_master_latency_counter[1] & ( K1_cpu_instruction_master_latency_counter[0] & H1_i_read );


--CB1L32 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_qualified_request_sdram_s1~101 at LCCOMB_X26_Y14_N26
CB1L32 = !CB1L22 & ( H1_ic_fill_tag[12] & !H1_ic_fill_tag[13] & H1_i_read );


--N1_lan91c111_s1_wait_counter[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_wait_counter[0] at LCFF_X26_Y15_N19
N1_lan91c111_s1_wait_counter[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , N1L552,  ,  , VCC);


--N1L482 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_nor~5 at LCCOMB_X26_Y15_N22
N1L482 = !N1_lan91c111_s1_wait_counter[2] & !N1_lan91c111_s1_wait_counter[1] & ( !N1_lan91c111_s1_wait_counter[0] );


--QD1L742 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|reduce_nor~0 at LCCOMB_X29_Y16_N24
QD1L742 = QD1_entries[1] & ( QD1_entries[0] ) # !QD1_entries[1];


--K1L721 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~49 at LCCOMB_X29_Y16_N20
K1L721 = CB1L22 & H1_i_read & ( !H1_ic_fill_tag[12] # H1_ic_fill_tag[13] ) # !CB1L22 & H1_i_read & ( !H1_ic_fill_tag[12] # H1_ic_fill_tag[13] # QD1L742 ) # CB1L22 & !H1_i_read # !CB1L22 & !H1_i_read;


--K1L821 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~50 at LCCOMB_X29_Y16_N12
K1L821 = M1L23 & K1L721 & ( !H1_i_read # N1L282 ) # !M1L23 & K1L721 & ( !H1_i_read # N1_d1_reasons_to_wait & N1L482 # N1L282 );


--K1L921 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~51 at LCCOMB_X30_Y16_N16
K1L921 = K1L821 & N1L412 & ( !N1_ext_ram_s1_wait_counter[0] & N1_d1_reasons_to_wait & !N1_ext_ram_s1_wait_counter[1] ) # K1L821 & !N1L412;


--CB1_sdram_s1_arb_addend[1] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[1] at LCFF_X28_Y11_N17
CB1_sdram_s1_arb_addend[1] = DFFEAS(CB1L27, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1L7Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[1]~reg0 at LCFF_X29_Y16_N9
CB1L7Q = DFFEAS(CB1L41, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1L11Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[5]~reg0 at LCFF_X29_Y17_N19
CB1L11Q = DFFEAS(CB1L51, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1L8Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[2]~reg0 at LCFF_X27_Y16_N17
CB1L8Q = DFFEAS(CB1L61, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1L9Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[3]~reg0 at LCFF_X29_Y17_N7
CB1L9Q = DFFEAS(CB1L71, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1L01Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[4]~reg0 at LCFF_X29_Y17_N29
CB1L01Q = DFFEAS(CB1L81, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1L6Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[0]~reg0 at LCFF_X28_Y17_N29
CB1L6Q = DFFEAS(CB1L91, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1L21Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[6]~reg0 at LCFF_X29_Y17_N27
CB1L21Q = DFFEAS(CB1L02, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1L4 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_qualified_request_sdram_s1~122 at LCCOMB_X28_Y17_N20
CB1L4 = J1_cpu_data_master_waitrequest # !J1_cpu_data_master_waitrequest & ( CB1L01Q # CB1L21Q # CB1L6Q );


--CB1L3 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_qualified_request_sdram_s1~0 at LCCOMB_X28_Y17_N2
CB1L3 = CB1L4 # !CB1L4 & ( CB1L9Q # CB1L11Q # CB1L7Q # CB1L8Q );


--CB1_cpu_data_master_requests_sdram_s1 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_requests_sdram_s1 at LCCOMB_X25_Y18_N6
CB1_cpu_data_master_requests_sdram_s1 = H1_d_write & !H1_M_alu_result[25] & ( H1_M_alu_result[24] ) # !H1_d_write & !H1_M_alu_result[25] & ( H1_d_read & H1_M_alu_result[24] );


--CB1L5 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_qualified_request_sdram_s1~123 at LCCOMB_X28_Y18_N24
CB1L5 = CB1L3 & ( !H1_d_read & CB1_cpu_data_master_requests_sdram_s1 & (!J1_cpu_data_master_waitrequest # !H1_d_write) ) # !CB1L3 & ( CB1_cpu_data_master_requests_sdram_s1 & (!J1_cpu_data_master_waitrequest # !H1_d_write) );


--CB1_sdram_s1_arb_addend[0] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0] at LCFF_X27_Y11_N13
CB1_sdram_s1_arb_addend[0] = DFFEAS(CB1L07, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--CB1_sdram_s1_grant_vector[0] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_grant_vector[0] at LCCOMB_X26_Y14_N2
CB1_sdram_s1_grant_vector[0] = CB1_sdram_s1_arb_addend[0] & CB1L5 & ( !CB1L32 ) # !CB1_sdram_s1_arb_addend[0] & CB1L5 & ( !CB1_sdram_s1_arb_addend[1] # CB1L32 ) # CB1_sdram_s1_arb_addend[0] & !CB1L5 & ( !CB1L32 # CB1_sdram_s1_arb_addend[1] ) # !CB1_sdram_s1_arb_addend[0] & !CB1L5 & ( CB1L32 );


--K1L031 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~52 at LCCOMB_X26_Y17_N30
K1L031 = K1L621 & ( K1L921 & K1L421 & (!CB1L32 # CB1_sdram_s1_grant_vector[0]) );


--K1_cpu_instruction_master_run is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run at LCCOMB_X26_Y17_N10
K1_cpu_instruction_master_run = L1L1 & K1L031 & ( K1L321 ) # !L1L1 & K1L031 & ( K1L321 & (!L1_cpu_jtag_debug_module_arb_addend[0] # !L1L8) );


--H1L6491 is std_2s60:inst|cpu:the_cpu|i_read_nxt~15 at LCCOMB_X26_Y17_N6
H1L6491 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1_ic_fill_ap_cnt[3], !H1_i_read, !K1_cpu_instruction_master_run);


--K1L951 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|p1_cpu_instruction_master_latency_counter[1]~157 at LCCOMB_X26_Y17_N16
K1L951 = K1L321 & K1L031 & ( H1_i_read & (!L1_cpu_jtag_debug_module_arb_addend[0] # !L1L8 # L1L1) );


--K1L851 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|p1_cpu_instruction_master_latency_counter[0]~158 at LCCOMB_X27_Y15_N24
K1L851 = K1L951 & ( Y1L11 & !H1_ic_fill_tag[5] ) # !K1L951 & ( K1_cpu_instruction_master_latency_counter[1] & !K1_cpu_instruction_master_latency_counter[0] );


--CB1L19Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[1]~reg0 at LCFF_X27_Y16_N13
CB1L19Q = DFFEAS(CB1L09, GLOBAL(VD1L2), !GLOBAL(E1L4),  , CB1L2,  ,  ,  ,  );


--CB1L23 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~301 at LCCOMB_X26_Y14_N10
CB1L23 = !CB1_sdram_s1_arb_addend[0] & CB1L5 & ( QD1L742 & CB1L32 ) # CB1_sdram_s1_arb_addend[0] & !CB1L5 & ( CB1_sdram_s1_arb_addend[1] & QD1L742 & CB1L32 ) # !CB1_sdram_s1_arb_addend[0] & !CB1L5 & ( QD1L742 & CB1L32 );


--BB1_za_valid is std_2s60:inst|sdram:the_sdram|za_valid at LCFF_X27_Y16_N1
BB1_za_valid = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , BB1_rd_valid[2],  ,  , VCC);


--CB1L28Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[1]~reg0 at LCFF_X27_Y16_N7
CB1L28Q = DFFEAS(CB1L18, GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1_za_valid,  ,  ,  ,  );


--CB1L33 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~302 at LCCOMB_X27_Y15_N14
CB1L33 = CB1L19Q & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] & (!BB1_za_valid # !CB1L28Q) # CB1L23 ) # !CB1L19Q & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] & (!BB1_za_valid # !CB1L28Q) );


--CB1L29Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[2]~reg0 at LCFF_X27_Y14_N13
CB1L29Q = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , CB1L2, CB1L19Q,  ,  , VCC);


--CB1L38Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[2]~reg0 at LCFF_X27_Y16_N25
CB1L38Q = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1_za_valid, CB1L28Q,  ,  , VCC);


--CB1L43 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~303 at LCCOMB_X27_Y15_N16
CB1L43 = CB1L29Q & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] & (!BB1_za_valid # !CB1L38Q) # CB1L23 ) # !CB1L29Q & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] & (!BB1_za_valid # !CB1L38Q) );


--CB1L69Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[6]~reg0 at LCFF_X27_Y17_N5
CB1L69Q = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , CB1L2, CB1L59Q,  ,  , VCC);


--CB1L78Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[6]~reg0 at LCFF_X29_Y17_N11
CB1L78Q = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1_za_valid, CB1L68Q,  ,  , VCC);


--CB1L53 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~304 at LCCOMB_X27_Y15_N20
CB1L53 = BB1_za_valid & ( !CB1L23 & !CB1L78Q & (CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6]) # CB1L23 & (!CB1L78Q & CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] # CB1L69Q) ) # !BB1_za_valid & ( CB1L23 & CB1L69Q # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] );


--CB1L98Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[0]~reg0 at LCFF_X29_Y17_N15
CB1L98Q = DFFEAS(CB1L88, GLOBAL(VD1L2), !GLOBAL(E1L4),  , CB1L2,  ,  ,  ,  );


--CB1L08Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[0]~reg0 at LCFF_X29_Y17_N9
CB1L08Q = DFFEAS(CB1L97, GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1_za_valid,  ,  ,  ,  );


--CB1L63 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~305 at LCCOMB_X27_Y15_N18
CB1L63 = CB1L98Q & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] & (!BB1_za_valid # CB1L08Q) ) # !CB1L98Q & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] & (!BB1_za_valid # CB1L08Q) # CB1L23 );


--CB1L59Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[5]~reg0 at LCFF_X29_Y17_N23
CB1L59Q = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , CB1L2, CB1L49Q,  ,  , VCC);


--CB1L68Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[5]~reg0 at LCFF_X29_Y17_N1
CB1L68Q = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1_za_valid, CB1L58Q,  ,  , VCC);


--CB1L73 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~306 at LCCOMB_X27_Y15_N8
CB1L73 = CB1L59Q & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] & (!BB1_za_valid # !CB1L68Q) # CB1L23 ) # !CB1L59Q & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] & (!BB1_za_valid # !CB1L68Q) );


--CB1L39Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[3]~reg0 at LCFF_X29_Y17_N5
CB1L39Q = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , CB1L2, CB1L29Q,  ,  , VCC);


--CB1L48Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[3]~reg0 at LCFF_X27_Y16_N31
CB1L48Q = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1_za_valid, CB1L38Q,  ,  , VCC);


--CB1L83 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~307 at LCCOMB_X27_Y15_N6
CB1L83 = BB1_za_valid & ( !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] & CB1L39Q & (CB1L23) # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] & (!CB1L48Q # CB1L39Q & CB1L23) ) # !BB1_za_valid & ( CB1L39Q & CB1L23 # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] );


--CB1L49Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[4]~reg0 at LCFF_X29_Y17_N31
CB1L49Q = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , CB1L2, CB1L39Q,  ,  , VCC);


--CB1L58Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[4]~reg0 at LCFF_X29_Y17_N13
CB1L58Q = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1_za_valid, CB1L48Q,  ,  , VCC);


--CB1L93 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~308 at LCCOMB_X27_Y15_N10
CB1L93 = CB1L49Q & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] & (!BB1_za_valid # !CB1L58Q) # CB1L23 ) # !CB1L49Q & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] & (!BB1_za_valid # !CB1L58Q) );


--M1L021 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_begins_xfer~38 at LCCOMB_X25_Y17_N2
M1L021 = M1L83 & ( !M1L33 # M1L52 ) # !M1L83 & ( M1L52 );


--M1L321 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_firsttransfer~86 at LCCOMB_X24_Y17_N24
M1L321 = M1_cpu_data_master_requests_ext_flash_s1 & ( M1_ext_flash_bus_avalon_slave_slavearbiterlockenable & (M1L83 & M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 # M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1) ) # !M1_cpu_data_master_requests_ext_flash_s1 & ( M1L83 & M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 & M1_ext_flash_bus_avalon_slave_slavearbiterlockenable );


--M1_ext_flash_bus_avalon_slave_arb_share_counter[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_share_counter[0] at LCFF_X24_Y17_N17
M1_ext_flash_bus_avalon_slave_arb_share_counter[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , M1_ext_flash_bus_avalon_slave_arb_counter_enable, M1L511,  ,  , VCC);


--M1_ext_flash_bus_avalon_slave_arb_share_counter[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_share_counter[1] at LCFF_X24_Y17_N19
M1_ext_flash_bus_avalon_slave_arb_share_counter[1] = DFFEAS(M1L611, GLOBAL(VD1L2), !GLOBAL(E1L4),  , M1_ext_flash_bus_avalon_slave_arb_counter_enable,  ,  ,  ,  );


--M1L611 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_share_counter_next_value[1]~119 at LCCOMB_X24_Y17_N18
M1L611 = M1L161 & ( !M1L321 # M1_ext_flash_bus_avalon_slave_arb_share_counter[0] & M1_ext_flash_bus_avalon_slave_arb_share_counter[1] ) # !M1L161 & ( M1_ext_flash_bus_avalon_slave_arb_share_counter[0] & M1L321 & M1_ext_flash_bus_avalon_slave_arb_share_counter[1] );


--M1L511 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_share_counter_next_value[0]~120 at LCCOMB_X23_Y17_N12
M1L511 = M1L321 & M1L161 & ( !M1_ext_flash_bus_avalon_slave_arb_share_counter[0] & M1_ext_flash_bus_avalon_slave_arb_share_counter[1] ) # !M1L321 & M1L161 # M1L321 & !M1L161 & ( !M1_ext_flash_bus_avalon_slave_arb_share_counter[0] & M1_ext_flash_bus_avalon_slave_arb_share_counter[1] );


--M1L231 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_slavearbiterlockenable~128 at LCCOMB_X24_Y17_N28
M1L231 = M1L221 & ( M1_ext_flash_bus_avalon_slave_slavearbiterlockenable ) # !M1L221 & ( !M1L021 & (M1_ext_flash_bus_avalon_slave_slavearbiterlockenable) # M1L021 & (M1L511 # M1L611) );


--M1L811 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_winner~0 at LCCOMB_X24_Y17_N2
M1L811 = M1L621 & ( !M1L321 ) # !M1L621 & ( !M1L321 & M1L721 );


--M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_saved_chosen_master_vector[1] at LCFF_X24_Y17_N9
M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[1] = DFFEAS(M1L721, GLOBAL(VD1L2), !GLOBAL(E1L4),  , M1L811,  ,  ,  ,  );


--M1L651 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|last_cycle_cpu_data_master_granted_slave_ext_flash_s1~122 at LCCOMB_X24_Y18_N18
M1L651 = M1L911 & ( M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1 & M1L321 ) # !M1L911 & ( M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1 );


--M1L751 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|last_cycle_cpu_data_master_granted_slave_ext_flash_s1~123 at LCCOMB_X23_Y18_N22
M1L751 = M1_cpu_data_master_requests_ext_flash_s1 & M1L811 & ( M1L651 # M1L721 ) # M1_cpu_data_master_requests_ext_flash_s1 & !M1L811 & ( M1L651 # M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[1] );


--H1_D_pc[22] is std_2s60:inst|cpu:the_cpu|D_pc[22] at LCFF_X32_Y18_N7
H1_D_pc[22] = AMPP_FUNCTION(VD1L2, H1_F_pc[22], E1L4, GND, H1_M_stall);


--H1_D_pc[23] is std_2s60:inst|cpu:the_cpu|D_pc[23] at LCFF_X32_Y18_N13
H1_D_pc[23] = AMPP_FUNCTION(VD1L2, H1_F_pc[23], E1L4, GND, H1_M_stall);


--M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_saved_chosen_master_vector[0] at LCFF_X24_Y17_N5
M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[0] = DFFEAS(M1L621, GLOBAL(VD1L2), !GLOBAL(E1L4),  , M1L811,  ,  ,  ,  );


--M1L711 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_winner[0]~36 at LCCOMB_X25_Y17_N24
M1L711 = M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[0] & ( !M1L721 # M1L321 # M1L621 ) # !M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[0] & ( M1L621 & !M1L321 );


--M1L951 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1~33 at LCCOMB_X25_Y16_N14
M1L951 = M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 & M1L911 & ( M1L83 & (M1L711 # M1L321) ) # !M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 & M1L911 & ( M1L83 & M1L711 ) # M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 & !M1L911 & ( M1L83 ) # !M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 & !M1L911 & ( M1L83 & M1L711 );


--M1L92 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_read_data_valid_ext_flash_s1_shift_register_in~12 at LCCOMB_X25_Y19_N4
M1L92 = !M1L911 & ( M1L721 & M1L361 & H1_d_read );


--J1L032 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|last_dbs_term_and_run~11 at LCCOMB_X25_Y19_N0
J1L032 = !M1L22 & ( H1_d_write & J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] );


--H1L505 is std_2s60:inst|cpu:the_cpu|E_mem_byte_en[1]~446 at LCCOMB_X26_Y23_N30
H1L505 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[3], !H1L353, !H1L453);


--H1L605 is std_2s60:inst|cpu:the_cpu|E_mem_byte_en[2]~447 at LCCOMB_X26_Y23_N24
H1L605 = AMPP_FUNCTION(!H1_E_iw[4], !H1L353, !H1_E_iw[3], !H1L453);


--H1L705 is std_2s60:inst|cpu:the_cpu|E_mem_byte_en[3]~448 at LCCOMB_X26_Y23_N26
H1L705 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[3], !H1L353, !H1L453);


--J1L362 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|pre_dbs_count_enable~32 at LCCOMB_X25_Y19_N18
J1L362 = M1_cpu_data_master_requests_ext_flash_s1 & M1L721 & ( !M1_d1_reasons_to_wait & !J1_cpu_data_master_no_byte_enables_and_last_term & !M1L22 # M1_d1_reasons_to_wait & (!J1_cpu_data_master_no_byte_enables_and_last_term & !M1L22 # M1L361) ) # !M1_cpu_data_master_requests_ext_flash_s1 & M1L721 & ( M1_d1_reasons_to_wait & M1L361 ) # M1_cpu_data_master_requests_ext_flash_s1 & !M1L721 & ( !J1_cpu_data_master_no_byte_enables_and_last_term & !M1L22 );


--J1L6 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]~73 at LCCOMB_X25_Y19_N2
J1L6 = M1_cpu_data_master_requests_ext_flash_s1 & ( H1_d_write & J1L362 # M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] );


--J1L9 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]~74 at LCCOMB_X25_Y19_N6
J1L9 = J1L6 & ( J1_cpu_data_master_dbs_address[0] );


--M1L011 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_addend[1]~186 at LCCOMB_X25_Y17_N28
M1L011 = M1L221 & ( !M1L621 & M1_ext_flash_bus_avalon_slave_arb_addend[1] # M1L721 ) # !M1L221 & ( !M1L621 & (!M1L721 & (M1_ext_flash_bus_avalon_slave_arb_addend[1]) # M1L721 & M1L711) # M1L621 & M1L711 );


--M1L801 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_addend[0]~187 at LCCOMB_X25_Y17_N26
M1L801 = M1L221 & ( !M1L621 & (M1_ext_flash_bus_avalon_slave_arb_addend[0] # M1L721) ) # !M1L221 & ( !M1L621 & (!M1L721 & (M1_ext_flash_bus_avalon_slave_arb_addend[0]) # M1L721 & M1L711) # M1L621 & (M1L711) );


--E1_data_in_d1 is std_2s60:inst|std_2s60_reset_clk_domain_synch_module:std_2s60_reset_clk_domain_synch|data_in_d1 at LCFF_X28_Y8_N13
E1_data_in_d1 = DFFEAS(E1L2, GLOBAL(VD1L2), GLOBAL(B1L2),  ,  ,  ,  ,  ,  );


--FC1_resetrequest is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest at LCFF_X33_Y10_N29
FC1_resetrequest = AMPP_FUNCTION(VD1L2, PC1L56Q, !D1L3, GND, PC1L191);


--B1L1 is std_2s60:inst|reset_n_sources~1 at LCCOMB_X33_Y10_N28
B1L1 = FC1_resetrequest & VD1__locked # !FC1_resetrequest & VD1__locked & ( !PLD_CLEAR_N ) # FC1_resetrequest & !VD1__locked # !FC1_resetrequest & !VD1__locked;


--M1L731 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_counter_load_value[3]~232 at LCCOMB_X24_Y16_N26
M1L731 = M1L121 & ( !M1L361 & M1L41 & (!M1L911 # M1_ext_flash_s1_in_a_write_cycle) ) # !M1L121 & ( !M1L911 & !M1L361 & M1L41 );


--M1L631 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_counter_load_value[2]~233 at LCCOMB_X24_Y16_N2
M1L631 = M1L911 & M1L121 & ( !M1_ext_flash_s1_in_a_write_cycle # M1L01 & !M1L361 ) # !M1L911 & M1L121 & ( M1L01 & !M1L361 ) # !M1L911 & !M1L121 & ( M1L01 & !M1L361 );


--N1_wait_for_ext_ram_s1_counter is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|wait_for_ext_ram_s1_counter at LCCOMB_X26_Y11_N18
N1_wait_for_ext_ram_s1_counter = N1_ext_ram_s1_wait_counter[0] # !N1_ext_ram_s1_wait_counter[0] & ( N1_ext_ram_bus_avalon_slave_begins_xfer # N1_ext_ram_s1_wait_counter[1] );


--N1L391 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_end_xfer~32 at LCCOMB_X25_Y15_N28
N1L391 = N1_ext_ram_bus_avalon_slave_grant_vector[0] & N1L891 & ( N1L062 # M1L13 ) # !N1_ext_ram_bus_avalon_slave_grant_vector[0] & N1L891 & ( M1L13 ) # N1_ext_ram_bus_avalon_slave_grant_vector[0] & !N1L891 & ( N1L062 );


--N1L491 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_end_xfer~33 at LCCOMB_X25_Y15_N10
N1L491 = N1L391 & N1L812 & ( !N1L482 # N1_ext_ram_bus_avalon_slave_begins_xfer # N1_wait_for_ext_ram_s1_counter ) # !N1L391 & N1L812 & ( N1_wait_for_ext_ram_s1_counter ) # N1L391 & !N1L812 & ( !N1L482 # N1_wait_for_ext_ram_s1_counter & N1L912 # N1_ext_ram_bus_avalon_slave_begins_xfer ) # !N1L391 & !N1L812 & ( N1_wait_for_ext_ram_s1_counter & N1L912 );


--N1L64 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_read_data_valid_ext_ram_s1_shift_register_in~10 at LCCOMB_X28_Y17_N8
N1L64 = !N1_wait_for_ext_ram_s1_counter & ( !N1L43 & N1L04 & H1_d_read );


--N1L05 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_read_data_valid_lan91c111_s1_shift_register_in~13 at LCCOMB_X27_Y14_N14
N1L05 = !N1_ext_ram_bus_avalon_slave_begins_xfer & ( H1_d_read & N1L891 & N1L482 );


--H1_D_pc[18] is std_2s60:inst|cpu:the_cpu|D_pc[18] at LCFF_X34_Y18_N7
H1_D_pc[18] = AMPP_FUNCTION(VD1L2, H1L851, E1L4, H1_M_stall);


--H1_D_pc[20] is std_2s60:inst|cpu:the_cpu|D_pc[20] at LCFF_X32_Y18_N11
H1_D_pc[20] = AMPP_FUNCTION(VD1L2, H1_F_pc[20], E1L4, H1_M_stall);


--H1_D_pc[19] is std_2s60:inst|cpu:the_cpu|D_pc[19] at LCFF_X32_Y17_N31
H1_D_pc[19] = AMPP_FUNCTION(VD1L2, H1_F_pc[19], E1L4, H1_M_stall);


--H1_D_pc[21] is std_2s60:inst|cpu:the_cpu|D_pc[21] at LCFF_X32_Y17_N9
H1_D_pc[21] = AMPP_FUNCTION(VD1L2, H1L261, E1L4, H1_M_stall);


--H1_D_pc[15] is std_2s60:inst|cpu:the_cpu|D_pc[15] at LCFF_X34_Y18_N27
H1_D_pc[15] = AMPP_FUNCTION(VD1L2, H1_F_pc[15], E1L4, H1_M_stall);


--H1_D_pc[14] is std_2s60:inst|cpu:the_cpu|D_pc[14] at LCFF_X32_Y16_N11
H1_D_pc[14] = AMPP_FUNCTION(VD1L2, H1_F_pc[14], E1L4, GND, H1_M_stall);


--H1_D_pc[17] is std_2s60:inst|cpu:the_cpu|D_pc[17] at LCFF_X33_Y20_N29
H1_D_pc[17] = AMPP_FUNCTION(VD1L2, H1L651, E1L4, H1_M_stall);


--H1_D_pc[16] is std_2s60:inst|cpu:the_cpu|D_pc[16] at LCFF_X33_Y19_N7
H1_D_pc[16] = AMPP_FUNCTION(VD1L2, H1_F_pc[16], E1L4, H1_M_stall);


--N1L852 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value~125 at LCCOMB_X27_Y14_N10
N1L852 = N1_ext_ram_bus_avalon_slave_begins_xfer & ( H1_d_write & N1L891 );


--N1L952 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value~126 at LCCOMB_X27_Y14_N4
N1L952 = N1L791 & N1L891 & ( N1_ext_ram_bus_avalon_slave_begins_xfer ) # !N1L791 & N1L891 & ( N1_ext_ram_bus_avalon_slave_begins_xfer & H1_d_read ) # N1L791 & !N1L891 & ( N1_ext_ram_bus_avalon_slave_begins_xfer );


--N1L752 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value[2]~127 at LCCOMB_X27_Y14_N24
N1L752 = N1_lan91c111_s1_wait_counter[2] & N1L852 # !N1_lan91c111_s1_wait_counter[2] & N1L852 # N1_lan91c111_s1_wait_counter[2] & !N1L852 & ( !N1L952 & (N1_lan91c111_s1_wait_counter[1] # N1_lan91c111_s1_wait_counter[0]) );


--N1L652 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value[1]~128 at LCCOMB_X27_Y14_N28
N1L652 = N1_lan91c111_s1_wait_counter[1] & !N1L852 & ( N1L952 # N1_lan91c111_s1_wait_counter[0] ) # !N1_lan91c111_s1_wait_counter[1] & !N1L852 & ( !N1_lan91c111_s1_wait_counter[0] & N1_lan91c111_s1_wait_counter[2] # N1L952 );


--N1L682 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_or~1 at LCCOMB_X28_Y15_N4
N1L682 = N1L891 & N1L872 # !N1L891 & N1L872 # N1L891 & !N1L872 # !N1L891 & !N1L872 & ( N1L791 );


--N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[2] at LCFF_X28_Y15_N13
N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2] = DFFEAS(N1L002, GLOBAL(VD1L2), !GLOBAL(E1L4),  , N1L682,  ,  ,  ,  );


--N1L191 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner[2]~51 at LCCOMB_X28_Y15_N16
N1L191 = N1L682 & ( N1L002 ) # !N1L682 & ( N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2] );


--N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[1] at LCFF_X27_Y18_N21
N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1] = DFFEAS(N1L891, GLOBAL(VD1L2), !GLOBAL(E1L4),  , N1L782,  ,  ,  ,  );


--N1L091 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner[1]~52 at LCCOMB_X25_Y15_N14
N1L091 = !N1L882 & N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1] # N1L882 & (N1L891);


--N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[0] at LCFF_X27_Y18_N17
N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0] = DFFEAS(N1L791, GLOBAL(VD1L2), !GLOBAL(E1L4),  , N1L782,  ,  ,  ,  );


--N1L981 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner[0]~53 at LCCOMB_X28_Y15_N24
N1L981 = N1L682 & ( N1L791 ) # !N1L682 & ( N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0] );


--N1L581 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~64 at LCCOMB_X25_Y15_N18
N1L581 = N1L981 & N1L091 & ( !N1L791 # !N1L491 ) # !N1L981 & N1L091 & ( !N1L791 # !N1L491 ) # N1L981 & !N1L091 & ( !N1L791 # !N1L491 ) # !N1L981 & !N1L091 & ( !N1L491 & (N1L191) # N1L491 & !N1L791 );


--N1L681 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~65 at LCCOMB_X25_Y15_N20
N1L681 = !N1L43 & N1L491 & ( N1L04 ) # N1L43 & !N1L491 & ( N1L191 ) # !N1L43 & !N1L491 & ( N1L191 );


--N1L781 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~66 at LCCOMB_X25_Y15_N4
N1L781 = N1L002 & N1L091 # !N1L002 & N1L091 & ( !N1L491 ) # N1L002 & !N1L091 & ( N1L491 );


--N1L881 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~67 at LCCOMB_X25_Y15_N2
N1L881 = N1L981 & N1L891 # !N1L981 & N1L891 & ( N1L491 ) # N1L981 & !N1L891 & ( !N1L491 );


--N1L312 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_counter_load_value[1]~67 at LCCOMB_X26_Y15_N10
N1L312 = N1_ext_ram_s1_wait_counter[1] & N1L812 & ( !N1_ext_ram_bus_avalon_slave_begins_xfer & N1_ext_ram_s1_wait_counter[0] # N1_ext_ram_bus_avalon_slave_begins_xfer & (N1L912) ) # !N1_ext_ram_s1_wait_counter[1] & N1L812 & ( N1_ext_ram_bus_avalon_slave_begins_xfer & N1L912 ) # N1_ext_ram_s1_wait_counter[1] & !N1L812 & ( N1_ext_ram_bus_avalon_slave_begins_xfer & N1L912 # N1_ext_ram_s1_wait_counter[0] ) # !N1_ext_ram_s1_wait_counter[1] & !N1L812 & ( N1_ext_ram_bus_avalon_slave_begins_xfer & N1L912 );


--N1L212 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_counter_load_value[0]~68 at LCCOMB_X28_Y15_N2
N1L212 = !N1_ext_ram_bus_avalon_slave_begins_xfer & N1L912 & ( N1_ext_ram_s1_wait_counter[1] & !N1_ext_ram_s1_wait_counter[0] ) # N1_ext_ram_bus_avalon_slave_begins_xfer & !N1L912 & ( N1_ext_ram_s1_wait_counter[1] & !N1_ext_ram_s1_wait_counter[0] # N1L812 ) # !N1_ext_ram_bus_avalon_slave_begins_xfer & !N1L912 & ( N1_ext_ram_s1_wait_counter[1] & !N1_ext_ram_s1_wait_counter[0] );


--BB1_m_next.000010000 is std_2s60:inst|sdram:the_sdram|m_next.000010000 at LCFF_X29_Y3_N15
BB1_m_next.000010000 = DFFEAS(BB1L873, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_m_count[2] is std_2s60:inst|sdram:the_sdram|m_count[2] at LCFF_X29_Y6_N19
BB1_m_count[2] = DFFEAS(BB1L35, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_m_count[1] is std_2s60:inst|sdram:the_sdram|m_count[1] at LCFF_X28_Y9_N11
BB1_m_count[1] = DFFEAS(BB1L75, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L31 is std_2s60:inst|sdram:the_sdram|Select~6420 at LCCOMB_X29_Y7_N18
BB1L31 = BB1_m_state.000000100 & BB1_m_count[2] # !BB1_m_state.000000100 & BB1_m_count[2] # BB1_m_state.000000100 & !BB1_m_count[2] & ( BB1_m_count[1] ) # !BB1_m_state.000000100 & !BB1_m_count[2];


--BB1L41 is std_2s60:inst|sdram:the_sdram|Select~6421 at LCCOMB_X29_Y6_N30
BB1L41 = QD1L842 & ( BB1_m_state.100000000 ) # !QD1L842 & ( BB1_m_state.100000000 & BB1_refresh_request );


--BB1L51 is std_2s60:inst|sdram:the_sdram|Select~6422 at LCCOMB_X29_Y6_N6
BB1L51 = BB1L41 & ( !BB1L524 # BB1_refresh_request );


--BB1L61 is std_2s60:inst|sdram:the_sdram|Select~6423 at LCCOMB_X28_Y6_N12
BB1L61 = BB1L51 # !BB1L51 & ( !BB1L41 & BB1L31 );


--BB1L71 is std_2s60:inst|sdram:the_sdram|Select~6424 at LCCOMB_X29_Y7_N26
BB1L71 = BB1_m_state.000100000 & BB1_m_count[2] # !BB1_m_state.000100000 & BB1_m_count[2] # BB1_m_state.000100000 & !BB1_m_count[2] & ( BB1_m_count[1] ) # !BB1_m_state.000100000 & !BB1_m_count[2];


--BB1_pending is std_2s60:inst|sdram:the_sdram|pending at LCCOMB_X28_Y8_N10
BB1_pending = !QD1L842 & BB1L524 # QD1L842 & !BB1L524 # !QD1L842 & !BB1L524;


--BB1L544 is std_2s60:inst|sdram:the_sdram|reduce_or~96 at LCCOMB_X29_Y9_N18
BB1L544 = !BB1_m_state.000000010 & ( !BB1_m_state.001000000 & !BB1_m_state.010000000 );


--BB1L81 is std_2s60:inst|sdram:the_sdram|Select~6425 at LCCOMB_X29_Y9_N6
BB1L81 = BB1_init_done & ( !BB1L544 # !BB1_m_state.000000001 & (QD1L842 # BB1_refresh_request) ) # !BB1_init_done & ( !BB1_m_state.000000001 # !BB1L544 );


--BB1L91 is std_2s60:inst|sdram:the_sdram|Select~6426 at LCCOMB_X28_Y6_N8
BB1L91 = BB1L81 # !BB1L81 & ( BB1L183 & (BB1_refresh_request & BB1_m_state.000000001 # BB1_pending) );


--BB1L02 is std_2s60:inst|sdram:the_sdram|Select~6427 at LCCOMB_X28_Y6_N4
BB1L02 = BB1L91 & BB1L51 # !BB1L91 & BB1L51 # BB1L91 & !BB1L51 & ( !BB1L31 # !BB1L41 & BB1L71 ) # !BB1L91 & !BB1L51 & ( !BB1L31 # !BB1L41 & !BB1L71 );


--BB1L12 is std_2s60:inst|sdram:the_sdram|Select~6428 at LCCOMB_X28_Y6_N28
BB1L12 = BB1_m_state.000010000 & BB1L02 & ( !BB1L61 & BB1_m_next.000010000 ) # !BB1_m_state.000010000 & BB1L02 & ( !BB1L61 & BB1_m_next.000010000 ) # BB1_m_state.000010000 & !BB1L02 & ( !QD1L442 # BB1L61 ) # !BB1_m_state.000010000 & !BB1L02 & ( !QD1L442 & !BB1L61 );


--BB1_m_next.000001000 is std_2s60:inst|sdram:the_sdram|m_next.000001000 at LCFF_X29_Y3_N21
BB1_m_next.000001000 = DFFEAS(BB1L673, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L22 is std_2s60:inst|sdram:the_sdram|Select~6429 at LCCOMB_X28_Y6_N20
BB1L22 = BB1_m_state.000001000 & BB1L02 & ( BB1_m_next.000001000 & !BB1L61 ) # !BB1_m_state.000001000 & BB1L02 & ( BB1_m_next.000001000 & !BB1L61 ) # BB1_m_state.000001000 & !BB1L02 & ( BB1L61 # QD1L442 ) # !BB1_m_state.000001000 & !BB1L02 & ( QD1L442 & !BB1L61 );


--BB1L32 is std_2s60:inst|sdram:the_sdram|Select~6430 at LCCOMB_X29_Y7_N2
BB1L32 = !BB1_refresh_request & ( QD1_entries[0] # QD1_entries[1] );


--BB1L42 is std_2s60:inst|sdram:the_sdram|Select~6431 at LCCOMB_X29_Y5_N26
BB1L42 = BB1_m_state.000000001 & QD1L842 & ( BB1_refresh_request & BB1L183 & BB1L524 ) # !BB1_m_state.000000001 & QD1L842 & ( BB1L183 & BB1L524 );


--BB1L093 is std_2s60:inst|sdram:the_sdram|m_state.100000000~111 at LCCOMB_X28_Y6_N14
BB1L093 = BB1L32 & ( !BB1_m_state.100000000 & BB1_m_state.000000001 & !BB1L42 ) # !BB1L32 & ( !BB1L42 & (BB1_m_state.000000001 # BB1_init_done) );


--BB1L52 is std_2s60:inst|sdram:the_sdram|Select~6432 at LCCOMB_X28_Y9_N20
BB1L52 = BB1_init_done & ( BB1_refresh_request & !BB1_m_state.000000001 ) # !BB1_init_done & ( !BB1_m_state.000000001 );


--BB1L62 is std_2s60:inst|sdram:the_sdram|Select~6433 at LCCOMB_X29_Y6_N20
BB1L62 = BB1_refresh_request & BB1_m_state.100000000;


--BB1L72 is std_2s60:inst|sdram:the_sdram|Select~6434 at LCCOMB_X29_Y9_N24
BB1L72 = BB1L71 & ( !BB1L544 # BB1_init_done & BB1L52 # BB1L62 ) # !BB1L71;


--BB1L82 is std_2s60:inst|sdram:the_sdram|Select~6435 at LCCOMB_X28_Y6_N16
BB1L82 = BB1L183 & BB1_pending;


--BB1L92 is std_2s60:inst|sdram:the_sdram|Select~6436 at LCCOMB_X28_Y6_N24
BB1L92 = BB1L82 # !BB1L82 & ( !BB1L093 # BB1L72 );


--BB1_m_next.000000001 is std_2s60:inst|sdram:the_sdram|m_next.000000001 at LCFF_X29_Y6_N25
BB1_m_next.000000001 = DFFEAS(BB1L16, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L03 is std_2s60:inst|sdram:the_sdram|Select~6437 at LCCOMB_X28_Y7_N6
BB1L03 = BB1_m_state.000000001 & BB1L92 # !BB1_m_state.000000001 & BB1L92 & ( !BB1L544 # BB1_init_done ) # BB1_m_state.000000001 & !BB1L92 & ( BB1_m_next.000000001 # BB1L31 ) # !BB1_m_state.000000001 & !BB1L92 & ( !BB1L31 & BB1_m_next.000000001 );


--BB1L13 is std_2s60:inst|sdram:the_sdram|Select~6438 at LCCOMB_X29_Y6_N0
BB1L13 = BB1_m_state.010000000 & BB1L31 & ( !BB1L92 ) # BB1_m_state.010000000 & !BB1L31 & ( BB1_m_next.010000000 & !BB1L92 ) # !BB1_m_state.010000000 & !BB1L31 & ( BB1_m_next.010000000 & !BB1L92 );


--BB1_i_state.101 is std_2s60:inst|sdram:the_sdram|i_state.101 at LCFF_X30_Y9_N23
BB1_i_state.101 = DFFEAS(BB1L452, GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1L26,  ,  ,  ,  );


--BB1_i_state.001 is std_2s60:inst|sdram:the_sdram|i_state.001 at LCFF_X30_Y9_N1
BB1_i_state.001 = DFFEAS(BB1L36, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_i_state.000 is std_2s60:inst|sdram:the_sdram|i_state.000 at LCFF_X30_Y9_N25
BB1_i_state.000 = DFFEAS(BB1L46, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_i_state.011 is std_2s60:inst|sdram:the_sdram|i_state.011 at LCFF_X30_Y9_N7
BB1_i_state.011 = DFFEAS(BB1L66, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L23 is std_2s60:inst|sdram:the_sdram|Select~6439 at LCCOMB_X30_Y8_N2
BB1L23 = !BB1_i_state.011 & ( BB1_i_state.000 & !BB1_i_state.001 & (!BB1_i_state.101 # BB1_i_cmd[1]) );


--BB1L33 is std_2s60:inst|sdram:the_sdram|Select~6440 at LCCOMB_X28_Y8_N4
BB1L33 = BB1_m_state.000001000 & BB1_pending # !BB1_m_state.000001000 & BB1_pending # BB1_m_state.000001000 & !BB1_pending & ( BB1_refresh_request ) # !BB1_m_state.000001000 & !BB1_pending & ( !BB1_m_state.000010000 # BB1_refresh_request );


--BB1L43 is std_2s60:inst|sdram:the_sdram|Select~6441 at LCCOMB_X29_Y5_N16
BB1L43 = BB1L32 & BB1_m_state.100000000 & ( !BB1L33 # BB1L524 # BB1L5 ) # !BB1L32 & BB1_m_state.100000000 & ( !BB1L33 ) # BB1L32 & !BB1_m_state.100000000 & ( !BB1L33 # BB1L5 ) # !BB1L32 & !BB1_m_state.100000000 & ( !BB1L33 );


--CB1L67 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_grant_vector[0]~103 at LCCOMB_X28_Y17_N10
CB1L67 = CB1L32 & ( !CB1_sdram_s1_arb_addend[0] # CB1_sdram_s1_arb_addend[1] & !CB1L5 );


--CB1_sdram_s1_in_a_write_cycle is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_in_a_write_cycle at LCCOMB_X28_Y17_N16
CB1_sdram_s1_in_a_write_cycle = CB1L5 & ( !H1_d_write # !CB1_sdram_s1_arb_addend[1] & (CB1L32 # CB1_sdram_s1_arb_addend[0]) ) # !CB1L5;


--CB1L77 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_in_a_read_cycle~13 at LCCOMB_X28_Y17_N12
CB1L77 = CB1L32 & ( CB1_sdram_s1_arb_addend[1] & H1_d_read & CB1L5 ) # !CB1L32 & ( H1_d_read & CB1L5 & (!CB1_sdram_s1_arb_addend[0] # CB1_sdram_s1_arb_addend[1]) );


--BB1L222 is std_2s60:inst|sdram:the_sdram|comb~39 at LCCOMB_X28_Y17_N22
BB1L222 = CB1_sdram_s1_in_a_write_cycle & ( QD1L742 & (CB1L77 # CB1L67) ) # !CB1_sdram_s1_in_a_write_cycle & ( QD1L742 );


--QD1L5 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]~263 at LCCOMB_X29_Y16_N26
QD1L5 = BB1L222 & ( !QD1_entries[1] $ (!QD1_entries[0] # BB1_f_select) ) # !BB1L222 & ( !QD1_entries[1] $ (!BB1_f_select # QD1_entries[0]) );


--QD1L3 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]~264 at LCCOMB_X29_Y16_N0
QD1L3 = BB1L222 & ( !BB1_f_select & !QD1_entries[1] & !QD1_entries[0] # BB1_f_select & (QD1_entries[0]) ) # !BB1L222 & ( !BB1_f_select $ !QD1_entries[0] );


--BB1L021 is std_2s60:inst|sdram:the_sdram|active_cs_n~65 at LCCOMB_X28_Y5_N18
BB1L021 = QD1L842 & ( BB1_refresh_request ) # !QD1L842 & ( BB1_active_cs_n # BB1_refresh_request );


--BB1L121 is std_2s60:inst|sdram:the_sdram|active_cs_n~66 at LCCOMB_X28_Y5_N4
BB1L121 = E1_data_out & ( BB1L5 );


--QD1L032 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[48]~555 at LCCOMB_X27_Y8_N6
QD1L032 = QD1_entry_0[48] & ( !QD1_rd_address # QD1_entry_1[48] ) # !QD1_entry_0[48] & ( QD1_entry_1[48] & QD1_rd_address );


--BB1L161 is std_2s60:inst|sdram:the_sdram|active_rnw~155 at LCCOMB_X28_Y5_N6
BB1L161 = QD1L842 & ( !BB1_m_state.100000000 & (BB1L5) # BB1_m_state.100000000 & BB1L524 ) # !QD1L842 & ( BB1_m_state.100000000 & BB1L524 & BB1L5 );


--BB1L261 is std_2s60:inst|sdram:the_sdram|active_rnw~156 at LCCOMB_X28_Y8_N22
BB1L261 = BB1L33 & ( !BB1_refresh_request & BB1L161 & E1_data_out ) # !BB1L33 & ( E1_data_out );


--CB1L1 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|add~424 at LCCOMB_X28_Y11_N28
CB1L1 = CB1L5 & CB1L32 & ( !CB1_sdram_s1_arb_addend[1] ) # CB1L5 & !CB1L32 & ( CB1_sdram_s1_arb_addend[0] & !CB1_sdram_s1_arb_addend[1] ) # !CB1L5 & !CB1L32 & ( !CB1_sdram_s1_arb_addend[0] $ CB1_sdram_s1_arb_addend[1] );


--CB1L75 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[12]~198 at LCCOMB_X28_Y10_N18
CB1L75 = CB1L1 & CB1L5 & ( H1_ic_fill_tag[2] ) # !CB1L1 & CB1L5 & ( H1_M_alu_result[14] ) # CB1L1 & !CB1L5 & ( H1_ic_fill_tag[2] ) # !CB1L1 & !CB1L5 & ( H1_ic_fill_tag[2] );


--QD1_wr_address is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address at LCFF_X29_Y16_N11
QD1_wr_address = DFFEAS(QD1L052, GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1L222,  ,  ,  ,  );


--QD1L861 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[58]~0 at LCCOMB_X28_Y17_N18
QD1L861 = QD1_wr_address & ( BB1L222 );


--QD1L88 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[58]~0 at LCCOMB_X28_Y17_N0
QD1L88 = !QD1_wr_address & BB1L222;


--CB1L36 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[18]~199 at LCCOMB_X28_Y7_N24
CB1L36 = H1_ic_fill_tag[8] & CB1L1 # H1_ic_fill_tag[8] & !CB1L1 & ( !CB1L5 # H1_M_alu_result[20] ) # !H1_ic_fill_tag[8] & !CB1L1 & ( CB1L5 & H1_M_alu_result[20] );


--CB1L16 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[16]~200 at LCCOMB_X30_Y8_N16
CB1L16 = CB1L1 & ( H1_ic_fill_tag[6] ) # !CB1L1 & ( !CB1L5 & (H1_ic_fill_tag[6]) # CB1L5 & H1_M_alu_result[18] );


--CB1L95 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[14]~201 at LCCOMB_X26_Y8_N6
CB1L95 = CB1L5 & CB1L1 & ( H1_ic_fill_tag[4] ) # !CB1L5 & CB1L1 & ( H1_ic_fill_tag[4] ) # CB1L5 & !CB1L1 & ( H1_M_alu_result[16] ) # !CB1L5 & !CB1L1 & ( H1_ic_fill_tag[4] );


--CB1L46 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[19]~202 at LCCOMB_X28_Y13_N26
CB1L46 = CB1L1 & ( H1_ic_fill_tag[9] ) # !CB1L1 & ( !CB1L5 & (H1_ic_fill_tag[9]) # CB1L5 & H1_M_alu_result[21] );


--CB1L56 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[20]~203 at LCCOMB_X27_Y9_N0
CB1L56 = CB1L5 & ( !CB1L1 & H1_M_alu_result[22] # CB1L1 & (H1_ic_fill_tag[10]) ) # !CB1L5 & ( H1_ic_fill_tag[10] );


--CB1L65 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[11]~204 at LCCOMB_X27_Y9_N16
CB1L65 = H1_M_alu_result[13] & CB1L5 & ( !CB1L1 # H1_ic_fill_tag[1] ) # !H1_M_alu_result[13] & CB1L5 & ( H1_ic_fill_tag[1] & CB1L1 ) # H1_M_alu_result[13] & !CB1L5 & ( H1_ic_fill_tag[1] ) # !H1_M_alu_result[13] & !CB1L5 & ( H1_ic_fill_tag[1] );


--CB1L66 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[21]~205 at LCCOMB_X28_Y10_N14
CB1L66 = CB1L1 & H1_ic_fill_tag[11] # !CB1L1 & H1_ic_fill_tag[11] & ( !CB1L5 # H1_M_alu_result[23] ) # !CB1L1 & !H1_ic_fill_tag[11] & ( H1_M_alu_result[23] & CB1L5 );


--CB1L55 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[10]~206 at LCCOMB_X27_Y8_N10
CB1L55 = CB1L1 & ( H1_ic_fill_tag[0] ) # !CB1L1 & ( !CB1L5 & H1_ic_fill_tag[0] # CB1L5 & (H1_M_alu_result[12]) );


--CB1L35 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[8]~207 at LCCOMB_X27_Y8_N28
CB1L35 = H1_M_alu_result[10] & CB1L1 & ( H1_ic_fill_line[5] ) # !H1_M_alu_result[10] & CB1L1 & ( H1_ic_fill_line[5] ) # H1_M_alu_result[10] & !CB1L1 & ( CB1L5 # H1_ic_fill_line[5] ) # !H1_M_alu_result[10] & !CB1L1 & ( H1_ic_fill_line[5] & !CB1L5 );


--QD1L732 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[53]~556 at LCCOMB_X29_Y10_N0
QD1L732 = QD1_entry_1[53] & ( QD1_entry_0[53] # QD1_rd_address ) # !QD1_entry_1[53] & ( !QD1_rd_address & QD1_entry_0[53] );


--CB1L26 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[17]~208 at LCCOMB_X29_Y10_N6
CB1L26 = CB1L5 & ( !CB1L1 & H1_M_alu_result[19] # CB1L1 & (H1_ic_fill_tag[7]) ) # !CB1L5 & ( H1_ic_fill_tag[7] );


--CB1L06 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[15]~209 at LCCOMB_X29_Y9_N0
CB1L06 = CB1L1 & ( H1_ic_fill_tag[5] ) # !CB1L1 & ( !CB1L5 & (H1_ic_fill_tag[5]) # CB1L5 & H1_M_alu_result[17] );


--QD1L132 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[49]~557 at LCCOMB_X27_Y5_N8
QD1L132 = QD1_entry_0[49] & ( !QD1_rd_address # QD1_entry_1[49] ) # !QD1_entry_0[49] & ( QD1_entry_1[49] & QD1_rd_address );


--CB1L85 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[13]~210 at LCCOMB_X26_Y5_N14
CB1L85 = CB1L5 & CB1L1 & ( H1_ic_fill_tag[3] ) # !CB1L5 & CB1L1 & ( H1_ic_fill_tag[3] ) # CB1L5 & !CB1L1 & ( H1_M_alu_result[15] ) # !CB1L5 & !CB1L1 & ( H1_ic_fill_tag[3] );


--CB1L45 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[9]~211 at LCCOMB_X29_Y10_N28
CB1L45 = H1_M_alu_result[11] & CB1L5 & ( !CB1L1 # H1_ic_fill_line[6] ) # !H1_M_alu_result[11] & CB1L5 & ( H1_ic_fill_line[6] & CB1L1 ) # H1_M_alu_result[11] & !CB1L5 & ( H1_ic_fill_line[6] ) # !H1_M_alu_result[11] & !CB1L5 & ( H1_ic_fill_line[6] );


--BB1_ack_refresh_request is std_2s60:inst|sdram:the_sdram|ack_refresh_request at LCFF_X30_Y7_N17
BB1_ack_refresh_request = DFFEAS(BB1L76, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[2] is std_2s60:inst|sdram:the_sdram|refresh_counter[2] at LCFF_X26_Y10_N5
BB1_refresh_counter[2] = DFFEAS(BB1L271, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , BB1L934,  );


--BB1_refresh_counter[0] is std_2s60:inst|sdram:the_sdram|refresh_counter[0] at LCFF_X26_Y10_N1
BB1_refresh_counter[0] = DFFEAS(BB1L461, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , BB1L934,  );


--BB1_refresh_counter[4] is std_2s60:inst|sdram:the_sdram|refresh_counter[4] at LCFF_X26_Y9_N29
BB1_refresh_counter[4] = DFFEAS(BB1L354, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[11] is std_2s60:inst|sdram:the_sdram|refresh_counter[11] at LCFF_X26_Y10_N23
BB1_refresh_counter[11] = DFFEAS(BB1L802, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , BB1L934,  );


--BB1_refresh_counter[3] is std_2s60:inst|sdram:the_sdram|refresh_counter[3] at LCFF_X26_Y10_N7
BB1_refresh_counter[3] = DFFEAS(BB1L671, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[13] is std_2s60:inst|sdram:the_sdram|refresh_counter[13] at LCFF_X26_Y9_N3
BB1_refresh_counter[13] = DFFEAS(BB1L564, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L044 is std_2s60:inst|sdram:the_sdram|reduce_nor~90 at LCCOMB_X26_Y9_N10
BB1L044 = BB1_refresh_counter[13] & !BB1_refresh_counter[3] & ( !BB1_refresh_counter[11] & BB1_refresh_counter[4] );


--BB1_refresh_counter[8] is std_2s60:inst|sdram:the_sdram|refresh_counter[8] at LCFF_X26_Y9_N19
BB1_refresh_counter[8] = DFFEAS(BB1L664, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[6] is std_2s60:inst|sdram:the_sdram|refresh_counter[6] at LCFF_X26_Y10_N13
BB1_refresh_counter[6] = DFFEAS(BB1L881, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , BB1L934,  );


--BB1_refresh_counter[10] is std_2s60:inst|sdram:the_sdram|refresh_counter[10] at LCFF_X27_Y10_N19
BB1_refresh_counter[10] = DFFEAS(BB1L164, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[5] is std_2s60:inst|sdram:the_sdram|refresh_counter[5] at LCFF_X26_Y10_N11
BB1_refresh_counter[5] = DFFEAS(BB1L481, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , BB1L934,  );


--BB1L144 is std_2s60:inst|sdram:the_sdram|reduce_nor~91 at LCCOMB_X26_Y10_N30
BB1L144 = !BB1_refresh_counter[5] & ( BB1_refresh_counter[10] & BB1_refresh_counter[8] & !BB1_refresh_counter[6] );


--BB1_refresh_counter[1] is std_2s60:inst|sdram:the_sdram|refresh_counter[1] at LCFF_X26_Y10_N3
BB1_refresh_counter[1] = DFFEAS(BB1L861, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[7] is std_2s60:inst|sdram:the_sdram|refresh_counter[7] at LCFF_X26_Y10_N15
BB1_refresh_counter[7] = DFFEAS(BB1L291, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , BB1L934,  );


--BB1_refresh_counter[9] is std_2s60:inst|sdram:the_sdram|refresh_counter[9] at LCFF_X26_Y9_N21
BB1_refresh_counter[9] = DFFEAS(BB1L954, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[12] is std_2s60:inst|sdram:the_sdram|refresh_counter[12] at LCFF_X26_Y10_N25
BB1_refresh_counter[12] = DFFEAS(BB1L212, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , BB1L934,  );


--BB1L244 is std_2s60:inst|sdram:the_sdram|reduce_nor~92 at LCCOMB_X26_Y10_N28
BB1L244 = !BB1_refresh_counter[7] & ( BB1_refresh_counter[9] & !BB1_refresh_counter[1] & !BB1_refresh_counter[12] );


--BB1L934 is std_2s60:inst|sdram:the_sdram|reduce_nor~0 at LCCOMB_X26_Y9_N26
BB1L934 = BB1L144 & !BB1_refresh_counter[0] & ( !BB1_refresh_counter[2] & BB1L044 & BB1L244 );


--BB1L864 is std_2s60:inst|sdram:the_sdram|refresh_request~126 at LCCOMB_X28_Y7_N18
BB1L864 = BB1_refresh_request & BB1L934 & ( !BB1_ack_refresh_request & BB1_init_done ) # !BB1_refresh_request & BB1L934 & ( !BB1_ack_refresh_request & BB1_init_done ) # BB1_refresh_request & !BB1L934 & ( !BB1_ack_refresh_request & BB1_init_done );


--BB1L53 is std_2s60:inst|sdram:the_sdram|Select~6442 at LCCOMB_X29_Y9_N30
BB1L53 = !BB1L62 & ( !BB1L71 # BB1L544 & BB1L52 & BB1_init_done );


--BB1L1 is std_2s60:inst|sdram:the_sdram|LessThan~88 at LCCOMB_X29_Y7_N10
BB1L1 = BB1_m_count[2] # !BB1_m_count[2] & ( BB1_m_count[1] );


--BB1L63 is std_2s60:inst|sdram:the_sdram|Select~6443 at LCCOMB_X28_Y9_N12
BB1L63 = BB1L32 & BB1L544 & ( BB1_m_state.100000000 # BB1L5 # BB1L52 ) # !BB1L32 & BB1L544 & ( BB1L52 ) # BB1L32 & !BB1L544 # !BB1L32 & !BB1L544;


--BB1L73 is std_2s60:inst|sdram:the_sdram|Select~6444 at LCCOMB_X28_Y9_N0
BB1L73 = BB1_pending & BB1_refresh_request & ( !BB1L71 $ !BB1L62 $ (BB1L183 # BB1L63) ) # !BB1_pending & BB1_refresh_request & ( !BB1L71 $ !BB1L62 $ (BB1L183 # BB1L63) ) # BB1_pending & !BB1_refresh_request & ( !BB1L71 $ !BB1L62 $ (BB1L183 # BB1L63) ) # !BB1_pending & !BB1_refresh_request & ( !BB1L63 $ !BB1L71 $ BB1L62 );


--BB1L83 is std_2s60:inst|sdram:the_sdram|Select~6445 at LCCOMB_X29_Y6_N22
BB1L83 = QD1L842 & ( BB1_refresh_request & BB1L183 & BB1L524 );


--BB1L93 is std_2s60:inst|sdram:the_sdram|Select~6446 at LCCOMB_X29_Y9_N2
BB1L93 = BB1L83 & ( BB1L71 & (!BB1L544 # BB1_m_state.000000001) ) # !BB1L83 & ( !BB1L544 & BB1L71 );


--BB1L04 is std_2s60:inst|sdram:the_sdram|Select~6447 at LCCOMB_X28_Y9_N22
BB1L04 = BB1L93 & ( !BB1L73 # BB1L1 & BB1_m_state.000000100 ) # !BB1L93 & ( !BB1L73 & BB1L62 # BB1L73 & (BB1L1 & BB1_m_state.000000100) );


--BB1L14 is std_2s60:inst|sdram:the_sdram|Select~6448 at LCCOMB_X29_Y6_N12
BB1L14 = BB1L524 & BB1L183 & ( !BB1_m_state.001000000 & BB1_refresh_request & QD1L842 ) # BB1L524 & !BB1L183 & ( !BB1_m_state.001000000 & (!BB1_m_state.100000000 # BB1_refresh_request) ) # !BB1L524 & !BB1L183 & ( !BB1_m_state.001000000 & (!BB1_m_state.100000000 # QD1L842 # BB1_refresh_request) );


--BB1L24 is std_2s60:inst|sdram:the_sdram|Select~6449 at LCCOMB_X29_Y9_N8
BB1L24 = BB1_m_next.010000000 & BB1L14 & ( !BB1L6 # BB1L5 ) # !BB1_m_next.010000000 & BB1L14 & ( BB1_refresh_request & BB1L5 ) # BB1_m_next.010000000 & !BB1L14 # !BB1_m_next.010000000 & !BB1L14 & ( BB1_refresh_request & BB1L5 );


--BB1L34 is std_2s60:inst|sdram:the_sdram|Select~6450 at LCCOMB_X30_Y8_N30
BB1L34 = BB1_i_state.000 & ( !BB1_i_state.101 # BB1_i_cmd[3] );


--BB1L44 is std_2s60:inst|sdram:the_sdram|Select~6451 at LCCOMB_X29_Y7_N22
BB1L44 = BB1L32 & BB1L5;


--BB1L54 is std_2s60:inst|sdram:the_sdram|Select~6452 at LCCOMB_X30_Y8_N24
BB1L54 = BB1_i_cmd[2] & !BB1_i_state.011 & ( BB1_i_state.000 ) # !BB1_i_cmd[2] & !BB1_i_state.011 & ( !BB1_i_state.101 & BB1_i_state.000 );


--BB1_i_state.010 is std_2s60:inst|sdram:the_sdram|i_state.010 at LCFF_X30_Y8_N15
BB1_i_state.010 = DFFEAS(BB1L86, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L64 is std_2s60:inst|sdram:the_sdram|Select~6453 at LCCOMB_X30_Y8_N20
BB1L64 = BB1_i_cmd[0] & !BB1_i_state.011 & ( BB1_i_state.000 & !BB1_i_state.010 ) # !BB1_i_cmd[0] & !BB1_i_state.011 & ( BB1_i_state.000 & !BB1_i_state.101 & !BB1_i_state.010 );


--H1_D_iw[0] is std_2s60:inst|cpu:the_cpu|D_iw[0] at LCFF_X30_Y23_N23
H1_D_iw[0] = AMPP_FUNCTION(VD1L2, H1L568, E1L4, H1L798, H1_M_stall);


--H1_D_iw[1] is std_2s60:inst|cpu:the_cpu|D_iw[1] at LCFF_X30_Y27_N23
H1_D_iw[1] = AMPP_FUNCTION(VD1L2, H1L668, E1L4, H1_M_stall);


--H1_D_iw[2] is std_2s60:inst|cpu:the_cpu|D_iw[2] at LCFF_X30_Y18_N29
H1_D_iw[2] = AMPP_FUNCTION(VD1L2, H1L768, E1L4, H1L798, H1_M_stall);


--H1_D_iw[4] is std_2s60:inst|cpu:the_cpu|D_iw[4] at LCFF_X30_Y27_N15
H1_D_iw[4] = AMPP_FUNCTION(VD1L2, H1L968, E1L4, H1_M_stall);


--H1_D_iw[5] is std_2s60:inst|cpu:the_cpu|D_iw[5] at LCFF_X30_Y27_N25
H1_D_iw[5] = AMPP_FUNCTION(VD1L2, H1L078, E1L4, H1_M_stall);


--H1_D_iw[3] is std_2s60:inst|cpu:the_cpu|D_iw[3] at LCFF_X30_Y18_N17
H1_D_iw[3] = AMPP_FUNCTION(VD1L2, H1L868, E1L4, H1_M_stall);


--H1L801 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1128 at LCCOMB_X27_Y19_N24
H1L801 = AMPP_FUNCTION(!H1_D_iw[1], !H1_D_iw[0], !H1_D_iw[2], !H1_D_iw[5], !H1_D_iw[4], !H1_D_iw[3]);


--H1L901 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1129 at LCCOMB_X27_Y27_N26
H1L901 = AMPP_FUNCTION(!H1_D_iw[5], !H1_D_iw[2], !H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[4], !H1_D_iw[3]);


--H1L011 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1130 at LCCOMB_X27_Y27_N24
H1L011 = AMPP_FUNCTION(!H1_D_iw[5], !H1_D_iw[2], !H1_D_iw[1], !H1_D_iw[0], !H1_D_iw[3], !H1_D_iw[4]);


--H1L111 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1131 at LCCOMB_X27_Y19_N4
H1L111 = AMPP_FUNCTION(!H1_D_iw[1], !H1_D_iw[5], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[0], !H1_D_iw[4]);


--H1L572 is std_2s60:inst|cpu:the_cpu|D_wr_dst_reg~47 at LCCOMB_X27_Y19_N30
H1L572 = AMPP_FUNCTION(!H1L011, !H1L801, !H1L772, !H1L901, !H1L111);


--H1_D_iw[16] is std_2s60:inst|cpu:the_cpu|D_iw[16] at LCFF_X32_Y24_N13
H1_D_iw[16] = AMPP_FUNCTION(VD1L2, H1L188, E1L4, H1_M_stall);


--H1_D_iw[14] is std_2s60:inst|cpu:the_cpu|D_iw[14] at LCFF_X32_Y24_N11
H1_D_iw[14] = AMPP_FUNCTION(VD1L2, H1L978, E1L4, H1L798, H1_M_stall);


--H1_D_iw[15] is std_2s60:inst|cpu:the_cpu|D_iw[15] at LCFF_X32_Y25_N25
H1_D_iw[15] = AMPP_FUNCTION(VD1L2, H1L088, E1L4, H1_M_stall);


--H1_D_iw[11] is std_2s60:inst|cpu:the_cpu|D_iw[11] at LCFF_X30_Y23_N27
H1_D_iw[11] = AMPP_FUNCTION(VD1L2, H1L678, E1L4, H1_M_stall);


--H1_D_iw[13] is std_2s60:inst|cpu:the_cpu|D_iw[13] at LCFF_X30_Y23_N1
H1_D_iw[13] = AMPP_FUNCTION(VD1L2, H1L878, E1L4, H1_M_stall);


--H1_D_iw[12] is std_2s60:inst|cpu:the_cpu|D_iw[12] at LCFF_X30_Y23_N21
H1_D_iw[12] = AMPP_FUNCTION(VD1L2, H1L778, E1L4, H1L798, H1_M_stall);


--H1L211 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1132 at LCCOMB_X30_Y27_N18
H1L211 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[5], !H1_D_iw[4], !H1_D_iw[3], !H1_D_iw[2], !H1_D_iw[1]);


--H1L35 is std_2s60:inst|cpu:the_cpu|D_ctrl_rot~30 at LCCOMB_X28_Y27_N20
H1L35 = AMPP_FUNCTION(!H1_D_iw[13], !H1_D_iw[12], !H1L211);


--H1L9702 is std_2s60:inst|cpu:the_cpu|reduce_nor~693 at LCCOMB_X28_Y27_N14
H1L9702 = AMPP_FUNCTION(!H1_D_iw[11], !H1_D_iw[12], !H1_D_iw[15]);


--H1L85 is std_2s60:inst|cpu:the_cpu|D_ctrl_src2_is_imm~53 at LCCOMB_X28_Y27_N18
H1L85 = AMPP_FUNCTION(!H1L9702, !H1_D_iw[14], !H1L211, !H1_D_iw[13]);


--H1L95 is std_2s60:inst|cpu:the_cpu|D_ctrl_src2_is_imm~54 at LCCOMB_X28_Y27_N30
H1L95 = AMPP_FUNCTION(!H1_D_iw[14], !H1_D_iw[15], !H1L85, !H1_D_iw[11], !H1L35);


--H1L06 is std_2s60:inst|cpu:the_cpu|D_ctrl_src2_is_imm~55 at LCCOMB_X30_Y25_N30
H1L06 = AMPP_FUNCTION(!H1L32, !H1L672, !H1L95, !H1L572);


--H1_D_iw[25] is std_2s60:inst|cpu:the_cpu|D_iw[25] at LCFF_X32_Y24_N27
H1_D_iw[25] = AMPP_FUNCTION(VD1L2, H1L098, E1L4, H1L798, H1_M_stall);


--H1_E_dst_regnum[3] is std_2s60:inst|cpu:the_cpu|E_dst_regnum[3] at LCFF_X33_Y25_N19
H1_E_dst_regnum[3] = AMPP_FUNCTION(VD1L2, H1L56, E1L4, H1_M_stall);


--H1_D_iw[22] is std_2s60:inst|cpu:the_cpu|D_iw[22] at LCFF_X32_Y24_N9
H1_D_iw[22] = AMPP_FUNCTION(VD1L2, H1L788, E1L4, H1L798, H1_M_stall);


--H1_E_dst_regnum[0] is std_2s60:inst|cpu:the_cpu|E_dst_regnum[0] at LCFF_X34_Y26_N3
H1_E_dst_regnum[0] = AMPP_FUNCTION(VD1L2, H1L26, E1L4, H1_M_stall);


--H1L232 is std_2s60:inst|cpu:the_cpu|D_src2_hazard_E~19 at LCCOMB_X34_Y26_N4
H1L232 = AMPP_FUNCTION(!H1_E_dst_regnum[3], !H1_D_iw[25], !H1_D_iw[22], !H1_E_dst_regnum[0]);


--H1_D_iw[26] is std_2s60:inst|cpu:the_cpu|D_iw[26] at LCFF_X30_Y27_N21
H1_D_iw[26] = AMPP_FUNCTION(VD1L2, H1L198, E1L4, H1L798, H1_M_stall);


--H1_E_dst_regnum[4] is std_2s60:inst|cpu:the_cpu|E_dst_regnum[4] at LCFF_X33_Y25_N25
H1_E_dst_regnum[4] = AMPP_FUNCTION(VD1L2, H1L66, E1L4, H1_M_stall);


--H1_D_iw[24] is std_2s60:inst|cpu:the_cpu|D_iw[24] at LCFF_X32_Y24_N29
H1_D_iw[24] = AMPP_FUNCTION(VD1L2, H1L988, E1L4, H1L798, H1_M_stall);


--H1_E_dst_regnum[2] is std_2s60:inst|cpu:the_cpu|E_dst_regnum[2] at LCFF_X33_Y25_N15
H1_E_dst_regnum[2] = AMPP_FUNCTION(VD1L2, H1L46, E1L4, H1_M_stall);


--H1_D_iw[23] is std_2s60:inst|cpu:the_cpu|D_iw[23] at LCFF_X32_Y24_N5
H1_D_iw[23] = AMPP_FUNCTION(VD1L2, H1L888, E1L4, H1L798, H1_M_stall);


--H1_E_dst_regnum[1] is std_2s60:inst|cpu:the_cpu|E_dst_regnum[1] at LCFF_X33_Y25_N31
H1_E_dst_regnum[1] = AMPP_FUNCTION(VD1L2, H1L36, E1L4, H1_M_stall);


--H1L332 is std_2s60:inst|cpu:the_cpu|D_src2_hazard_E~20 at LCCOMB_X32_Y23_N6
H1L332 = AMPP_FUNCTION(!H1_E_dst_regnum[1], !H1_D_iw[23], !H1_D_iw[24], !H1_E_dst_regnum[2]);


--H1_E_wr_dst_reg_from_D is std_2s60:inst|cpu:the_cpu|E_wr_dst_reg_from_D at LCFF_X27_Y22_N7
H1_E_wr_dst_reg_from_D = AMPP_FUNCTION(VD1L2, H1_D_wr_dst_reg, E1L4, H1_M_stall);


--H1L338 is std_2s60:inst|cpu:the_cpu|E_wr_dst_reg~30 at LCCOMB_X30_Y22_N6
H1L338 = AMPP_FUNCTION(!H1_M_pipe_flush, !H1_E_hbreak_req, !H1_E_wr_dst_reg_from_D);


--H1_D_src2_hazard_E is std_2s60:inst|cpu:the_cpu|D_src2_hazard_E at LCCOMB_X30_Y25_N4
H1_D_src2_hazard_E = AMPP_FUNCTION(!H1L332, !H1_E_dst_regnum[4], !H1L32, !H1_D_iw[26], !H1L338, !H1L232);


--H1_M_shift_rot_by_zero is std_2s60:inst|cpu:the_cpu|M_shift_rot_by_zero at LCFF_X33_Y23_N5
H1_M_shift_rot_by_zero = AMPP_FUNCTION(VD1L2, H1_E_shift_rot_by_zero, E1L4, H1_M_stall);


--H1_M_ctrl_shift_right is std_2s60:inst|cpu:the_cpu|M_ctrl_shift_right at LCFF_X33_Y23_N1
H1_M_ctrl_shift_right = AMPP_FUNCTION(VD1L2, H1_E_ctrl_shift_right, E1L4, GND, H1_M_stall);


--H1L8601 is std_2s60:inst|cpu:the_cpu|M_mul_cell_result_sel~0 at LCCOMB_X33_Y23_N0
H1L8601 = AMPP_FUNCTION(!H1_M_ctrl_shift_right, !H1_M_shift_rot_by_zero);


--H1_M_ctrl_mulx is std_2s60:inst|cpu:the_cpu|M_ctrl_mulx at LCFF_X30_Y26_N25
H1_M_ctrl_mulx = AMPP_FUNCTION(VD1L2, H1_E_ctrl_mulx, E1L4, GND, H1_M_stall);


--H1_M_ctrl_rot is std_2s60:inst|cpu:the_cpu|M_ctrl_rot at LCFF_X27_Y21_N27
H1_M_ctrl_rot = AMPP_FUNCTION(VD1L2, H1_E_ctrl_rot, E1L4, GND, H1_M_stall);


--AC1_result[0] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[0] at DSPOUT_X35_Y22_N2
--DSP Block Operation Mode: Simple Multiplier (36-bit)
AC1_result[0] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, VD1L2, E1L4, GND);

--AC1_result[1] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[1] at DSPOUT_X35_Y22_N2
AC1_result[1] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, VD1L2, E1L4, GND);

--AC1_result[2] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[2] at DSPOUT_X35_Y22_N2
AC1_result[2] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, VD1L2, E1L4, GND);

--AC1_result[3] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[3] at DSPOUT_X35_Y22_N2
AC1_result[3] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, VD1L2, E1L4, GND);

--AC1_result[4] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[4] at DSPOUT_X35_Y22_N2
AC1_result[4] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, VD1L2, E1L4, GND);

--AC1_result[5] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[5] at DSPOUT_X35_Y22_N2
AC1_result[5] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, VD1L2, E1L4, GND);

--AC1_result[6] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[6] at DSPOUT_X35_Y22_N2
AC1_result[6] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, VD1L2, E1L4, GND);

--AC1_result[7] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[7] at DSPOUT_X35_Y22_N2
AC1_result[7] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, VD1L2, E1L4, GND);

--AC1_result[8] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[8] at DSPOUT_X35_Y22_N2
AC1_result[8] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, VD1L2, E1L4, GND);

--AC1_result[9] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[9] at DSPOUT_X35_Y22_N2
AC1_result[9] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, VD1L2, E1L4, GND);

--AC1_result[10] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[10] at DSPOUT_X35_Y22_N2
AC1_result[10] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, VD1L2, E1L4, GND);

--AC1_result[11] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[11] at DSPOUT_X35_Y22_N2
AC1_result[11] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, VD1L2, E1L4, GND);

--AC1_result[12] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[12] at DSPOUT_X35_Y22_N2
AC1_result[12] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1_mac_mult3, AC1_mac_mult4, VD1L2, E1L4, GND);

--AC1_result[13] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[13] at DSPOUT_X35_Y22_N2
AC1_result[13] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1_mac_mult3, AC1L812, AC1_mac_mult4, AC1L623, VD1L2, E1L4, GND);

--AC1_result[14] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[14] at DSPOUT_X35_Y22_N2
AC1_result[14] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1_mac_mult3, AC1L812, AC1L912, AC1_mac_mult4, AC1L623, AC1L723, VD1L2, E1L4, GND);

--AC1_result[15] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[15] at DSPOUT_X35_Y22_N2
AC1_result[15] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, VD1L2, E1L4, GND);

--AC1_result[16] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[16] at DSPOUT_X35_Y22_N2
AC1_result[16] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, VD1L2, E1L4, GND);

--AC1_result[17] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[17] at DSPOUT_X35_Y22_N2
AC1_result[17] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, VD1L2, E1L4, GND);

--AC1_result[18] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[18] at DSPOUT_X35_Y22_N2
AC1_result[18] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, VD1L2, E1L4, GND);

--AC1_result[19] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[19] at DSPOUT_X35_Y22_N2
AC1_result[19] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, VD1L2, E1L4, GND);

--AC1_result[20] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[20] at DSPOUT_X35_Y22_N2
AC1_result[20] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, VD1L2, E1L4, GND);

--AC1_result[21] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[21] at DSPOUT_X35_Y22_N2
AC1_result[21] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, VD1L2, E1L4, GND);

--AC1_result[22] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[22] at DSPOUT_X35_Y22_N2
AC1_result[22] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, VD1L2, E1L4, GND);

--AC1_result[23] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[23] at DSPOUT_X35_Y22_N2
AC1_result[23] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, VD1L2, E1L4, GND);

--AC1_result[24] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[24] at DSPOUT_X35_Y22_N2
AC1_result[24] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, VD1L2, E1L4, GND);

--AC1_result[25] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[25] at DSPOUT_X35_Y22_N2
AC1_result[25] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, VD1L2, E1L4, GND);

--AC1_result[26] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[26] at DSPOUT_X35_Y22_N2
AC1_result[26] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, VD1L2, E1L4, GND);

--AC1_result[27] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[27] at DSPOUT_X35_Y22_N2
AC1_result[27] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, VD1L2, E1L4, GND);

--AC1_result[28] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[28] at DSPOUT_X35_Y22_N2
AC1_result[28] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, VD1L2, E1L4, GND);

--AC1_result[29] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[29] at DSPOUT_X35_Y22_N2
AC1_result[29] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, VD1L2, E1L4, GND);

--AC1_result[30] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[30] at DSPOUT_X35_Y22_N2
AC1_result[30] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, VD1L2, E1L4, GND);

--AC1_result[31] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[31] at DSPOUT_X35_Y22_N2
AC1_result[31] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, VD1L2, E1L4, GND);

--AC1_result[32] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[32] at DSPOUT_X35_Y22_N2
AC1_result[32] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, VD1L2, E1L4, GND);

--AC1_result[33] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[33] at DSPOUT_X35_Y22_N2
AC1_result[33] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, VD1L2, E1L4, GND);

--AC1_result[34] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[34] at DSPOUT_X35_Y22_N2
AC1_result[34] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, VD1L2, E1L4, GND);

--AC1_result[35] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[35] at DSPOUT_X35_Y22_N2
AC1_result[35] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, VD1L2, E1L4, GND);

--AC1_result[36] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[36] at DSPOUT_X35_Y22_N2
AC1_result[36] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, VD1L2, E1L4, GND);

--AC1_result[37] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[37] at DSPOUT_X35_Y22_N2
AC1_result[37] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, VD1L2, E1L4, GND);

--AC1_result[38] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[38] at DSPOUT_X35_Y22_N2
AC1_result[38] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, VD1L2, E1L4, GND);

--AC1_result[39] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[39] at DSPOUT_X35_Y22_N2
AC1_result[39] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, VD1L2, E1L4, GND);

--AC1_result[40] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[40] at DSPOUT_X35_Y22_N2
AC1_result[40] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, VD1L2, E1L4, GND);

--AC1_result[41] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[41] at DSPOUT_X35_Y22_N2
AC1_result[41] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, VD1L2, E1L4, GND);

--AC1_result[42] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[42] at DSPOUT_X35_Y22_N2
AC1_result[42] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, VD1L2, E1L4, GND);

--AC1_result[43] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[43] at DSPOUT_X35_Y22_N2
AC1_result[43] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, VD1L2, E1L4, GND);

--AC1_result[44] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[44] at DSPOUT_X35_Y22_N2
AC1_result[44] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, VD1L2, E1L4, GND);

--AC1_result[45] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[45] at DSPOUT_X35_Y22_N2
AC1_result[45] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, VD1L2, E1L4, GND);

--AC1_result[46] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[46] at DSPOUT_X35_Y22_N2
AC1_result[46] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, VD1L2, E1L4, GND);

--AC1_result[47] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[47] at DSPOUT_X35_Y22_N2
AC1_result[47] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[48] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[48] at DSPOUT_X35_Y22_N2
AC1_result[48] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[49] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[49] at DSPOUT_X35_Y22_N2
AC1_result[49] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[50] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[50] at DSPOUT_X35_Y22_N2
AC1_result[50] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[51] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[51] at DSPOUT_X35_Y22_N2
AC1_result[51] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[52] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[52] at DSPOUT_X35_Y22_N2
AC1_result[52] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[53] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[53] at DSPOUT_X35_Y22_N2
AC1_result[53] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[54] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[54] at DSPOUT_X35_Y22_N2
AC1_result[54] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[55] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[55] at DSPOUT_X35_Y22_N2
AC1_result[55] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[56] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[56] at DSPOUT_X35_Y22_N2
AC1_result[56] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[57] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[57] at DSPOUT_X35_Y22_N2
AC1_result[57] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[58] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[58] at DSPOUT_X35_Y22_N2
AC1_result[58] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1L731, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[59] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[59] at DSPOUT_X35_Y22_N2
AC1_result[59] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1L731, AC1L831, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[60] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[60] at DSPOUT_X35_Y22_N2
AC1_result[60] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1L731, AC1L831, AC1L931, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[61] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[61] at DSPOUT_X35_Y22_N2
AC1_result[61] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1L731, AC1L831, AC1L931, AC1L041, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[62] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[62] at DSPOUT_X35_Y22_N2
AC1_result[62] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1L731, AC1L831, AC1L931, AC1L041, AC1L141, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);

--AC1_result[63] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[63] at DSPOUT_X35_Y22_N2
AC1_result[63] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1L731, AC1L831, AC1L931, AC1L041, AC1L141, AC1L241, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1L2, E1L4, GND);


--H1L9011 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[2]~608 at LCCOMB_X32_Y21_N16
H1L9011 = AMPP_FUNCTION(!H1L8601, !AC1_result[34], !H1_M_ctrl_mulx, !AC1_result[2], !H1_M_ctrl_rot);


--H1_d_readdata_d1[26] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[26] at LCFF_X27_Y13_N17
H1_d_readdata_d1[26] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[26], E1L4);


--H1_M_iw[4] is std_2s60:inst|cpu:the_cpu|M_iw[4] at LCFF_X26_Y23_N15
H1_M_iw[4] = AMPP_FUNCTION(VD1L2, H1_E_iw[4], E1L4, GND, H1_M_stall);


--H1_M_ld_align_sh16 is std_2s60:inst|cpu:the_cpu|M_ld_align_sh16 at LCCOMB_X28_Y19_N2
H1_M_ld_align_sh16 = AMPP_FUNCTION(!H1_M_iw[4], !H1_M_alu_result[1]);


--H1_d_readdata_d1[10] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[10] at LCFF_X24_Y21_N15
H1_d_readdata_d1[10] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[10], E1L4);


--H1L5181 is std_2s60:inst|cpu:the_cpu|av_ld16_data[10]~344 at LCCOMB_X26_Y21_N0
H1L5181 = AMPP_FUNCTION(!H1_d_readdata_d1[10], !H1_d_readdata_d1[26], !H1_M_ld_align_sh16);


--H1_d_readdata_d1[2] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[2] at LCFF_X25_Y20_N29
H1_d_readdata_d1[2] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[2], E1L4);


--H1_d_readdata_d1[18] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[18] at LCFF_X29_Y12_N11
H1_d_readdata_d1[18] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[18], E1L4);


--H1_M_iw[3] is std_2s60:inst|cpu:the_cpu|M_iw[3] at LCFF_X26_Y23_N7
H1_M_iw[3] = AMPP_FUNCTION(VD1L2, H1_E_iw[3], E1L4, GND, H1_M_stall);


--H1_M_ld_align_sh8 is std_2s60:inst|cpu:the_cpu|M_ld_align_sh8 at LCCOMB_X26_Y23_N14
H1_M_ld_align_sh8 = AMPP_FUNCTION(!H1_M_iw[3], !H1_M_iw[4], !H1_M_alu_result[0]);


--H1L4281 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[2]~104 at LCCOMB_X32_Y22_N26
H1L4281 = AMPP_FUNCTION(!H1_M_ld_align_sh8, !H1_M_ld_align_sh16, !H1_d_readdata_d1[2], !H1_d_readdata_d1[18], !H1L5181);


--H1_E_ctrl_mul_shift_rot is std_2s60:inst|cpu:the_cpu|E_ctrl_mul_shift_rot at LCFF_X28_Y27_N27
H1_E_ctrl_mul_shift_rot = AMPP_FUNCTION(VD1L2, H1L15, E1L4, H1_M_stall);


--H1_av_ld_aligning_data is std_2s60:inst|cpu:the_cpu|av_ld_aligning_data at LCFF_X25_Y18_N21
H1_av_ld_aligning_data = AMPP_FUNCTION(VD1L2, H1_av_ld_data_transfer, E1L4);


--H1_W_wr_data[2] is std_2s60:inst|cpu:the_cpu|W_wr_data[2] at LCFF_X30_Y26_N9
H1_W_wr_data[2] = AMPP_FUNCTION(VD1L2, H1L7521, E1L4, GND, H1_M_stall);


--H1_M_dst_regnum[4] is std_2s60:inst|cpu:the_cpu|M_dst_regnum[4] at LCFF_X34_Y26_N17
H1_M_dst_regnum[4] = AMPP_FUNCTION(VD1L2, H1_E_dst_regnum[4], E1L4, GND, H1_M_stall);


--H1_M_dst_regnum[0] is std_2s60:inst|cpu:the_cpu|M_dst_regnum[0] at LCFF_X32_Y23_N25
H1_M_dst_regnum[0] = AMPP_FUNCTION(VD1L2, H1_E_dst_regnum[0], E1L4, GND, H1_M_stall);


--H1L532 is std_2s60:inst|cpu:the_cpu|D_src2_hazard_M~19 at LCCOMB_X34_Y26_N16
H1L532 = AMPP_FUNCTION(!H1_D_iw[22], !H1_M_dst_regnum[0], !H1_M_dst_regnum[4], !H1_D_iw[26]);


--H1_M_wr_dst_reg is std_2s60:inst|cpu:the_cpu|M_wr_dst_reg at LCFF_X30_Y22_N7
H1_M_wr_dst_reg = AMPP_FUNCTION(VD1L2, H1L338, E1L4, H1_M_stall);


--H1_M_dst_regnum[1] is std_2s60:inst|cpu:the_cpu|M_dst_regnum[1] at LCFF_X32_Y23_N3
H1_M_dst_regnum[1] = AMPP_FUNCTION(VD1L2, H1_E_dst_regnum[1], E1L4, GND, H1_M_stall);


--H1_M_dst_regnum[2] is std_2s60:inst|cpu:the_cpu|M_dst_regnum[2] at LCFF_X34_Y26_N11
H1_M_dst_regnum[2] = AMPP_FUNCTION(VD1L2, H1_E_dst_regnum[2], E1L4, GND, H1_M_stall);


--H1_M_dst_regnum[3] is std_2s60:inst|cpu:the_cpu|M_dst_regnum[3] at LCFF_X34_Y26_N7
H1_M_dst_regnum[3] = AMPP_FUNCTION(VD1L2, H1_E_dst_regnum[3], E1L4, GND, H1_M_stall);


--H1L632 is std_2s60:inst|cpu:the_cpu|D_src2_hazard_M~20 at LCCOMB_X34_Y26_N10
H1L632 = AMPP_FUNCTION(!H1_M_dst_regnum[3], !H1_D_iw[25], !H1_M_dst_regnum[2], !H1_D_iw[24]);


--H1_D_src2_hazard_M is std_2s60:inst|cpu:the_cpu|D_src2_hazard_M at LCCOMB_X34_Y26_N14
H1_D_src2_hazard_M = AMPP_FUNCTION(!H1L532, !H1_D_iw[23], !H1_M_wr_dst_reg, !H1_M_dst_regnum[1], !H1L32, !H1L632);


--H1_W_dst_regnum[4] is std_2s60:inst|cpu:the_cpu|W_dst_regnum[4] at LCFF_X34_Y26_N25
H1_W_dst_regnum[4] = AMPP_FUNCTION(VD1L2, H1_M_dst_regnum[4], E1L4, GND, H1_M_stall);


--H1_W_dst_regnum[0] is std_2s60:inst|cpu:the_cpu|W_dst_regnum[0] at LCFF_X32_Y23_N15
H1_W_dst_regnum[0] = AMPP_FUNCTION(VD1L2, H1_M_dst_regnum[0], E1L4, GND, H1_M_stall);


--H1L832 is std_2s60:inst|cpu:the_cpu|D_src2_hazard_W~19 at LCCOMB_X34_Y26_N24
H1L832 = AMPP_FUNCTION(!H1_D_iw[22], !H1_W_dst_regnum[0], !H1_W_dst_regnum[4], !H1_D_iw[26]);


--H1_W_wr_dst_reg is std_2s60:inst|cpu:the_cpu|W_wr_dst_reg at LCFF_X34_Y26_N29
H1_W_wr_dst_reg = AMPP_FUNCTION(VD1L2, H1L0431, E1L4, H1_M_stall);


--H1_W_dst_regnum[1] is std_2s60:inst|cpu:the_cpu|W_dst_regnum[1] at LCFF_X32_Y23_N1
H1_W_dst_regnum[1] = AMPP_FUNCTION(VD1L2, H1_M_dst_regnum[1], E1L4, GND, H1_M_stall);


--H1_W_dst_regnum[2] is std_2s60:inst|cpu:the_cpu|W_dst_regnum[2] at LCFF_X34_Y26_N31
H1_W_dst_regnum[2] = AMPP_FUNCTION(VD1L2, H1_M_dst_regnum[2], E1L4, GND, H1_M_stall);


--H1_W_dst_regnum[3] is std_2s60:inst|cpu:the_cpu|W_dst_regnum[3] at LCFF_X34_Y26_N13
H1_W_dst_regnum[3] = AMPP_FUNCTION(VD1L2, H1_M_dst_regnum[3], E1L4, GND, H1_M_stall);


--H1L932 is std_2s60:inst|cpu:the_cpu|D_src2_hazard_W~20 at LCCOMB_X34_Y26_N30
H1L932 = AMPP_FUNCTION(!H1_W_dst_regnum[3], !H1_D_iw[25], !H1_W_dst_regnum[2], !H1_D_iw[24]);


--H1_D_src2_hazard_W is std_2s60:inst|cpu:the_cpu|D_src2_hazard_W at LCCOMB_X34_Y26_N22
H1_D_src2_hazard_W = AMPP_FUNCTION(!H1L932, !H1L832, !H1_W_wr_dst_reg, !H1_W_dst_regnum[1], !H1L32, !H1_D_iw[23]);


--H1L342 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[2]~256 at LCCOMB_X30_Y26_N10
H1L342 = AMPP_FUNCTION(!H1L7521, !H1_W_wr_data[2], !H1_D_src2_hazard_W, !YB1_q_b[2], !H1_D_src2_hazard_M);


--H1_D_iw[29] is std_2s60:inst|cpu:the_cpu|D_iw[29] at LCFF_X32_Y24_N15
H1_D_iw[29] = AMPP_FUNCTION(VD1L2, H1L498, E1L4, H1L798, H1_M_stall);


--H1_D_iw[27] is std_2s60:inst|cpu:the_cpu|D_iw[27] at LCFF_X32_Y24_N23
H1_D_iw[27] = AMPP_FUNCTION(VD1L2, H1L298, E1L4, H1L798, H1_M_stall);


--H1_D_iw[30] is std_2s60:inst|cpu:the_cpu|D_iw[30] at LCFF_X32_Y24_N17
H1_D_iw[30] = AMPP_FUNCTION(VD1L2, H1L598, E1L4, H1L798, H1_M_stall);


--H1L191 is std_2s60:inst|cpu:the_cpu|D_src1_hazard_E~19 at LCCOMB_X32_Y23_N12
H1L191 = AMPP_FUNCTION(!H1_D_iw[27], !H1_E_dst_regnum[3], !H1_E_dst_regnum[0], !H1_D_iw[30]);


--H1_D_iw[31] is std_2s60:inst|cpu:the_cpu|D_iw[31] at LCFF_X32_Y24_N1
H1_D_iw[31] = AMPP_FUNCTION(VD1L2, H1L698, E1L4, H1L798, H1_M_stall);


--H1_D_iw[28] is std_2s60:inst|cpu:the_cpu|D_iw[28] at LCFF_X32_Y24_N21
H1_D_iw[28] = AMPP_FUNCTION(VD1L2, H1L398, E1L4, H1L798, H1_M_stall);


--H1L61 is std_2s60:inst|cpu:the_cpu|D_ctrl_a_not_src~59 at LCCOMB_X30_Y18_N22
H1L61 = AMPP_FUNCTION(!H1_D_iw[4], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[5], !H1_D_iw[1]);


--H1L291 is std_2s60:inst|cpu:the_cpu|D_src1_hazard_E~20 at LCCOMB_X32_Y23_N4
H1L291 = AMPP_FUNCTION(!H1_E_dst_regnum[1], !H1_D_iw[31], !H1L61, !H1_E_dst_regnum[4], !H1_D_iw[28]);


--H1_D_src1_hazard_E is std_2s60:inst|cpu:the_cpu|D_src1_hazard_E at LCCOMB_X32_Y23_N26
H1_D_src1_hazard_E = AMPP_FUNCTION(!H1L191, !H1_D_iw[29], !H1_E_dst_regnum[2], !H1L338, !H1L291);


--H1L491 is std_2s60:inst|cpu:the_cpu|D_src1_hazard_M~19 at LCCOMB_X32_Y23_N24
H1L491 = AMPP_FUNCTION(!H1_D_iw[29], !H1_M_dst_regnum[2], !H1_M_dst_regnum[0], !H1_D_iw[27]);


--H1L591 is std_2s60:inst|cpu:the_cpu|D_src1_hazard_M~20 at LCCOMB_X32_Y23_N2
H1L591 = AMPP_FUNCTION(!H1_D_iw[30], !H1_D_iw[28], !H1_M_dst_regnum[3], !H1_M_dst_regnum[1], !H1L61);


--H1_D_src1_hazard_M is std_2s60:inst|cpu:the_cpu|D_src1_hazard_M at LCCOMB_X32_Y23_N18
H1_D_src1_hazard_M = AMPP_FUNCTION(!H1_M_dst_regnum[4], !H1L491, !H1_M_wr_dst_reg, !H1L591, !H1_D_iw[31]);


--H1L791 is std_2s60:inst|cpu:the_cpu|D_src1_hazard_W~19 at LCCOMB_X32_Y23_N14
H1L791 = AMPP_FUNCTION(!H1_D_iw[27], !H1_D_iw[29], !H1_W_dst_regnum[0], !H1_W_dst_regnum[2]);


--H1L891 is std_2s60:inst|cpu:the_cpu|D_src1_hazard_W~20 at LCCOMB_X32_Y23_N0
H1L891 = AMPP_FUNCTION(!H1_D_iw[30], !H1_D_iw[28], !H1L61, !H1_W_dst_regnum[1], !H1_W_dst_regnum[3]);


--H1_D_src1_hazard_W is std_2s60:inst|cpu:the_cpu|D_src1_hazard_W at LCCOMB_X32_Y23_N20
H1_D_src1_hazard_W = AMPP_FUNCTION(!H1_D_iw[31], !H1L791, !H1_W_wr_dst_reg, !H1_W_dst_regnum[4], !H1L891);


--H1L102 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[2]~256 at LCCOMB_X32_Y26_N4
H1L102 = AMPP_FUNCTION(!H1_W_wr_data[2], !H1L7521, !H1_D_src1_hazard_W, !XB1_q_b[2], !H1_D_src1_hazard_M);


--H1_D_iw[8] is std_2s60:inst|cpu:the_cpu|D_iw[8] at LCFF_X30_Y18_N13
H1_D_iw[8] = AMPP_FUNCTION(VD1L2, H1L378, E1L4, H1L798, H1_M_stall);


--H1L14 is std_2s60:inst|cpu:the_cpu|D_ctrl_hi_imm~88 at LCCOMB_X30_Y28_N10
H1L14 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[5], !H1_D_iw[1], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[2]);


--H1L8011 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[1]~609 at LCCOMB_X33_Y22_N18
H1L8011 = AMPP_FUNCTION(!AC1_result[33], !H1_M_ctrl_rot, !H1_M_ctrl_mulx, !AC1_result[1], !H1L8601);


--H1_E_control_rd_data_without_mmu_regs[1] is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[1] at LCFF_X21_Y19_N3
H1_E_control_rd_data_without_mmu_regs[1] = AMPP_FUNCTION(VD1L2, H1L063, H1_M_ipending_reg[1], E1L4, H1L953, H1L0802, H1_M_stall);


--H1L836 is std_2s60:inst|cpu:the_cpu|E_src2[1]~1636 at LCCOMB_X29_Y26_N2
H1L836 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_ctrl_src2_is_imm, !H1_E_src2_prelim[1], !H1_E_src2_imm[1], !H1L6521);


--H1L282 is std_2s60:inst|cpu:the_cpu|E_alu_result[1]~24514 at LCCOMB_X29_Y21_N12
H1L282 = AMPP_FUNCTION(!H1_E_logic_op[0], !H1_E_ctrl_dst_data_sel_logic_result, !H1_E_logic_op[1], !H1L375, !H1L836);


--H1L382 is std_2s60:inst|cpu:the_cpu|E_alu_result[1]~24515 at LCCOMB_X27_Y19_N22
H1L382 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_cmp, !H1_E_control_rd_data_without_mmu_regs[1], !H1L092, !H1_E_ctrl_rdctl_inst, !H1L453, !H1L282);


--H1_d_readdata_d1[25] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[25] at LCFF_X27_Y13_N27
H1_d_readdata_d1[25] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[25], E1L4);


--H1_d_readdata_d1[9] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[9] at LCFF_X23_Y19_N9
H1_d_readdata_d1[9] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[9], E1L4);


--H1L4181 is std_2s60:inst|cpu:the_cpu|av_ld16_data[9]~345 at LCCOMB_X27_Y20_N8
H1L4181 = AMPP_FUNCTION(!H1_d_readdata_d1[9], !H1_M_ld_align_sh16, !H1_d_readdata_d1[25]);


--H1_d_readdata_d1[1] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[1] at LCFF_X25_Y20_N9
H1_d_readdata_d1[1] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[1], E1L4);


--H1_d_readdata_d1[17] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[17] at LCFF_X28_Y14_N21
H1_d_readdata_d1[17] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[17], E1L4);


--H1L3281 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[1]~105 at LCCOMB_X27_Y20_N0
H1L3281 = AMPP_FUNCTION(!H1_M_ld_align_sh16, !H1_M_ld_align_sh8, !H1L4181, !H1_d_readdata_d1[1], !H1_d_readdata_d1[17]);


--H1_W_wr_data[1] is std_2s60:inst|cpu:the_cpu|W_wr_data[1] at LCFF_X30_Y26_N3
H1_W_wr_data[1] = AMPP_FUNCTION(VD1L2, H1L6521, E1L4, GND, H1_M_stall);


--H1L242 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[1]~257 at LCCOMB_X30_Y26_N14
H1L242 = AMPP_FUNCTION(!H1_D_src2_hazard_M, !H1_D_src2_hazard_W, !H1L6521, !H1_W_wr_data[1], !YB1_q_b[1]);


--H1L002 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[1]~257 at LCCOMB_X30_Y26_N30
H1L002 = AMPP_FUNCTION(!H1_D_src1_hazard_W, !H1_D_src1_hazard_M, !H1L6521, !H1_W_wr_data[1], !XB1_q_b[1]);


--H1_D_iw[7] is std_2s60:inst|cpu:the_cpu|D_iw[7] at LCFF_X30_Y18_N15
H1_D_iw[7] = AMPP_FUNCTION(VD1L2, H1L278, E1L4, H1L798, H1_M_stall);


--H1L7011 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[0]~610 at LCCOMB_X34_Y22_N24
H1L7011 = AMPP_FUNCTION(!H1_M_ctrl_mulx, !H1L8601, !AC1_result[0], !H1_M_ctrl_rot, !AC1_result[32]);


--H1L736 is std_2s60:inst|cpu:the_cpu|E_src2[0]~1637 at LCCOMB_X30_Y23_N6
H1L736 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1_E_src2_imm[0], !H1_E_src2_prelim[0], !H1L5521);


--H1L884 is std_2s60:inst|cpu:the_cpu|E_logic_result[0]~1924 at LCCOMB_X30_Y23_N30
H1L884 = AMPP_FUNCTION(!H1L275, !H1_E_logic_op[1], !H1L736, !H1_E_logic_op[0], !H1L2431);


--H1L253 is std_2s60:inst|cpu:the_cpu|E_alu_result~24516 at LCCOMB_X30_Y26_N20
H1L253 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_pc_plus_one, !H1L353);


--H1_M_mul_shift_rot_result[31] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[31] at LCFF_X33_Y22_N23
H1_M_mul_shift_rot_result[31] = AMPP_FUNCTION(VD1L2, H1L8311, E1L4);


--H1_M_alu_result[31] is std_2s60:inst|cpu:the_cpu|M_alu_result[31] at LCFF_X28_Y23_N21
H1_M_alu_result[31] = AMPP_FUNCTION(VD1L2, H1L153, E1L4, H1L999, H1_M_stall);


--H1_av_ld_data_aligned_or_div[31] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[31] at LCFF_X28_Y21_N19
H1_av_ld_data_aligned_or_div[31] = AMPP_FUNCTION(VD1L2, H1L6881, H1_d_readdata_d1[31], E1L4, H1_M_iw[4]);


--H1L4921 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[31]~316 at LCCOMB_X32_Y22_N2
H1L4921 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[31], !H1_av_ld_or_div_done, !H1_M_ctrl_mul_shift_rot, !H1_av_ld_data_aligned_or_div[31], !H1_M_alu_result[31]);


--H1_E_src2_prelim[31] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[31] at LCFF_X33_Y24_N19
H1_E_src2_prelim[31] = AMPP_FUNCTION(VD1L2, H1L272, E1L4, H1_M_stall);


--H1L918 is std_2s60:inst|cpu:the_cpu|E_src2_reg[31]~282 at LCCOMB_X33_Y24_N0
H1L918 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[31], !H1L4921);


--H1_E_src1_prelim[31] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[31] at LCFF_X33_Y24_N5
H1_E_src1_prelim[31] = AMPP_FUNCTION(VD1L2, H1L032, E1L4, H1_M_stall);


--H1L306 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[31]~482 at LCCOMB_X33_Y24_N14
H1L306 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1_E_src1_prelim[31], !H1L4921);


--H1_E_src2_imm[31] is std_2s60:inst|cpu:the_cpu|E_src2_imm[31] at LCFF_X27_Y22_N1
H1_E_src2_imm[31] = AMPP_FUNCTION(VD1L2, H1L042, E1L4, H1_M_stall);


--H1_M_mul_shift_rot_result[30] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[30] at LCFF_X29_Y20_N7
H1_M_mul_shift_rot_result[30] = AMPP_FUNCTION(VD1L2, H1L7311, E1L4);


--H1_M_alu_result[30] is std_2s60:inst|cpu:the_cpu|M_alu_result[30] at LCFF_X28_Y23_N19
H1_M_alu_result[30] = AMPP_FUNCTION(VD1L2, H1L943, E1L4, H1L999, H1_M_stall);


--H1_av_ld_data_aligned_or_div[30] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[30] at LCFF_X26_Y20_N31
H1_av_ld_data_aligned_or_div[30] = AMPP_FUNCTION(VD1L2, H1L4881, H1_d_readdata_d1[30], E1L4, H1_M_iw[4]);


--H1L3921 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[30]~317 at LCCOMB_X26_Y20_N18
H1L3921 = AMPP_FUNCTION(!H1_av_ld_data_aligned_or_div[30], !H1_av_ld_or_div_done, !H1_M_ctrl_mul_shift_rot, !H1_M_mul_shift_rot_result[30], !H1_M_alu_result[30]);


--H1_E_src1_prelim[30] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[30] at LCFF_X26_Y20_N23
H1_E_src1_prelim[30] = AMPP_FUNCTION(VD1L2, H1L922, E1L4, H1_M_stall);


--H1L206 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[30]~483 at LCCOMB_X26_Y20_N8
H1L206 = AMPP_FUNCTION(!H1L3921, !H1_E_src1_prelim[30], !H1_E_src1_hazard_M);


--H1_E_src2_prelim[30] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[30] at LCFF_X26_Y20_N29
H1_E_src2_prelim[30] = AMPP_FUNCTION(VD1L2, H1L172, E1L4, H1_M_stall);


--H1_E_src2_imm[30] is std_2s60:inst|cpu:the_cpu|E_src2_imm[30] at LCFF_X26_Y24_N11
H1_E_src2_imm[30] = AMPP_FUNCTION(VD1L2, H1L617, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1L766 is std_2s60:inst|cpu:the_cpu|E_src2[30]~1638 at LCCOMB_X26_Y20_N14
H1L766 = AMPP_FUNCTION(!H1_E_src2_prelim[30], !H1_E_src2_imm[30], !H1_E_ctrl_src2_is_imm, !H1L3921, !H1_E_src2_hazard_M);


--H1L305 is std_2s60:inst|cpu:the_cpu|E_logic_result~94 at LCCOMB_X26_Y20_N16
H1L305 = AMPP_FUNCTION(!H1L206, !H1L766);


--H1_M_mul_shift_rot_result[29] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[29] at LCFF_X33_Y26_N1
H1_M_mul_shift_rot_result[29] = AMPP_FUNCTION(VD1L2, H1L4011, E1L4);


--H1_M_alu_result[29] is std_2s60:inst|cpu:the_cpu|M_alu_result[29] at LCFF_X33_Y26_N23
H1_M_alu_result[29] = AMPP_FUNCTION(VD1L2, H1L743, E1L4, H1L999, H1_M_stall);


--H1_av_ld_data_aligned_or_div[29] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[29] at LCFF_X32_Y26_N9
H1_av_ld_data_aligned_or_div[29] = AMPP_FUNCTION(VD1L2, H1L2881, H1_d_readdata_d1[29], E1L4, H1_M_iw[4]);


--H1L2921 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[29]~318 at LCCOMB_X33_Y26_N2
H1L2921 = AMPP_FUNCTION(!H1_av_ld_data_aligned_or_div[29], !H1_M_mul_shift_rot_result[29], !H1_av_ld_or_div_done, !H1_M_alu_result[29], !H1_M_ctrl_mul_shift_rot);


--H1_E_src2_prelim[29] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[29] at LCFF_X26_Y21_N15
H1_E_src2_prelim[29] = AMPP_FUNCTION(VD1L2, H1L072, E1L4, H1_M_stall);


--H1_E_src2_imm[29] is std_2s60:inst|cpu:the_cpu|E_src2_imm[29] at LCFF_X26_Y21_N5
H1_E_src2_imm[29] = AMPP_FUNCTION(VD1L2, H1L417, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1L666 is std_2s60:inst|cpu:the_cpu|E_src2[29]~1639 at LCCOMB_X26_Y21_N2
H1L666 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[29], !H1_E_src2_imm[29], !H1_E_ctrl_src2_is_imm, !H1L2921);


--H1_E_src1_prelim[29] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[29] at LCFF_X26_Y21_N29
H1_E_src1_prelim[29] = AMPP_FUNCTION(VD1L2, H1L822, E1L4, H1_M_stall);


--H1_M_mul_shift_rot_result[28] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[28] at LCFF_X30_Y24_N27
H1_M_mul_shift_rot_result[28] = AMPP_FUNCTION(VD1L2, H1L5311, E1L4);


--H1_M_alu_result[28] is std_2s60:inst|cpu:the_cpu|M_alu_result[28] at LCFF_X30_Y24_N31
H1_M_alu_result[28] = AMPP_FUNCTION(VD1L2, H1L543, E1L4, H1L999, H1_M_stall);


--H1_av_ld_data_aligned_or_div[28] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[28] at LCFF_X27_Y20_N29
H1_av_ld_data_aligned_or_div[28] = AMPP_FUNCTION(VD1L2, H1L0881, H1_d_readdata_d1[28], E1L4, H1_M_iw[4]);


--H1L1921 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[28]~319 at LCCOMB_X30_Y24_N8
H1L1921 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[28], !H1_M_alu_result[28], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done, !H1_av_ld_data_aligned_or_div[28]);


--H1_E_src1_prelim[28] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[28] at LCFF_X30_Y24_N1
H1_E_src1_prelim[28] = AMPP_FUNCTION(VD1L2, H1L722, E1L4, H1_M_stall);


--H1L006 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[28]~484 at LCCOMB_X30_Y24_N28
H1L006 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1_E_src1_prelim[28], !H1L1921);


--H1_E_src2_prelim[28] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[28] at LCFF_X30_Y24_N3
H1_E_src2_prelim[28] = AMPP_FUNCTION(VD1L2, H1L962, E1L4, H1_M_stall);


--H1_E_src2_imm[28] is std_2s60:inst|cpu:the_cpu|E_src2_imm[28] at LCFF_X26_Y21_N9
H1_E_src2_imm[28] = AMPP_FUNCTION(VD1L2, H1L217, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1L566 is std_2s60:inst|cpu:the_cpu|E_src2[28]~1640 at LCCOMB_X30_Y24_N4
H1L566 = AMPP_FUNCTION(!H1L1921, !H1_E_src2_hazard_M, !H1_E_ctrl_src2_is_imm, !H1_E_src2_prelim[28], !H1_E_src2_imm[28]);


--H1L205 is std_2s60:inst|cpu:the_cpu|E_logic_result~92 at LCCOMB_X30_Y24_N16
H1L205 = AMPP_FUNCTION(!H1L006, !H1L566);


--H1_M_mul_shift_rot_result[27] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[27] at LCFF_X30_Y24_N25
H1_M_mul_shift_rot_result[27] = AMPP_FUNCTION(VD1L2, H1L4311, E1L4);


--H1_M_alu_result[27] is std_2s60:inst|cpu:the_cpu|M_alu_result[27] at LCFF_X30_Y24_N19
H1_M_alu_result[27] = AMPP_FUNCTION(VD1L2, H1L343, E1L4, H1L999, H1_M_stall);


--H1_av_ld_data_aligned_or_div[27] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[27] at LCFF_X26_Y20_N27
H1_av_ld_data_aligned_or_div[27] = AMPP_FUNCTION(VD1L2, H1L8781, H1_d_readdata_d1[27], E1L4, H1_M_iw[4]);


--H1L0921 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[27]~320 at LCCOMB_X30_Y24_N22
H1L0921 = AMPP_FUNCTION(!H1_av_ld_or_div_done, !H1_M_mul_shift_rot_result[27], !H1_M_alu_result[27], !H1_av_ld_data_aligned_or_div[27], !H1_M_ctrl_mul_shift_rot);


--H1_E_src2_prelim[27] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[27] at LCFF_X26_Y24_N17
H1_E_src2_prelim[27] = AMPP_FUNCTION(VD1L2, H1L862, E1L4, H1_M_stall);


--H1_E_src2_imm[27] is std_2s60:inst|cpu:the_cpu|E_src2_imm[27] at LCFF_X26_Y24_N27
H1_E_src2_imm[27] = AMPP_FUNCTION(VD1L2, H1L017, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1L466 is std_2s60:inst|cpu:the_cpu|E_src2[27]~1641 at LCCOMB_X26_Y24_N20
H1L466 = AMPP_FUNCTION(!H1_E_src2_imm[27], !H1_E_src2_prelim[27], !H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L0921);


--H1_E_src1_prelim[27] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[27] at LCFF_X26_Y24_N7
H1_E_src1_prelim[27] = AMPP_FUNCTION(VD1L2, H1L622, E1L4, H1_M_stall);


--H1_M_mul_shift_rot_result[26] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[26] at LCFF_X32_Y26_N17
H1_M_mul_shift_rot_result[26] = AMPP_FUNCTION(VD1L2, H1L0011, E1L4);


--H1_M_alu_result[26] is std_2s60:inst|cpu:the_cpu|M_alu_result[26] at LCFF_X33_Y26_N7
H1_M_alu_result[26] = AMPP_FUNCTION(VD1L2, H1L143, E1L4, H1L999, H1_M_stall);


--H1_av_ld_data_aligned_or_div[26] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[26] at LCFF_X32_Y26_N15
H1_av_ld_data_aligned_or_div[26] = AMPP_FUNCTION(VD1L2, H1L6781, H1_d_readdata_d1[26], E1L4, H1_M_iw[4]);


--H1L9821 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[26]~321 at LCCOMB_X33_Y26_N8
H1L9821 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[26], !H1_av_ld_data_aligned_or_div[26], !H1_M_alu_result[26], !H1_av_ld_or_div_done, !H1_M_ctrl_mul_shift_rot);


--H1_E_src1_prelim[26] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[26] at LCFF_X33_Y26_N25
H1_E_src1_prelim[26] = AMPP_FUNCTION(VD1L2, H1L522, E1L4, H1_M_stall);


--H1L895 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[26]~485 at LCCOMB_X33_Y26_N26
H1L895 = AMPP_FUNCTION(!H1L9821, !H1_E_src1_prelim[26], !H1_E_src1_hazard_M);


--H1_E_src2_prelim[26] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[26] at LCFF_X33_Y26_N13
H1_E_src2_prelim[26] = AMPP_FUNCTION(VD1L2, H1L762, E1L4, H1_M_stall);


--H1_E_src2_imm[26] is std_2s60:inst|cpu:the_cpu|E_src2_imm[26] at LCFF_X26_Y24_N19
H1_E_src2_imm[26] = AMPP_FUNCTION(VD1L2, H1L807, H1L042, E1L4, H1L107, H1L14, H1_M_stall);


--H1L366 is std_2s60:inst|cpu:the_cpu|E_src2[26]~1642 at LCCOMB_X33_Y26_N28
H1L366 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L9821, !H1_E_src2_prelim[26], !H1_E_src2_imm[26]);


--H1L105 is std_2s60:inst|cpu:the_cpu|E_logic_result~90 at LCCOMB_X33_Y26_N20
H1L105 = AMPP_FUNCTION(!H1L366, !H1L895);


--H1L005 is std_2s60:inst|cpu:the_cpu|E_logic_result~88 at LCCOMB_X29_Y24_N30
H1L005 = AMPP_FUNCTION(!H1L695, !H1L166);


--H1L994 is std_2s60:inst|cpu:the_cpu|E_logic_result~86 at LCCOMB_X28_Y20_N0
H1L994 = AMPP_FUNCTION(!H1L495, !H1L956);


--H1L894 is std_2s60:inst|cpu:the_cpu|E_logic_result~84 at LCCOMB_X30_Y21_N8
H1L894 = AMPP_FUNCTION(!H1L756, !H1L295);


--H1L794 is std_2s60:inst|cpu:the_cpu|E_logic_result~82 at LCCOMB_X29_Y20_N26
H1L794 = AMPP_FUNCTION(!H1L095, !H1L556);


--H1L694 is std_2s60:inst|cpu:the_cpu|E_logic_result~80 at LCCOMB_X28_Y24_N30
H1L694 = AMPP_FUNCTION(!H1L885, !H1L356);


--H1L594 is std_2s60:inst|cpu:the_cpu|E_logic_result~78 at LCCOMB_X33_Y25_N12
H1L594 = AMPP_FUNCTION(!H1L685, !H1L156);


--H1L494 is std_2s60:inst|cpu:the_cpu|E_logic_result~76 at LCCOMB_X30_Y25_N2
H1L494 = AMPP_FUNCTION(!H1L946, !H1L485);


--H1L394 is std_2s60:inst|cpu:the_cpu|E_logic_result~74 at LCCOMB_X30_Y25_N14
H1L394 = AMPP_FUNCTION(!H1L285, !H1L746);


--H1L294 is std_2s60:inst|cpu:the_cpu|E_logic_result~72 at LCCOMB_X27_Y25_N12
H1L294 = AMPP_FUNCTION(!H1L085, !H1L546);


--H1L194 is std_2s60:inst|cpu:the_cpu|E_logic_result~70 at LCCOMB_X32_Y26_N30
H1L194 = AMPP_FUNCTION(!H1_E_src2_prelim[6], !H1L9621, !H1_E_src2_imm[6], !H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L875);


--H1L094 is std_2s60:inst|cpu:the_cpu|E_logic_result~68 at LCCOMB_X29_Y26_N4
H1L094 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_ctrl_src2_is_imm, !H1_E_src2_prelim[4], !H1_E_src2_imm[4], !H1L675, !H1L3621);


--H1L984 is std_2s60:inst|cpu:the_cpu|E_logic_result~66 at LCCOMB_X29_Y26_N14
H1L984 = AMPP_FUNCTION(!H1L936, !H1L475);


--TB1L3 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~537 at LCCOMB_X29_Y26_N16
TB1L3 = AMPP_FUNCTION(!H1L2431);


--TB1L7 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~541 at LCCOMB_X29_Y26_N18
TB1L7 = AMPP_FUNCTION(!H1L836, !H1_E_src1_hazard_M, !H1L6521, !H1_E_src1_prelim[1], TB1L3);


--TB1L11 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~545 at LCCOMB_X29_Y26_N20
TB1L11 = AMPP_FUNCTION(!H1L984, TB1L7);


--TB1L51 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~549 at LCCOMB_X29_Y26_N22
TB1L51 = AMPP_FUNCTION(!H1L046, !H1_E_src1_hazard_M, !H1L0621, !H1_E_src1_prelim[3], TB1L11);


--TB1L91 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~553 at LCCOMB_X29_Y26_N24
TB1L91 = AMPP_FUNCTION(!H1L094, TB1L51);


--TB1L32 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~557 at LCCOMB_X29_Y26_N26
TB1L32 = AMPP_FUNCTION(!H1L6621, !H1_E_src1_hazard_M, !H1L246, !H1_E_src1_prelim[5], TB1L91);


--TB1L72 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~561 at LCCOMB_X29_Y26_N28
TB1L72 = AMPP_FUNCTION(!H1L194, TB1L32);


--TB1L13 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~565 at LCCOMB_X29_Y26_N30
TB1L13 = AMPP_FUNCTION(!H1L446, !H1_E_src1_hazard_M, !H1L0721, !H1_E_src1_prelim[7], TB1L72);


--TB1L53 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~569 at LCCOMB_X29_Y25_N0
TB1L53 = AMPP_FUNCTION(!H1L294, TB1L13);


--TB1L93 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~573 at LCCOMB_X29_Y25_N2
TB1L93 = AMPP_FUNCTION(!H1L2721, !H1_E_src1_hazard_M, !H1L646, !H1_E_src1_prelim[9], TB1L53);


--TB1L34 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~577 at LCCOMB_X29_Y25_N4
TB1L34 = AMPP_FUNCTION(!H1L394, TB1L93);


--TB1L74 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~581 at LCCOMB_X29_Y25_N6
TB1L74 = AMPP_FUNCTION(!H1L4721, !H1_E_src1_hazard_M, !H1L846, !H1_E_src1_prelim[11], TB1L34);


--TB1L15 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~585 at LCCOMB_X29_Y25_N8
TB1L15 = AMPP_FUNCTION(!H1L494, TB1L74);


--TB1L55 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~589 at LCCOMB_X29_Y25_N10
TB1L55 = AMPP_FUNCTION(!H1L056, !H1_E_src1_hazard_M, !H1L6721, !H1_E_src1_prelim[13], TB1L15);


--TB1L95 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~593 at LCCOMB_X29_Y25_N12
TB1L95 = AMPP_FUNCTION(!H1L594, TB1L55);


--TB1L36 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~597 at LCCOMB_X29_Y25_N14
TB1L36 = AMPP_FUNCTION(!H1L256, !H1_E_src1_hazard_M, !H1L8721, !H1_E_src1_prelim[15], TB1L95);


--TB1L76 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~601 at LCCOMB_X29_Y25_N16
TB1L76 = AMPP_FUNCTION(!H1L694, TB1L36);


--TB1L17 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~605 at LCCOMB_X29_Y25_N18
TB1L17 = AMPP_FUNCTION(!H1L456, !H1_E_src1_hazard_M, !H1L0821, !H1_E_src1_prelim[17], TB1L76);


--TB1L57 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~609 at LCCOMB_X29_Y25_N20
TB1L57 = AMPP_FUNCTION(!H1L794, TB1L17);


--TB1L97 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~613 at LCCOMB_X29_Y25_N22
TB1L97 = AMPP_FUNCTION(!H1L2821, !H1_E_src1_hazard_M, !H1L656, !H1_E_src1_prelim[19], TB1L57);


--TB1L38 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~617 at LCCOMB_X29_Y25_N24
TB1L38 = AMPP_FUNCTION(!H1L894, TB1L97);


--TB1L78 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~621 at LCCOMB_X29_Y25_N26
TB1L78 = AMPP_FUNCTION(!H1L856, !H1_E_src1_hazard_M, !H1L4821, !H1_E_src1_prelim[21], TB1L38);


--TB1L19 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~625 at LCCOMB_X29_Y25_N28
TB1L19 = AMPP_FUNCTION(!H1L994, TB1L78);


--TB1L59 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~629 at LCCOMB_X29_Y25_N30
TB1L59 = AMPP_FUNCTION(!H1L066, !H1_E_src1_hazard_M, !H1L6821, !H1_E_src1_prelim[23], TB1L19);


--TB1L99 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~633 at LCCOMB_X29_Y24_N0
TB1L99 = AMPP_FUNCTION(!H1L005, TB1L59);


--TB1L301 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~637 at LCCOMB_X29_Y24_N2
TB1L301 = AMPP_FUNCTION(!H1L8821, !H1_E_src1_hazard_M, !H1L266, !H1_E_src1_prelim[25], TB1L99);


--TB1L701 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~641 at LCCOMB_X29_Y24_N4
TB1L701 = AMPP_FUNCTION(!H1L105, TB1L301);


--TB1L111 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~645 at LCCOMB_X29_Y24_N6
TB1L111 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L0921, !H1L466, !H1_E_src1_prelim[27], TB1L701);


--TB1L511 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~649 at LCCOMB_X29_Y24_N8
TB1L511 = AMPP_FUNCTION(!H1L205, TB1L111);


--TB1L911 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~653 at LCCOMB_X29_Y24_N10
TB1L911 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L2921, !H1L666, !H1_E_src1_prelim[29], TB1L511);


--TB1L321 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~657 at LCCOMB_X29_Y24_N12
TB1L321 = AMPP_FUNCTION(!H1L305, TB1L911);


--TB1L721 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~661 at LCCOMB_X29_Y24_N14
TB1L721 = AMPP_FUNCTION(!H1L918, !H1_E_ctrl_src2_is_imm, !H1L306, !H1_E_src2_imm[31], TB1L321);


--TB1L031 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~664 at LCCOMB_X29_Y24_N16
TB1L031 = AMPP_FUNCTION(TB1L721);


--H1_E_ctrl_alu_signed_cmp is std_2s60:inst|cpu:the_cpu|E_ctrl_alu_signed_cmp at LCFF_X33_Y23_N15
H1_E_ctrl_alu_signed_cmp = AMPP_FUNCTION(VD1L2, H1L91, E1L4, H1_M_stall);


--H1L818 is std_2s60:inst|cpu:the_cpu|E_src2_reg[30]~283 at LCCOMB_X26_Y20_N0
H1L818 = AMPP_FUNCTION(!H1L3921, !H1_E_src2_prelim[30], !H1_E_src2_hazard_M);


--H1L718 is std_2s60:inst|cpu:the_cpu|E_src2_reg[29]~284 at LCCOMB_X27_Y23_N26
H1L718 = AMPP_FUNCTION(!H1L2921, !H1_E_src2_prelim[29], !H1_E_src2_hazard_M);


--H1L106 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[29]~486 at LCCOMB_X26_Y21_N22
H1L106 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1_E_src1_prelim[29], !H1L2921);


--H1L618 is std_2s60:inst|cpu:the_cpu|E_src2_reg[28]~285 at LCCOMB_X30_Y24_N20
H1L618 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[28], !H1L1921);


--H1L518 is std_2s60:inst|cpu:the_cpu|E_src2_reg[27]~286 at LCCOMB_X27_Y23_N30
H1L518 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1_E_src2_prelim[27], !H1L0921);


--H1L995 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[27]~487 at LCCOMB_X30_Y24_N14
H1L995 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L0921, !H1_E_src1_prelim[27]);


--H1L418 is std_2s60:inst|cpu:the_cpu|E_src2_reg[26]~287 at LCCOMB_X32_Y26_N20
H1L418 = AMPP_FUNCTION(!H1_E_src2_prelim[26], !H1_E_src2_hazard_M, !H1L9821);


--H1L4551 is std_2s60:inst|cpu:the_cpu|add~2248 at LCCOMB_X27_Y23_N6
H1L4551 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L418, !H1_E_src2_imm[26], !H1L895, H1L1551);

--H1L5551 is std_2s60:inst|cpu:the_cpu|add~2249 at LCCOMB_X27_Y23_N6
H1L5551 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L418, !H1_E_src2_imm[26], !H1L895, H1L1551);


--H1L8551 is std_2s60:inst|cpu:the_cpu|add~2252 at LCCOMB_X27_Y23_N8
H1L8551 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L518, !H1_E_src2_imm[27], !H1L995, H1L5551);

--H1L9551 is std_2s60:inst|cpu:the_cpu|add~2253 at LCCOMB_X27_Y23_N8
H1L9551 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L518, !H1_E_src2_imm[27], !H1L995, H1L5551);


--H1L2651 is std_2s60:inst|cpu:the_cpu|add~2256 at LCCOMB_X27_Y23_N10
H1L2651 = AMPP_FUNCTION(!H1L618, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[28], !H1L006, H1L9551);

--H1L3651 is std_2s60:inst|cpu:the_cpu|add~2257 at LCCOMB_X27_Y23_N10
H1L3651 = AMPP_FUNCTION(!H1L618, !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[28], !H1L006, H1L9551);


--H1L6651 is std_2s60:inst|cpu:the_cpu|add~2260 at LCCOMB_X27_Y23_N12
H1L6651 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L718, !H1_E_src2_imm[29], !H1L106, H1L3651);

--H1L7651 is std_2s60:inst|cpu:the_cpu|add~2261 at LCCOMB_X27_Y23_N12
H1L7651 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L718, !H1_E_src2_imm[29], !H1L106, H1L3651);


--H1L0751 is std_2s60:inst|cpu:the_cpu|add~2264 at LCCOMB_X27_Y23_N14
H1L0751 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L818, !H1L206, !H1_E_src2_imm[30], H1L7651);

--H1L1751 is std_2s60:inst|cpu:the_cpu|add~2265 at LCCOMB_X27_Y23_N14
H1L1751 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L818, !H1L206, !H1_E_src2_imm[30], H1L7651);


--H1L4751 is std_2s60:inst|cpu:the_cpu|add~2268 at LCCOMB_X27_Y23_N16
H1L4751 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L918, !H1_E_src2_imm[31], !H1L306, H1L1751);

--H1L5751 is std_2s60:inst|cpu:the_cpu|add~2269 at LCCOMB_X27_Y23_N16
H1L5751 = AMPP_FUNCTION(!H1_E_ctrl_alu_signed_cmp, !H1_E_ctrl_src2_is_imm, !H1L918, !H1_E_src2_imm[31], !H1L306, H1L1751);


--H1L8751 is std_2s60:inst|cpu:the_cpu|add~2272 at LCCOMB_X27_Y23_N18
H1L8751 = AMPP_FUNCTION(H1L5751);


--H1L2851 is std_2s60:inst|cpu:the_cpu|add~2276 at LCCOMB_X28_Y23_N4
H1L2851 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L418, !H1_E_src2_imm[26], !H1L895, H1L7451);

--H1L3851 is std_2s60:inst|cpu:the_cpu|add~2277 at LCCOMB_X28_Y23_N4
H1L3851 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L418, !H1_E_src2_imm[26], !H1L895, H1L7451);


--H1L6851 is std_2s60:inst|cpu:the_cpu|add~2280 at LCCOMB_X28_Y23_N6
H1L6851 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L518, !H1_E_src2_imm[27], !H1L995, H1L3851);

--H1L7851 is std_2s60:inst|cpu:the_cpu|add~2281 at LCCOMB_X28_Y23_N6
H1L7851 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L518, !H1_E_src2_imm[27], !H1L995, H1L3851);


--H1L0951 is std_2s60:inst|cpu:the_cpu|add~2284 at LCCOMB_X28_Y23_N8
H1L0951 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L618, !H1_E_src2_imm[28], !H1L006, H1L7851);

--H1L1951 is std_2s60:inst|cpu:the_cpu|add~2285 at LCCOMB_X28_Y23_N8
H1L1951 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L618, !H1_E_src2_imm[28], !H1L006, H1L7851);


--H1L4951 is std_2s60:inst|cpu:the_cpu|add~2288 at LCCOMB_X28_Y23_N10
H1L4951 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L718, !H1_E_src2_imm[29], !H1L106, H1L1951);

--H1L5951 is std_2s60:inst|cpu:the_cpu|add~2289 at LCCOMB_X28_Y23_N10
H1L5951 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L718, !H1_E_src2_imm[29], !H1L106, H1L1951);


--H1L8951 is std_2s60:inst|cpu:the_cpu|add~2292 at LCCOMB_X28_Y23_N12
H1L8951 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L818, !H1_E_src2_imm[30], !H1L206, H1L5951);

--H1L9951 is std_2s60:inst|cpu:the_cpu|add~2293 at LCCOMB_X28_Y23_N12
H1L9951 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L818, !H1_E_src2_imm[30], !H1L206, H1L5951);


--H1L2061 is std_2s60:inst|cpu:the_cpu|add~2296 at LCCOMB_X28_Y23_N14
H1L2061 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L918, !H1_E_src2_imm[31], !H1L306, H1L9951);

--H1L3061 is std_2s60:inst|cpu:the_cpu|add~2297 at LCCOMB_X28_Y23_N14
H1L3061 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L918, !H1_E_ctrl_alu_signed_cmp, !H1_E_src2_imm[31], !H1L306, H1L9951);


--H1L6061 is std_2s60:inst|cpu:the_cpu|add~2300 at LCCOMB_X28_Y23_N16
H1L6061 = AMPP_FUNCTION(H1L3061);


--H1L553 is std_2s60:inst|cpu:the_cpu|E_cmp_result~302 at LCCOMB_X29_Y23_N4
H1L553 = AMPP_FUNCTION(!H1_E_logic_op[0], !H1_E_logic_op[1], !H1L6061, !H1_E_ctrl_alu_subtract, !H1L8751, !TB1L031);


--H1_E_control_rd_data_without_mmu_regs[0] is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[0] at LCFF_X24_Y24_N25
H1_E_control_rd_data_without_mmu_regs[0] = AMPP_FUNCTION(VD1L2, H1L51, E1L4, H1_M_stall);


--H1L872 is std_2s60:inst|cpu:the_cpu|E_alu_result[0]~24517 at LCCOMB_X29_Y23_N22
H1L872 = AMPP_FUNCTION(!H1L884, !H1_E_ctrl_dst_data_sel_cmp, !H1_E_control_rd_data_without_mmu_regs[0], !H1_E_ctrl_dst_data_sel_logic_result, !H1_E_ctrl_rdctl_inst, !H1L553, !H1L253);


--H1_d_readdata_d1[24] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[24] at LCFF_X25_Y9_N7
H1_d_readdata_d1[24] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[24], E1L4);


--H1_d_readdata_d1[8] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[8] at LCFF_X25_Y19_N9
H1_d_readdata_d1[8] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[8], E1L4);


--H1L3181 is std_2s60:inst|cpu:the_cpu|av_ld16_data[8]~346 at LCCOMB_X25_Y22_N26
H1L3181 = AMPP_FUNCTION(!H1_M_ld_align_sh16, !H1_d_readdata_d1[8], !H1_d_readdata_d1[24]);


--H1_d_readdata_d1[0] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[0] at LCFF_X25_Y21_N19
H1_d_readdata_d1[0] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[0], E1L4);


--H1_d_readdata_d1[16] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[16] at LCFF_X29_Y13_N1
H1_d_readdata_d1[16] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[16], E1L4);


--H1L2281 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[0]~106 at LCCOMB_X29_Y23_N24
H1L2281 = AMPP_FUNCTION(!H1_M_ld_align_sh8, !H1_d_readdata_d1[0], !H1_d_readdata_d1[16], !H1_M_ld_align_sh16, !H1L3181);


--YB1_q_b[0] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[0] at M4K_X31_Y25
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 32, Port B Depth: 32, Port B Width: 32
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[0] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[8] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[8] at M4K_X31_Y25
YB1_q_b[8] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[7] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[7] at M4K_X31_Y25
YB1_q_b[7] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[6] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[6] at M4K_X31_Y25
YB1_q_b[6] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[5] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[5] at M4K_X31_Y25
YB1_q_b[5] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[4] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[4] at M4K_X31_Y25
YB1_q_b[4] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[3] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[3] at M4K_X31_Y25
YB1_q_b[3] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[2] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[2] at M4K_X31_Y25
YB1_q_b[2] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[1] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[1] at M4K_X31_Y25
YB1_q_b[1] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[31] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[31] at M4K_X31_Y25
YB1_q_b[31] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[30] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[30] at M4K_X31_Y25
YB1_q_b[30] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[29] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[29] at M4K_X31_Y25
YB1_q_b[29] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[28] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[28] at M4K_X31_Y25
YB1_q_b[28] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[27] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[27] at M4K_X31_Y25
YB1_q_b[27] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[26] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[26] at M4K_X31_Y25
YB1_q_b[26] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[25] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[25] at M4K_X31_Y25
YB1_q_b[25] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[24] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[24] at M4K_X31_Y25
YB1_q_b[24] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[23] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[23] at M4K_X31_Y25
YB1_q_b[23] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[22] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[22] at M4K_X31_Y25
YB1_q_b[22] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[21] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[21] at M4K_X31_Y25
YB1_q_b[21] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[20] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[20] at M4K_X31_Y25
YB1_q_b[20] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[19] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[19] at M4K_X31_Y25
YB1_q_b[19] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[18] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[18] at M4K_X31_Y25
YB1_q_b[18] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[17] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[17] at M4K_X31_Y25
YB1_q_b[17] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[16] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[16] at M4K_X31_Y25
YB1_q_b[16] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[15] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[15] at M4K_X31_Y25
YB1_q_b[15] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[14] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[14] at M4K_X31_Y25
YB1_q_b[14] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[13] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[13] at M4K_X31_Y25
YB1_q_b[13] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[12] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[12] at M4K_X31_Y25
YB1_q_b[12] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[11] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[11] at M4K_X31_Y25
YB1_q_b[11] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[10] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[10] at M4K_X31_Y25
YB1_q_b[10] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--YB1_q_b[9] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[9] at M4K_X31_Y25
YB1_q_b[9] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);


--H1_W_wr_data[0] is std_2s60:inst|cpu:the_cpu|W_wr_data[0] at LCFF_X30_Y26_N17
H1_W_wr_data[0] = AMPP_FUNCTION(VD1L2, H1L5521, E1L4, GND, H1_M_stall);


--H1L142 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[0]~258 at LCCOMB_X30_Y26_N12
H1L142 = AMPP_FUNCTION(!H1_D_src2_hazard_M, !H1_D_src2_hazard_W, !H1_W_wr_data[0], !H1L5521, !YB1_q_b[0]);


--XB1_q_b[0] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[0] at M4K_X31_Y24
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 32, Port B Depth: 32, Port B Width: 32
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[0] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[8] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[8] at M4K_X31_Y24
XB1_q_b[8] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[7] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[7] at M4K_X31_Y24
XB1_q_b[7] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[6] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[6] at M4K_X31_Y24
XB1_q_b[6] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[5] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[5] at M4K_X31_Y24
XB1_q_b[5] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[4] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[4] at M4K_X31_Y24
XB1_q_b[4] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[3] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[3] at M4K_X31_Y24
XB1_q_b[3] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[2] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[2] at M4K_X31_Y24
XB1_q_b[2] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[1] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[1] at M4K_X31_Y24
XB1_q_b[1] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[31] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[31] at M4K_X31_Y24
XB1_q_b[31] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[30] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[30] at M4K_X31_Y24
XB1_q_b[30] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[29] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[29] at M4K_X31_Y24
XB1_q_b[29] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[28] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[28] at M4K_X31_Y24
XB1_q_b[28] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[27] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[27] at M4K_X31_Y24
XB1_q_b[27] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[26] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[26] at M4K_X31_Y24
XB1_q_b[26] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[25] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[25] at M4K_X31_Y24
XB1_q_b[25] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[24] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[24] at M4K_X31_Y24
XB1_q_b[24] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[23] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[23] at M4K_X31_Y24
XB1_q_b[23] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[22] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[22] at M4K_X31_Y24
XB1_q_b[22] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[21] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[21] at M4K_X31_Y24
XB1_q_b[21] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[20] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[20] at M4K_X31_Y24
XB1_q_b[20] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[19] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[19] at M4K_X31_Y24
XB1_q_b[19] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[18] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[18] at M4K_X31_Y24
XB1_q_b[18] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[17] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[17] at M4K_X31_Y24
XB1_q_b[17] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[16] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[16] at M4K_X31_Y24
XB1_q_b[16] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[15] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[15] at M4K_X31_Y24
XB1_q_b[15] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[14] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[14] at M4K_X31_Y24
XB1_q_b[14] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[13] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[13] at M4K_X31_Y24
XB1_q_b[13] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[12] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[12] at M4K_X31_Y24
XB1_q_b[12] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[11] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[11] at M4K_X31_Y24
XB1_q_b[11] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[10] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[10] at M4K_X31_Y24
XB1_q_b[10] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);

--XB1_q_b[9] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[9] at M4K_X31_Y24
XB1_q_b[9] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, !H1_M_wr_dst_reg, H1_M_stall, H1L5521, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31], GND, GND, GND, GND, H1L6521, H1L7521, H1L0621, H1L3621, H1L6621, H1L9621, H1L0721, H1L1721, H1L2721, H1L3721, H1L4721, H1L5721, H1L6721, H1L7721, H1L8721, H1L9721, H1L0821, H1L1821, H1L2821, H1L3821, H1L4821, H1L5821, H1L6821, H1L7821, H1L8821, H1L9821, H1L0921, H1L1921, H1L2921, H1L3921, H1L4921);


--H1L991 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[0]~258 at LCCOMB_X30_Y26_N16
H1L991 = AMPP_FUNCTION(!XB1_q_b[0], !H1_D_src1_hazard_W, !H1L5521, !H1_W_wr_data[0], !H1_D_src1_hazard_M);


--H1_D_iw[6] is std_2s60:inst|cpu:the_cpu|D_iw[6] at LCFF_X30_Y23_N15
H1_D_iw[6] = AMPP_FUNCTION(VD1L2, H1L178, E1L4, H1L798, H1_M_stall);


--H1_D_br_taken_waddr_partial[0] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[0] at LCFF_X32_Y20_N1
H1_D_br_taken_waddr_partial[0] = AMPP_FUNCTION(VD1L2, H1L4761, E1L4, H1_M_stall);


--H1_D_pc_plus_one[0] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[0] at LCFF_X32_Y19_N1
H1_D_pc_plus_one[0] = AMPP_FUNCTION(VD1L2, H1L0761, E1L4, H1_M_stall);


--H1_D_iw[21] is std_2s60:inst|cpu:the_cpu|D_iw[21] at LCFF_X30_Y18_N27
H1_D_iw[21] = AMPP_FUNCTION(VD1L2, H1L688, E1L4, H1_M_stall);


--H1L501 is std_2s60:inst|cpu:the_cpu|D_logic_op[1]~16 at LCCOMB_X28_Y27_N10
H1L501 = AMPP_FUNCTION(!H1L211, !H1_D_iw[4], !H1_D_iw[15]);


--H1L401 is std_2s60:inst|cpu:the_cpu|D_logic_op[0]~17 at LCCOMB_X26_Y26_N30
H1L401 = AMPP_FUNCTION(!H1_D_iw[14], !H1_D_iw[3], !H1L211);


--H1L55 is std_2s60:inst|cpu:the_cpu|D_ctrl_shift_right~30 at LCCOMB_X32_Y27_N28
H1L55 = AMPP_FUNCTION(!H1_D_iw[14], !H1_D_iw[15]);


--H1L34 is std_2s60:inst|cpu:the_cpu|D_ctrl_jmp_indirect~31 at LCCOMB_X33_Y23_N10
H1L34 = AMPP_FUNCTION(!H1_D_iw[12], !H1L211);


--H1L43 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_pc_plus_one~40 at LCCOMB_X33_Y23_N2
H1L43 = AMPP_FUNCTION(!H1_D_iw[16], !H1L34, !H1L55, !H1L61, !H1_D_iw[13]);


--H1L23 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_logic_result~34 at LCCOMB_X28_Y27_N24
H1L23 = AMPP_FUNCTION(!H1_D_iw[11], !H1_D_iw[13], !H1_D_iw[16], !H1L211, !H1_D_iw[12]);


--H1L311 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1133 at LCCOMB_X29_Y27_N4
H1L311 = AMPP_FUNCTION(!H1_D_iw[2], !H1_D_iw[1], !H1_D_iw[0], !H1_D_iw[5], !H1_D_iw[3], !H1_D_iw[4]);


--H1L411 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1134 at LCCOMB_X29_Y27_N6
H1L411 = AMPP_FUNCTION(!H1_D_iw[2], !H1_D_iw[1], !H1_D_iw[5], !H1_D_iw[0], !H1_D_iw[4], !H1_D_iw[3]);


--H1L511 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1135 at LCCOMB_X30_Y27_N16
H1L511 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[5], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[1], !H1_D_iw[2]);


--H1_D_ctrl_dst_data_sel_logic_result is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_logic_result at LCCOMB_X29_Y27_N22
H1_D_ctrl_dst_data_sel_logic_result = AMPP_FUNCTION(!H1L411, !H1L33, !H1L511, !H1L23, !H1L311);


--H1L611 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1136 at LCCOMB_X29_Y27_N2
H1L611 = AMPP_FUNCTION(!H1_D_iw[2], !H1_D_iw[1], !H1_D_iw[5], !H1_D_iw[0], !H1_D_iw[4], !H1_D_iw[3]);


--H1L711 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1137 at LCCOMB_X29_Y27_N0
H1L711 = AMPP_FUNCTION(!H1_D_iw[2], !H1_D_iw[1], !H1_D_iw[0], !H1_D_iw[5], !H1_D_iw[3], !H1_D_iw[4]);


--H1L02 is std_2s60:inst|cpu:the_cpu|D_ctrl_alu_subtract~276 at LCCOMB_X33_Y23_N28
H1L02 = AMPP_FUNCTION(!H1L34, !H1_D_iw[11], !H1_D_iw[15], !H1_D_iw[14], !H1_D_iw[13]);


--H1L811 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1138 at LCCOMB_X27_Y27_N12
H1L811 = AMPP_FUNCTION(!H1_D_iw[5], !H1_D_iw[3], !H1_D_iw[1], !H1_D_iw[0], !H1_D_iw[2], !H1_D_iw[4]);


--H1L911 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1139 at LCCOMB_X27_Y27_N4
H1L911 = AMPP_FUNCTION(!H1_D_iw[1], !H1_D_iw[4], !H1_D_iw[5], !H1_D_iw[0], !H1_D_iw[2], !H1_D_iw[3]);


--H1L021 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1140 at LCCOMB_X27_Y27_N28
H1L021 = AMPP_FUNCTION(!H1_D_iw[5], !H1_D_iw[2], !H1_D_iw[1], !H1_D_iw[0], !H1_D_iw[3], !H1_D_iw[4]);


--H1L121 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1141 at LCCOMB_X27_Y27_N30
H1L121 = AMPP_FUNCTION(!H1_D_iw[5], !H1_D_iw[2], !H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[4], !H1_D_iw[3]);


--H1L72 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_cmp~277 at LCCOMB_X27_Y27_N10
H1L72 = AMPP_FUNCTION(!H1L121, !H1L021, !H1L811, !H1L911);


--H1L221 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1142 at LCCOMB_X27_Y27_N22
H1L221 = AMPP_FUNCTION(!H1_D_iw[5], !H1_D_iw[2], !H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[4], !H1_D_iw[3]);


--H1L321 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1143 at LCCOMB_X27_Y27_N20
H1L321 = AMPP_FUNCTION(!H1_D_iw[5], !H1_D_iw[2], !H1_D_iw[1], !H1_D_iw[0], !H1_D_iw[3], !H1_D_iw[4]);


--H1L421 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1144 at LCCOMB_X29_Y27_N24
H1L421 = AMPP_FUNCTION(!H1_D_iw[4], !H1_D_iw[5], !H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3]);


--H1L521 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1145 at LCCOMB_X30_Y27_N4
H1L521 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[4], !H1_D_iw[3], !H1_D_iw[2], !H1_D_iw[5], !H1_D_iw[1]);


--H1L12 is std_2s60:inst|cpu:the_cpu|D_ctrl_alu_subtract~277 at LCCOMB_X29_Y27_N10
H1L12 = AMPP_FUNCTION(!H1L421, !H1L521, !H1L321, !H1L221);


--H1L22 is std_2s60:inst|cpu:the_cpu|D_ctrl_alu_subtract~278 at LCCOMB_X29_Y27_N18
H1L22 = AMPP_FUNCTION(!H1L611, !H1L711, !H1L12, !H1L72, !H1L02);


--H1L82 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_cmp~278 at LCCOMB_X28_Y27_N28
H1L82 = AMPP_FUNCTION(!H1_D_iw[14], !H1_D_iw[15], !H1_D_iw[11], !H1_D_iw[12]);


--H1L71 is std_2s60:inst|cpu:the_cpu|D_ctrl_alu_signed_cmp~26 at LCCOMB_X32_Y27_N18
H1L71 = AMPP_FUNCTION(!H1_D_iw[14], !H1_D_iw[11], !H1_D_iw[15]);


--H1L92 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_cmp~279 at LCCOMB_X28_Y27_N0
H1L92 = AMPP_FUNCTION(!H1L211, !H1L71, !H1_D_iw[12], !H1L82, !H1_D_iw[13]);


--H1L621 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1146 at LCCOMB_X27_Y19_N6
H1L621 = AMPP_FUNCTION(!H1_D_iw[1], !H1_D_iw[5], !H1_D_iw[3], !H1_D_iw[2], !H1_D_iw[4], !H1_D_iw[0]);


--H1L721 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1147 at LCCOMB_X27_Y19_N10
H1L721 = AMPP_FUNCTION(!H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[5], !H1_D_iw[4], !H1_D_iw[0], !H1_D_iw[1]);


--H1L03 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_cmp~280 at LCCOMB_X27_Y19_N12
H1L03 = AMPP_FUNCTION(!H1L721, !H1L621, !H1L92, !H1L72);


--H1_D_op_rdctl is std_2s60:inst|cpu:the_cpu|D_op_rdctl at LCCOMB_X28_Y27_N12
H1_D_op_rdctl = AMPP_FUNCTION(!H1_D_iw[14], !H1L9702, !H1_D_iw[16], !H1L211, !H1_D_iw[13]);


--H1_M_ienable_reg[2] is std_2s60:inst|cpu:the_cpu|M_ienable_reg[2] at LCFF_X26_Y18_N13
H1_M_ienable_reg[2] = AMPP_FUNCTION(VD1L2, H1L682, E1L4, H1L5201);


--H1_M_ipending_reg[2] is std_2s60:inst|cpu:the_cpu|M_ipending_reg[2] at LCFF_X24_Y23_N21
H1_M_ipending_reg[2] = AMPP_FUNCTION(VD1L2, H1L1401, E1L4);


--H1L953 is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[1]~61 at LCCOMB_X24_Y24_N8
H1L953 = AMPP_FUNCTION(!H1_D_iw[7], !H1_D_iw[6], !H1_D_iw[8]);


--H1L0802 is std_2s60:inst|cpu:the_cpu|reduce_nor~694 at LCCOMB_X24_Y24_N18
H1L0802 = AMPP_FUNCTION(!H1_D_iw[7], !H1_D_iw[6], !H1_D_iw[8]);


--H1L138 is std_2s60:inst|cpu:the_cpu|E_valid~29 at LCCOMB_X30_Y18_N4
H1L138 = AMPP_FUNCTION(!H1L038, !H1_E_hbreak_req);


--H1_M_valid_mul_shift_rot_entered_M is std_2s60:inst|cpu:the_cpu|M_valid_mul_shift_rot_entered_M at LCFF_X29_Y27_N17
H1_M_valid_mul_shift_rot_entered_M = AMPP_FUNCTION(VD1L2, H1_E_valid_mul_shift_rot_entering_M, E1L4);


--H1_M_mul_shift_rot_stall_nxt is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_stall_nxt at LCCOMB_X29_Y27_N8
H1_M_mul_shift_rot_stall_nxt = AMPP_FUNCTION(!H1_E_ctrl_mul_shift_rot, !H1_M_valid_mul_shift_rot_entered_M, !H1L2521);


--R1_av_waitrequest is std_2s60:inst|jtag_uart:the_jtag_uart|av_waitrequest at LCFF_X25_Y16_N21
R1_av_waitrequest = DFFEAS(R1L86, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave is std_2s60:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave at LCCOMB_X25_Y16_N10
S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave = !H1_M_alu_result[3] & S1L4 & ( H1_M_alu_result[5] & H1_M_alu_result[4] & M1L13 );


--J1L762 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_1~138 at LCCOMB_X26_Y16_N16
J1L762 = U1L23 & ( U1_lcd_display_control_slave_wait_counter[0] & U1L35 ) # !U1L23;


--J1L091 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~216 at LCCOMB_X27_Y16_N14
J1L091 = J1L762 & ( N1L04 # M1L52 # CB1L5 # N1L24 ) # !J1L762;


--J1L191 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~217 at LCCOMB_X26_Y15_N2
J1L191 = N1_ext_ram_s1_wait_counter[0] & N1_ext_ram_s1_wait_counter[1] # !N1_ext_ram_s1_wait_counter[0] & N1_ext_ram_s1_wait_counter[1] # !N1_ext_ram_s1_wait_counter[0] & !N1_ext_ram_s1_wait_counter[1];


--J1L291 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~218 at LCCOMB_X27_Y14_N0
J1L291 = !N1_lan91c111_s1_wait_counter[0] # N1_lan91c111_s1_wait_counter[1] # N1_lan91c111_s1_wait_counter[2];


--J1L391 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~219 at LCCOMB_X26_Y16_N4
J1L391 = QD1L742 & N1L04 & ( J1L291 & N1L24 # J1L191 ) # !QD1L742 & N1L04 & ( J1L291 & N1L24 # J1L191 # CB1L5 ) # QD1L742 & !N1L04 & ( J1L291 & N1L24 ) # !QD1L742 & !N1L04 & ( J1L291 & N1L24 # CB1L5 );


--J1L491 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~220 at LCCOMB_X26_Y16_N0
J1L491 = J1L762 & J1L391 & ( CB1L5 & CB1L1 # H1_d_write ) # !J1L762 & J1L391 & ( CB1L5 & CB1L1 # H1_d_write ) # J1L762 & !J1L391 & ( CB1L5 & CB1L1 ) # !J1L762 & !J1L391 & ( CB1L5 & CB1L1 # H1_d_write );


--J1L591 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~221 at LCCOMB_X26_Y16_N14
J1L591 = J1L491 # !J1L491 & ( H1_d_read & (!R1_av_waitrequest & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1L091) );


--L1L2 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|add~328 at LCCOMB_X26_Y14_N20
L1L2 = L1L8 & L1_cpu_data_master_requests_cpu_jtag_debug_module & ( !L1_cpu_jtag_debug_module_arb_addend[1] ) # !L1L8 & L1_cpu_data_master_requests_cpu_jtag_debug_module & ( !L1_cpu_jtag_debug_module_arb_addend[1] & L1_cpu_jtag_debug_module_arb_addend[0] ) # !L1L8 & !L1_cpu_data_master_requests_cpu_jtag_debug_module & ( !L1_cpu_jtag_debug_module_arb_addend[1] $ L1_cpu_jtag_debug_module_arb_addend[0] );


--M1L12 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~556 at LCCOMB_X25_Y17_N20
M1L12 = M1L33 & ( M1_ext_flash_bus_avalon_slave_arb_addend[0] & !M1_ext_flash_bus_avalon_slave_arb_addend[1] & M1L52 ) # !M1L33 & ( !M1_ext_flash_bus_avalon_slave_arb_addend[1] & M1L52 & (M1L83 # M1_ext_flash_bus_avalon_slave_arb_addend[0]) );


--J1L462 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_0~212 at LCCOMB_X25_Y19_N12
J1L462 = M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] & ( J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] ) # !M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] & ( H1_d_write & !M1L22 & J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] );


--J1L862 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_2~163 at LCCOMB_X29_Y17_N12
J1L862 = CB1L6Q & ( !CB1L08Q # CB1L01Q & CB1L58Q ) # !CB1L6Q & ( CB1L01Q & CB1L58Q );


--J1L962 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_2~164 at LCCOMB_X29_Y17_N10
J1L962 = CB1L68Q & ( CB1L21Q & CB1L78Q # CB1L11Q ) # !CB1L68Q & ( CB1L21Q & CB1L78Q );


--J1L072 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_2~165 at LCCOMB_X27_Y16_N24
J1L072 = CB1L38Q & CB1L7Q & ( J1L962 # CB1L8Q # CB1L28Q ) # !CB1L38Q & CB1L7Q & ( J1L962 # CB1L28Q ) # CB1L38Q & !CB1L7Q & ( J1L962 # CB1L8Q ) # !CB1L38Q & !CB1L7Q & ( J1L962 );


--J1L172 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_2~166 at LCCOMB_X27_Y16_N0
J1L172 = BB1_za_valid & CB1L48Q & ( CB1L9Q # J1L862 # J1L072 ) # BB1_za_valid & !CB1L48Q & ( J1L862 # J1L072 );


--J1L691 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~222 at LCCOMB_X27_Y16_N4
J1L691 = CB1L5 & ( N1L52 & N1L24 ) # !CB1L5 & ( !N1L52 & CB1_cpu_data_master_requests_sdram_s1 & !J1L172 # N1L52 & (CB1_cpu_data_master_requests_sdram_s1 & !J1L172 # N1L24) );


--N1_cpu_data_master_requests_ext_ram_s1 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1 at LCCOMB_X29_Y15_N10
N1_cpu_data_master_requests_ext_ram_s1 = N1L25 & !H1_M_alu_result[20] & ( M1L13 );


--J1L791 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~223 at LCCOMB_X29_Y16_N4
J1L791 = N1L43 & M1L13 & ( !N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0] & N1_cpu_data_master_requests_ext_ram_s1 # J1_cpu_data_master_waitrequest # N1L04 ) # !N1L43 & M1L13 & ( !N1L04 & !N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0] & N1_cpu_data_master_requests_ext_ram_s1 # J1_cpu_data_master_waitrequest ) # N1L43 & !M1L13 # !N1L43 & !M1L13;


--J1L562 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_0~213 at LCCOMB_X21_Y15_N28
J1L562 = M1L461 & M1_ext_flash_s1_wait_counter[0] & ( !H1_d_write # J1_cpu_data_master_dbs_address[0] & J1_cpu_data_master_dbs_address[1] ) # !M1L461 & M1_ext_flash_s1_wait_counter[0] & ( !H1_d_write ) # M1L461 & !M1_ext_flash_s1_wait_counter[0] & ( !H1_d_write ) # !M1L461 & !M1_ext_flash_s1_wait_counter[0] & ( !H1_d_write );


--J1L891 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~224 at LCCOMB_X29_Y16_N30
J1L891 = M1L52 & N1L14 & ( !J1L562 ) # M1L52 & !N1L14 & ( !J1L562 # N1_cpu_data_master_requests_lan91c111_s1 & !N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0] ) # !M1L52 & !N1L14 & ( N1_cpu_data_master_requests_lan91c111_s1 & !N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0] );


--J1L991 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~225 at LCCOMB_X29_Y16_N16
J1L991 = H1_d_write & J1L791 # !H1_d_write & J1L791 # H1_d_write & !J1L791 & ( Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (J1_cpu_data_master_waitrequest # Y1L1) # J1L891 ) # !H1_d_write & !J1L791 & ( Y1L1 & Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # J1L891 );


--J1L002 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~226 at LCCOMB_X26_Y16_N18
J1L002 = J1L991 # !J1L991 & ( !M1L52 & M1_cpu_data_master_requests_ext_flash_s1 & !J1L462 # J1L691 );


--J1L662 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_1~27 at LCCOMB_X25_Y16_N18
J1L662 = S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !FB1L072 # R1_av_waitrequest ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave;


--J1L102 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~227 at LCCOMB_X26_Y16_N8
J1L102 = J1L002 & Y1L2 # !J1L002 & Y1L2 & ( !J1L662 # !Y1_onchip_ram_64_kbytes_s1_arb_addend[1] & Y1L9 ) # J1L002 & !Y1L2 # !J1L002 & !Y1L2 & ( !J1L662 );


--J1L202 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~228 at LCCOMB_X26_Y16_N28
J1L202 = !J1L102 & !J1L591 & ( !M1L12 & (!L1_cpu_data_master_requests_cpu_jtag_debug_module # !L1L2) );


--H1L0111 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[3]~611 at LCCOMB_X34_Y22_N2
H1L0111 = AMPP_FUNCTION(!H1_M_ctrl_mulx, !H1L8601, !AC1_result[3], !H1_M_ctrl_rot, !AC1_result[35]);


--H1_d_readdata_d1[27] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[27] at LCFF_X29_Y12_N27
H1_d_readdata_d1[27] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[27], E1L4);


--H1_d_readdata_d1[11] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[11] at LCFF_X24_Y21_N13
H1_d_readdata_d1[11] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[11], E1L4);


--H1L6181 is std_2s60:inst|cpu:the_cpu|av_ld16_data[11]~347 at LCCOMB_X26_Y20_N2
H1L6181 = AMPP_FUNCTION(!H1_d_readdata_d1[11], !H1_d_readdata_d1[27], !H1_M_ld_align_sh16);


--H1_d_readdata_d1[3] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[3] at LCFF_X25_Y17_N19
H1_d_readdata_d1[3] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[3], E1L4);


--H1_d_readdata_d1[19] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[19] at LCFF_X29_Y13_N3
H1_d_readdata_d1[19] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[19], E1L4);


--H1L5281 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[3]~107 at LCCOMB_X28_Y20_N8
H1L5281 = AMPP_FUNCTION(!H1_d_readdata_d1[19], !H1_d_readdata_d1[3], !H1_M_ld_align_sh16, !H1_M_ld_align_sh8, !H1L6181);


--H1_W_wr_data[3] is std_2s60:inst|cpu:the_cpu|W_wr_data[3] at LCFF_X30_Y25_N9
H1_W_wr_data[3] = AMPP_FUNCTION(VD1L2, H1L8031, E1L4, H1_M_stall);


--H1L442 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[3]~259 at LCCOMB_X30_Y25_N24
H1L442 = AMPP_FUNCTION(!H1L0621, !H1_W_wr_data[3], !H1_D_src2_hazard_M, !YB1_q_b[3], !H1_D_src2_hazard_W);


--H1L202 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[3]~259 at LCCOMB_X32_Y26_N10
H1L202 = AMPP_FUNCTION(!H1L0621, !H1_W_wr_data[3], !XB1_q_b[3], !H1_D_src1_hazard_W, !H1_D_src1_hazard_M);


--H1_D_iw[9] is std_2s60:inst|cpu:the_cpu|D_iw[9] at LCFF_X32_Y24_N3
H1_D_iw[9] = AMPP_FUNCTION(VD1L2, H1L478, E1L4, H1L798, H1_M_stall);


--H1_D_br_taken_waddr_partial[1] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[1] at LCFF_X32_Y20_N3
H1_D_br_taken_waddr_partial[1] = AMPP_FUNCTION(VD1L2, H1L2861, E1L4, H1_M_stall);


--H1_D_pc_plus_one[1] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[1] at LCFF_X32_Y19_N3
H1_D_pc_plus_one[1] = AMPP_FUNCTION(VD1L2, H1L8761, E1L4, H1_M_stall);


--H1_M_ienable_reg[3] is std_2s60:inst|cpu:the_cpu|M_ienable_reg[3] at LCFF_X28_Y19_N19
H1_M_ienable_reg[3] = AMPP_FUNCTION(VD1L2, H1L982, E1L4, GND, H1L5201);


--H1_M_ipending_reg[3] is std_2s60:inst|cpu:the_cpu|M_ipending_reg[3] at LCFF_X23_Y24_N3
H1_M_ipending_reg[3] = AMPP_FUNCTION(VD1L2, H1_M_ipending_reg_nxt[3], E1L4);


--H1_D_issue is std_2s60:inst|cpu:the_cpu|D_issue at LCFF_X33_Y17_N13
H1_D_issue = AMPP_FUNCTION(VD1L2, H1_F_issue, E1L4, H1_M_stall);


--H1_D_valid is std_2s60:inst|cpu:the_cpu|D_valid at LCCOMB_X30_Y18_N6
H1_D_valid = AMPP_FUNCTION(!H1_D_issue, !H1_M_pipe_flush);


--H1_E_ctrl_flush_pipe_always is std_2s60:inst|cpu:the_cpu|E_ctrl_flush_pipe_always at LCFF_X33_Y24_N25
H1_E_ctrl_flush_pipe_always = AMPP_FUNCTION(VD1L2, H1L973, E1L4, H1_M_stall);


--H1_E_ctrl_br_cond is std_2s60:inst|cpu:the_cpu|E_ctrl_br_cond at LCFF_X30_Y27_N11
H1_E_ctrl_br_cond = AMPP_FUNCTION(VD1L2, H1L42, E1L4, H1_M_stall);


--H1_E_iw[21] is std_2s60:inst|cpu:the_cpu|E_iw[21] at LCFF_X32_Y22_N1
H1_E_iw[21] = AMPP_FUNCTION(VD1L2, H1_D_iw[21], E1L4, GND, H1_M_stall);


--H1L2411 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_nxt~114 at LCCOMB_X30_Y22_N28
H1L2411 = AMPP_FUNCTION(!H1_E_hbreak_req, !H1_E_iw[21], !H1L038, !H1_E_ctrl_flush_pipe_always, !H1_E_ctrl_br_cond, !H1L553);


--H1L8702 is std_2s60:inst|cpu:the_cpu|latched_oci_tb_hbreak_req_next~32 at LCCOMB_X30_Y22_N8
H1L8702 = AMPP_FUNCTION(!H1L4491, !H1_hbreak_enabled, !H1_latched_oci_tb_hbreak_req, !H1L038);


--PC1L68Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[34]~reg0 at LCFF_X33_Y14_N27
PC1L68Q = AMPP_FUNCTION(A1L01, PC1L78, PC1L39);


--PC1L88Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[35]~reg0 at LCFF_X30_Y13_N11
PC1L88Q = AMPP_FUNCTION(A1L01, PC1_sr[35], GND, PC1L39);


--PC1_jxdr is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jxdr at LCFF_X36_Y13_N13
PC1_jxdr = AMPP_FUNCTION(VD1L2, PC1L29);


--PC1_ir[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[1] at LCFF_X33_Y13_N5
PC1_ir[1] = AMPP_FUNCTION(A1L6, WD1_Q[1], GND, PC1L91);


--PC1_ir[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[0] at LCFF_X33_Y13_N29
PC1_ir[0] = AMPP_FUNCTION(A1L6, WD1_Q[0], GND, PC1L91);


--PC1L091 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|take_action_ocimem_a~36 at LCCOMB_X30_Y13_N10
PC1L091 = AMPP_FUNCTION(!PC1_ir[0], !PC1_ir[1], !PC1L88Q, !PC1_jxdr);


--PC1L191 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|take_action_ocimem_a~37 at LCCOMB_X30_Y13_N18
PC1L191 = AMPP_FUNCTION(!PC1L68Q, !PC1L091);


--PC1L36Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[21]~reg0 at LCFF_X32_Y13_N31
PC1L36Q = AMPP_FUNCTION(A1L01, PC1L46, PC1L39);


--PC1L16Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[20]~reg0 at LCFF_X32_Y13_N3
PC1L16Q = AMPP_FUNCTION(A1L01, PC1L26, PC1L39);


--FC1_probepresent is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent at LCFF_X32_Y12_N27
FC1_probepresent = AMPP_FUNCTION(VD1L2, FC1L11, !D1L3, PC1L191);


--FC1L2 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~236 at LCCOMB_X30_Y12_N6
FC1L2 = AMPP_FUNCTION(!PC1L36Q, !PC1L16Q, !PC1L191, !E1_data_out, !FC1_jtag_break, !FC1_probepresent);


--WD9_Q[0] is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0] at LCFF_X36_Y14_N29
WD9_Q[0] = AMPP_FUNCTION(A1L6, BE1_dffe1a[7], D1_jtag_debug_mode_usr1, GND, D1L4);


--AE1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1] at LCFF_X36_Y15_N19
AE1_state[1] = AMPP_FUNCTION(A1L6, AE1L91, A1L8);


--D1L2 is sld_hub:sld_hub_inst|CLEAR_SIGNAL~0 at LCCOMB_X36_Y14_N28
D1L2 = AMPP_FUNCTION(!WD9_Q[0], !AE1_state[1]);


--H1_M_ctrl_break is std_2s60:inst|cpu:the_cpu|M_ctrl_break at LCFF_X29_Y23_N17
H1_M_ctrl_break = AMPP_FUNCTION(VD1L2, H1_E_ctrl_break, E1L4, GND, H1_M_stall);


--H1_M_iw[2] is std_2s60:inst|cpu:the_cpu|M_iw[2] at LCFF_X28_Y19_N31
H1_M_iw[2] = AMPP_FUNCTION(VD1L2, H1_E_iw[2], E1L4, GND, H1_M_stall);


--H1_M_iw[13] is std_2s60:inst|cpu:the_cpu|M_iw[13] at LCFF_X30_Y22_N27
H1_M_iw[13] = AMPP_FUNCTION(VD1L2, H1_E_iw[13], E1L4, GND, H1_M_stall);


--H1_M_iw[11] is std_2s60:inst|cpu:the_cpu|M_iw[11] at LCFF_X28_Y21_N15
H1_M_iw[11] = AMPP_FUNCTION(VD1L2, H1L3501, E1L4, H1_M_stall);


--H1L0491 is std_2s60:inst|cpu:the_cpu|hbreak_enabled~68 at LCCOMB_X28_Y19_N30
H1L0491 = AMPP_FUNCTION(!H1_M_iw[13], !H1_M_iw[11], !H1_M_iw[2], !H1_M_iw[3]);


--H1_M_iw[15] is std_2s60:inst|cpu:the_cpu|M_iw[15] at LCFF_X28_Y19_N9
H1_M_iw[15] = AMPP_FUNCTION(VD1L2, H1_E_iw[15], E1L4, GND, H1_M_stall);


--H1_M_iw[14] is std_2s60:inst|cpu:the_cpu|M_iw[14] at LCFF_X25_Y24_N19
H1_M_iw[14] = AMPP_FUNCTION(VD1L2, H1L7501, E1L4, H1_M_stall);


--H1_M_iw[1] is std_2s60:inst|cpu:the_cpu|M_iw[1] at LCFF_X27_Y21_N25
H1_M_iw[1] = AMPP_FUNCTION(VD1L2, H1_E_iw[1], E1L4, GND, H1_M_stall);


--H1_M_iw[12] is std_2s60:inst|cpu:the_cpu|M_iw[12] at LCFF_X28_Y19_N15
H1_M_iw[12] = AMPP_FUNCTION(VD1L2, H1_E_iw[12], E1L4, GND, H1_M_stall);


--H1L1491 is std_2s60:inst|cpu:the_cpu|hbreak_enabled~69 at LCCOMB_X28_Y19_N8
H1L1491 = AMPP_FUNCTION(!H1_M_iw[14], !H1_M_iw[1], !H1_M_iw[15], !H1_M_iw[12]);


--H1_M_iw[5] is std_2s60:inst|cpu:the_cpu|M_iw[5] at LCFF_X28_Y19_N29
H1_M_iw[5] = AMPP_FUNCTION(VD1L2, H1_E_iw[5], E1L4, GND, H1_M_stall);


--H1_M_iw[16] is std_2s60:inst|cpu:the_cpu|M_iw[16] at LCFF_X27_Y21_N17
H1_M_iw[16] = AMPP_FUNCTION(VD1L2, H1_E_iw[16], E1L4, GND, H1_M_stall);


--H1_M_iw[0] is std_2s60:inst|cpu:the_cpu|M_iw[0] at LCFF_X30_Y22_N31
H1_M_iw[0] = AMPP_FUNCTION(VD1L2, H1_E_iw[0], E1L4, GND, H1_M_stall);


--H1L2491 is std_2s60:inst|cpu:the_cpu|hbreak_enabled~70 at LCCOMB_X28_Y19_N28
H1L2491 = AMPP_FUNCTION(!H1_M_iw[4], !H1_M_iw[0], !H1_M_iw[5], !H1_M_iw[16]);


--H1L3491 is std_2s60:inst|cpu:the_cpu|hbreak_enabled~71 at LCCOMB_X29_Y18_N10
H1L3491 = AMPP_FUNCTION(!H1L2491, !H1L0491, !H1_M_ctrl_break, !H1_hbreak_enabled, !H1L1491);


--H1L2031 is std_2s60:inst|cpu:the_cpu|W_valid~0 at LCCOMB_X26_Y21_N20
H1L2031 = AMPP_FUNCTION(!H1_M_valid, !H1_M_stall);


--CC1_oci_single_step_mode is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode at LCFF_X29_Y13_N27
CC1_oci_single_step_mode = AMPP_FUNCTION(VD1L2, H1_M_st_data[3], E1L4, GND, CC1L91);


--H1L3802 is std_2s60:inst|cpu:the_cpu|wait_for_one_post_bret_inst~117 at LCCOMB_X29_Y22_N4
H1L3802 = AMPP_FUNCTION(!CC1_oci_single_step_mode, !H1_hbreak_enabled, !H1L038, !H1_wait_for_one_post_bret_inst, !H1_M_stall);


--H1L1111 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[4]~612 at LCCOMB_X33_Y22_N24
H1L1111 = AMPP_FUNCTION(!H1_M_ctrl_rot, !AC1_result[36], !H1L8601, !H1_M_ctrl_mulx, !AC1_result[4]);


--H1_d_readdata_d1[28] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[28] at LCFF_X25_Y9_N11
H1_d_readdata_d1[28] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[28], E1L4);


--H1_d_readdata_d1[12] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[12] at LCFF_X24_Y21_N29
H1_d_readdata_d1[12] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[12], E1L4);


--H1L7181 is std_2s60:inst|cpu:the_cpu|av_ld16_data[12]~348 at LCCOMB_X27_Y20_N16
H1L7181 = AMPP_FUNCTION(!H1_M_ld_align_sh16, !H1_d_readdata_d1[12], !H1_d_readdata_d1[28]);


--H1_d_readdata_d1[4] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[4] at LCFF_X24_Y18_N21
H1_d_readdata_d1[4] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[4], E1L4);


--H1_d_readdata_d1[20] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[20] at LCFF_X29_Y13_N17
H1_d_readdata_d1[20] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[20], E1L4);


--H1L6281 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[4]~108 at LCCOMB_X27_Y20_N12
H1L6281 = AMPP_FUNCTION(!H1_d_readdata_d1[20], !H1_d_readdata_d1[4], !H1_M_ld_align_sh8, !H1_M_ld_align_sh16, !H1L7181);


--H1_W_wr_data[4] is std_2s60:inst|cpu:the_cpu|W_wr_data[4] at LCFF_X30_Y25_N23
H1_W_wr_data[4] = AMPP_FUNCTION(VD1L2, H1L0131, E1L4, H1_M_stall);


--H1L542 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[4]~260 at LCCOMB_X30_Y25_N12
H1L542 = AMPP_FUNCTION(!YB1_q_b[4], !H1L3621, !H1_D_src2_hazard_W, !H1_W_wr_data[4], !H1_D_src2_hazard_M);


--H1L302 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[4]~260 at LCCOMB_X32_Y22_N4
H1L302 = AMPP_FUNCTION(!H1_W_wr_data[4], !H1L3621, !H1_D_src1_hazard_W, !XB1_q_b[4], !H1_D_src1_hazard_M);


--H1_D_iw[10] is std_2s60:inst|cpu:the_cpu|D_iw[10] at LCFF_X30_Y23_N9
H1_D_iw[10] = AMPP_FUNCTION(VD1L2, H1L578, E1L4, H1L798, H1_M_stall);


--H1_D_br_taken_waddr_partial[2] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[2] at LCFF_X32_Y20_N5
H1_D_br_taken_waddr_partial[2] = AMPP_FUNCTION(VD1L2, H1L0961, E1L4, H1_M_stall);


--H1_D_pc_plus_one[2] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[2] at LCFF_X32_Y19_N5
H1_D_pc_plus_one[2] = AMPP_FUNCTION(VD1L2, H1L6861, E1L4, H1_M_stall);


--H1_M_ienable_reg[4] is std_2s60:inst|cpu:the_cpu|M_ienable_reg[4] at LCFF_X27_Y21_N29
H1_M_ienable_reg[4] = AMPP_FUNCTION(VD1L2, H1L692, E1L4, GND, H1L5201);


--H1_M_ipending_reg[4] is std_2s60:inst|cpu:the_cpu|M_ipending_reg[4] at LCFF_X24_Y18_N25
H1_M_ipending_reg[4] = AMPP_FUNCTION(VD1L2, H1_M_ipending_reg_nxt[4], E1L4);


--H1L2111 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[5]~613 at LCCOMB_X34_Y22_N16
H1L2111 = AMPP_FUNCTION(!H1_M_ctrl_mulx, !H1L8601, !H1_M_ctrl_rot, !AC1_result[37], !AC1_result[5]);


--H1_d_readdata_d1[29] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[29] at LCFF_X27_Y12_N5
H1_d_readdata_d1[29] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[29], E1L4);


--H1_d_readdata_d1[13] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[13] at LCFF_X23_Y20_N7
H1_d_readdata_d1[13] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[13], E1L4);


--H1L8181 is std_2s60:inst|cpu:the_cpu|av_ld16_data[13]~349 at LCCOMB_X27_Y20_N2
H1L8181 = AMPP_FUNCTION(!H1_M_ld_align_sh16, !H1_d_readdata_d1[13], !H1_d_readdata_d1[29]);


--H1_d_readdata_d1[5] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[5] at LCFF_X21_Y15_N17
H1_d_readdata_d1[5] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[5], E1L4);


--H1_d_readdata_d1[21] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[21] at LCFF_X29_Y13_N9
H1_d_readdata_d1[21] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[21], E1L4);


--H1L7281 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[5]~109 at LCCOMB_X29_Y19_N24
H1L7281 = AMPP_FUNCTION(!H1_M_ld_align_sh8, !H1_M_ld_align_sh16, !H1_d_readdata_d1[5], !H1L8181, !H1_d_readdata_d1[21]);


--H1_W_wr_data[5] is std_2s60:inst|cpu:the_cpu|W_wr_data[5] at LCFF_X30_Y26_N7
H1_W_wr_data[5] = AMPP_FUNCTION(VD1L2, H1L6621, E1L4, GND, H1_M_stall);


--H1L642 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[5]~261 at LCCOMB_X32_Y26_N18
H1L642 = AMPP_FUNCTION(!YB1_q_b[5], !H1_W_wr_data[5], !H1L6621, !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L402 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[5]~261 at LCCOMB_X30_Y26_N28
H1L402 = AMPP_FUNCTION(!H1_D_src1_hazard_W, !H1_D_src1_hazard_M, !H1_W_wr_data[5], !H1L6621, !XB1_q_b[5]);


--H1_D_br_taken_waddr_partial[3] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[3] at LCFF_X32_Y20_N7
H1_D_br_taken_waddr_partial[3] = AMPP_FUNCTION(VD1L2, H1L8961, E1L4, H1_M_stall);


--H1_D_pc_plus_one[3] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[3] at LCFF_X32_Y19_N7
H1_D_pc_plus_one[3] = AMPP_FUNCTION(VD1L2, H1L4961, E1L4, H1_M_stall);


--H1L16 is std_2s60:inst|cpu:the_cpu|D_ctrl_st~32 at LCCOMB_X27_Y19_N28
H1L16 = AMPP_FUNCTION(!H1_D_iw[1], !H1_D_iw[0]);


--H1L3111 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[6]~614 at LCCOMB_X34_Y22_N0
H1L3111 = AMPP_FUNCTION(!H1_M_ctrl_mulx, !H1L8601, !AC1_result[6], !H1_M_ctrl_rot, !AC1_result[38]);


--H1_d_readdata_d1[30] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[30] at LCFF_X26_Y20_N25
H1_d_readdata_d1[30] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[30], E1L4);


--H1_d_readdata_d1[14] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[14] at LCFF_X23_Y19_N3
H1_d_readdata_d1[14] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[14], E1L4);


--H1L9181 is std_2s60:inst|cpu:the_cpu|av_ld16_data[14]~350 at LCCOMB_X27_Y21_N22
H1L9181 = AMPP_FUNCTION(!H1_d_readdata_d1[30], !H1_d_readdata_d1[14], !H1_M_ld_align_sh16);


--H1_d_readdata_d1[6] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[6] at LCFF_X23_Y21_N9
H1_d_readdata_d1[6] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[6], E1L4);


--H1_d_readdata_d1[22] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[22] at LCFF_X27_Y20_N25
H1_d_readdata_d1[22] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[22], E1L4);


--H1L8281 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[6]~110 at LCCOMB_X27_Y22_N16
H1L8281 = AMPP_FUNCTION(!H1_d_readdata_d1[22], !H1_d_readdata_d1[6], !H1_M_ld_align_sh16, !H1L9181, !H1_M_ld_align_sh8);


--H1_W_wr_data[6] is std_2s60:inst|cpu:the_cpu|W_wr_data[6] at LCFF_X27_Y21_N9
H1_W_wr_data[6] = AMPP_FUNCTION(VD1L2, H1L9621, E1L4, GND, H1_M_stall);


--H1L742 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[6]~262 at LCCOMB_X27_Y26_N0
H1L742 = AMPP_FUNCTION(!H1_W_wr_data[6], !H1L9621, !YB1_q_b[6], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L502 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[6]~262 at LCCOMB_X27_Y21_N12
H1L502 = AMPP_FUNCTION(!XB1_q_b[6], !H1L9621, !H1_W_wr_data[6], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_br_taken_waddr_partial[4] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[4] at LCFF_X32_Y20_N9
H1_D_br_taken_waddr_partial[4] = AMPP_FUNCTION(VD1L2, H1L6071, E1L4, H1_M_stall);


--H1_D_pc_plus_one[4] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[4] at LCFF_X32_Y19_N9
H1_D_pc_plus_one[4] = AMPP_FUNCTION(VD1L2, H1L2071, E1L4, H1_M_stall);


--H1_M_ienable_reg[6] is std_2s60:inst|cpu:the_cpu|M_ienable_reg[6] at LCFF_X27_Y19_N19
H1_M_ienable_reg[6] = AMPP_FUNCTION(VD1L2, H1L103, E1L4, H1L5201);


--H1_M_ipending_reg[6] is std_2s60:inst|cpu:the_cpu|M_ipending_reg[6] at LCFF_X21_Y19_N25
H1_M_ipending_reg[6] = AMPP_FUNCTION(VD1L2, H1_M_ipending_reg_nxt[6], E1L4);


--H1L4111 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[7]~615 at LCCOMB_X34_Y22_N26
H1L4111 = AMPP_FUNCTION(!H1_M_ctrl_mulx, !H1L8601, !AC1_result[39], !H1_M_ctrl_rot, !AC1_result[7]);


--H1_d_readdata_d1[31] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[31] at LCFF_X29_Y12_N7
H1_d_readdata_d1[31] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[31], E1L4);


--H1_d_readdata_d1[15] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[15] at LCFF_X23_Y20_N17
H1_d_readdata_d1[15] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[15], E1L4);


--H1L0281 is std_2s60:inst|cpu:the_cpu|av_ld16_data[15]~351 at LCCOMB_X28_Y21_N28
H1L0281 = AMPP_FUNCTION(!H1_M_ld_align_sh16, !H1_d_readdata_d1[15], !H1_d_readdata_d1[31]);


--H1_d_readdata_d1[7] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[7] at LCFF_X23_Y17_N23
H1_d_readdata_d1[7] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[7], E1L4);


--H1_d_readdata_d1[23] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[23] at LCFF_X27_Y11_N21
H1_d_readdata_d1[23] = AMPP_FUNCTION(VD1L2, J1_cpu_data_master_readdata[23], E1L4);


--H1L9281 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[7]~111 at LCCOMB_X27_Y22_N10
H1L9281 = AMPP_FUNCTION(!H1L0281, !H1_d_readdata_d1[23], !H1_M_ld_align_sh16, !H1_d_readdata_d1[7], !H1_M_ld_align_sh8);


--H1_W_wr_data[7] is std_2s60:inst|cpu:the_cpu|W_wr_data[7] at LCFF_X32_Y23_N23
H1_W_wr_data[7] = AMPP_FUNCTION(VD1L2, H1L0721, E1L4, GND, H1_M_stall);


--H1L842 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[7]~263 at LCCOMB_X32_Y23_N10
H1L842 = AMPP_FUNCTION(!H1L0721, !YB1_q_b[7], !H1_W_wr_data[7], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L602 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[7]~263 at LCCOMB_X32_Y23_N30
H1L602 = AMPP_FUNCTION(!H1L0721, !H1_W_wr_data[7], !H1_D_src1_hazard_W, !H1_D_src1_hazard_M, !XB1_q_b[7]);


--H1_D_br_taken_waddr_partial[5] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[5] at LCFF_X32_Y20_N11
H1_D_br_taken_waddr_partial[5] = AMPP_FUNCTION(VD1L2, H1L4171, E1L4, H1_M_stall);


--H1_D_pc_plus_one[5] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[5] at LCFF_X32_Y19_N11
H1_D_pc_plus_one[5] = AMPP_FUNCTION(VD1L2, H1L0171, E1L4, H1_M_stall);


--H1L8111 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[11]~616 at LCCOMB_X33_Y22_N28
H1L8111 = AMPP_FUNCTION(!H1_M_ctrl_rot, !AC1_result[11], !H1L8601, !H1_M_ctrl_mulx, !AC1_result[43]);


--H1_M_ctrl_ld_signed is std_2s60:inst|cpu:the_cpu|M_ctrl_ld_signed at LCFF_X29_Y20_N29
H1_M_ctrl_ld_signed = AMPP_FUNCTION(VD1L2, H1L6001, E1L4, H1_M_stall);


--H1L2981 is std_2s60:inst|cpu:the_cpu|av_sign_bit~0 at LCCOMB_X26_Y23_N6
H1L2981 = AMPP_FUNCTION(!H1_M_iw[4], !H1_M_iw[3], !H1_M_alu_result[0]);


--H1_M_mem8 is std_2s60:inst|cpu:the_cpu|M_mem8 at LCCOMB_X28_Y19_N4
H1_M_mem8 = AMPP_FUNCTION(!H1_M_iw[4], !H1_M_iw[3]);


--H1_W_wr_data[11] is std_2s60:inst|cpu:the_cpu|W_wr_data[11] at LCFF_X26_Y25_N27
H1_W_wr_data[11] = AMPP_FUNCTION(VD1L2, H1L4721, E1L4, GND, H1_M_stall);


--H1L252 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[11]~264 at LCCOMB_X26_Y25_N4
H1L252 = AMPP_FUNCTION(!H1_W_wr_data[11], !YB1_q_b[11], !H1L4721, !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L012 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[11]~264 at LCCOMB_X26_Y25_N18
H1L012 = AMPP_FUNCTION(!H1_D_src1_hazard_W, !H1_D_src1_hazard_M, !XB1_q_b[11], !H1L4721, !H1_W_wr_data[11]);


--H1_D_iw[17] is std_2s60:inst|cpu:the_cpu|D_iw[17] at LCFF_X30_Y18_N19
H1_D_iw[17] = AMPP_FUNCTION(VD1L2, H1L288, E1L4, H1L798, H1_M_stall);


--H1L7111 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[10]~617 at LCCOMB_X33_Y22_N14
H1L7111 = AMPP_FUNCTION(!AC1_result[42], !H1_M_ctrl_rot, !H1L8601, !AC1_result[10], !H1_M_ctrl_mulx);


--H1_W_wr_data[10] is std_2s60:inst|cpu:the_cpu|W_wr_data[10] at LCFF_X26_Y25_N3
H1_W_wr_data[10] = AMPP_FUNCTION(VD1L2, H1L3721, E1L4, GND, H1_M_stall);


--H1L152 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[10]~265 at LCCOMB_X26_Y25_N20
H1L152 = AMPP_FUNCTION(!H1_W_wr_data[10], !H1L3721, !YB1_q_b[10], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L902 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[10]~265 at LCCOMB_X26_Y25_N22
H1L902 = AMPP_FUNCTION(!H1_W_wr_data[10], !H1L3721, !H1_D_src1_hazard_M, !XB1_q_b[10], !H1_D_src1_hazard_W);


--H1L6111 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[9]~618 at LCCOMB_X30_Y26_N24
H1L6111 = AMPP_FUNCTION(!H1L8601, !AC1_result[41], !H1_M_ctrl_rot, !H1_M_ctrl_mulx, !AC1_result[9]);


--H1_W_wr_data[9] is std_2s60:inst|cpu:the_cpu|W_wr_data[9] at LCFF_X26_Y25_N7
H1_W_wr_data[9] = AMPP_FUNCTION(VD1L2, H1L2721, E1L4, GND, H1_M_stall);


--H1L052 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[9]~266 at LCCOMB_X26_Y25_N28
H1L052 = AMPP_FUNCTION(!H1_W_wr_data[9], !YB1_q_b[9], !H1L2721, !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L802 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[9]~266 at LCCOMB_X26_Y25_N16
H1L802 = AMPP_FUNCTION(!H1_D_src1_hazard_W, !H1_D_src1_hazard_M, !H1_W_wr_data[9], !H1L2721, !XB1_q_b[9]);


--H1L5111 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[8]~619 at LCCOMB_X27_Y21_N26
H1L5111 = AMPP_FUNCTION(!AC1_result[40], !AC1_result[8], !H1L8601, !H1_M_ctrl_rot, !H1_M_ctrl_mulx);


--H1_W_wr_data[8] is std_2s60:inst|cpu:the_cpu|W_wr_data[8] at LCFF_X26_Y25_N31
H1_W_wr_data[8] = AMPP_FUNCTION(VD1L2, H1L1721, E1L4, GND, H1_M_stall);


--H1L942 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[8]~267 at LCCOMB_X26_Y25_N24
H1L942 = AMPP_FUNCTION(!H1_W_wr_data[8], !H1L1721, !H1_D_src2_hazard_M, !YB1_q_b[8], !H1_D_src2_hazard_W);


--H1L702 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[8]~267 at LCCOMB_X26_Y25_N0
H1L702 = AMPP_FUNCTION(!H1_W_wr_data[8], !H1L1721, !H1_D_src1_hazard_W, !H1_D_src1_hazard_M, !XB1_q_b[8]);


--H1_D_br_taken_waddr_partial[9] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[9] at LCFF_X32_Y20_N19
H1_D_br_taken_waddr_partial[9] = AMPP_FUNCTION(VD1L2, H1L6471, E1L4, H1_M_stall);


--H1_D_pc_plus_one[9] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[9] at LCFF_X32_Y19_N19
H1_D_pc_plus_one[9] = AMPP_FUNCTION(VD1L2, H1L0371, E1L4, H1_M_stall);


--H1_D_br_taken_waddr_partial[7] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[7] at LCFF_X32_Y20_N15
H1_D_br_taken_waddr_partial[7] = AMPP_FUNCTION(VD1L2, H1L8371, E1L4, H1_M_stall);


--H1_D_pc_plus_one[7] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[7] at LCFF_X32_Y19_N15
H1_D_pc_plus_one[7] = AMPP_FUNCTION(VD1L2, H1L2271, E1L4, H1_M_stall);


--H1_D_br_taken_waddr_partial[8] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[8] at LCFF_X32_Y20_N17
H1_D_br_taken_waddr_partial[8] = AMPP_FUNCTION(VD1L2, H1L2471, E1L4, H1_M_stall);


--H1_D_pc_plus_one[8] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[8] at LCFF_X32_Y19_N17
H1_D_pc_plus_one[8] = AMPP_FUNCTION(VD1L2, H1L6271, E1L4, H1_M_stall);


--H1_D_br_taken_waddr_partial[6] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[6] at LCFF_X32_Y20_N13
H1_D_br_taken_waddr_partial[6] = AMPP_FUNCTION(VD1L2, H1L4371, E1L4, H1_M_stall);


--H1_D_pc_plus_one[6] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[6] at LCFF_X32_Y19_N13
H1_D_pc_plus_one[6] = AMPP_FUNCTION(VD1L2, H1L8171, E1L4, H1_M_stall);


--H1L3211 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[16]~620 at LCCOMB_X34_Y22_N8
H1L3211 = AMPP_FUNCTION(!H1_M_ctrl_rot, !H1L8601, !H1_M_ctrl_mulx, !AC1_result[16], !AC1_result[48]);


--H1_W_wr_data[16] is std_2s60:inst|cpu:the_cpu|W_wr_data[16] at LCFF_X28_Y24_N29
H1_W_wr_data[16] = AMPP_FUNCTION(VD1L2, H1L9721, E1L4, H1_M_stall);


--H1L752 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[16]~268 at LCCOMB_X32_Y24_N18
H1L752 = AMPP_FUNCTION(!H1_D_src2_hazard_W, !H1_W_wr_data[16], !H1L9721, !H1_D_src2_hazard_M, !YB1_q_b[16]);


--H1L512 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[16]~268 at LCCOMB_X26_Y25_N8
H1L512 = AMPP_FUNCTION(!H1L9721, !H1_D_src1_hazard_M, !H1_D_src1_hazard_W, !XB1_q_b[16], !H1_W_wr_data[16]);


--H1L042 is std_2s60:inst|cpu:the_cpu|D_src2_imm[30]~121 at LCCOMB_X27_Y22_N0
H1L042 = AMPP_FUNCTION(!H1_D_iw[21], !H1L811, !H1L33, !H1L911, !H1L95);


--H1L107 is std_2s60:inst|cpu:the_cpu|E_src2_imm[23]~82 at LCCOMB_X27_Y22_N12
H1L107 = AMPP_FUNCTION(!H1L811, !H1L33, !H1L14, !H1L911, !H1L95);


--H1L2211 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[15]~621 at LCCOMB_X33_Y22_N6
H1L2211 = AMPP_FUNCTION(!H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[15], !AC1_result[47], !H1L8601);


--H1_W_wr_data[15] is std_2s60:inst|cpu:the_cpu|W_wr_data[15] at LCFF_X27_Y24_N7
H1_W_wr_data[15] = AMPP_FUNCTION(VD1L2, H1L8721, E1L4, H1_M_stall);


--H1L652 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[15]~269 at LCCOMB_X32_Y24_N24
H1L652 = AMPP_FUNCTION(!H1_W_wr_data[15], !H1L8721, !YB1_q_b[15], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L412 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[15]~269 at LCCOMB_X32_Y24_N30
H1L412 = AMPP_FUNCTION(!H1_W_wr_data[15], !XB1_q_b[15], !H1L8721, !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1L1211 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[14]~622 at LCCOMB_X33_Y25_N22
H1L1211 = AMPP_FUNCTION(!AC1_result[14], !H1L8601, !H1_M_ctrl_rot, !AC1_result[46], !H1_M_ctrl_mulx);


--H1_W_wr_data[14] is std_2s60:inst|cpu:the_cpu|W_wr_data[14] at LCFF_X33_Y25_N11
H1_W_wr_data[14] = AMPP_FUNCTION(VD1L2, H1L7721, E1L4, H1_M_stall);


--H1L552 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[14]~270 at LCCOMB_X32_Y25_N18
H1L552 = AMPP_FUNCTION(!H1_D_src2_hazard_W, !H1_D_src2_hazard_M, !H1L7721, !H1_W_wr_data[14], !YB1_q_b[14]);


--H1L312 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[14]~270 at LCCOMB_X32_Y25_N0
H1L312 = AMPP_FUNCTION(!XB1_q_b[14], !H1L7721, !H1_W_wr_data[14], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_iw[20] is std_2s60:inst|cpu:the_cpu|D_iw[20] at LCFF_X32_Y17_N15
H1_D_iw[20] = AMPP_FUNCTION(VD1L2, H1L588, E1L4, H1_M_stall);


--H1L0211 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[13]~623 at LCCOMB_X34_Y22_N18
H1L0211 = AMPP_FUNCTION(!H1_M_ctrl_mulx, !H1L8601, !AC1_result[13], !H1_M_ctrl_rot, !AC1_result[45]);


--H1_W_wr_data[13] is std_2s60:inst|cpu:the_cpu|W_wr_data[13] at LCFF_X26_Y26_N5
H1_W_wr_data[13] = AMPP_FUNCTION(VD1L2, H1L0231, E1L4, H1_M_stall);


--H1L452 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[13]~271 at LCCOMB_X32_Y26_N22
H1L452 = AMPP_FUNCTION(!H1_W_wr_data[13], !H1L6721, !YB1_q_b[13], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L212 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[13]~271 at LCCOMB_X28_Y27_N4
H1L212 = AMPP_FUNCTION(!XB1_q_b[13], !H1_W_wr_data[13], !H1L6721, !H1_D_src1_hazard_W, !H1_D_src1_hazard_M);


--H1_D_iw[19] is std_2s60:inst|cpu:the_cpu|D_iw[19] at LCFF_X30_Y18_N11
H1_D_iw[19] = AMPP_FUNCTION(VD1L2, H1L488, E1L4, H1_M_stall);


--H1L9111 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[12]~624 at LCCOMB_X32_Y25_N28
H1L9111 = AMPP_FUNCTION(!H1L8601, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[44], !AC1_result[12]);


--H1_W_wr_data[12] is std_2s60:inst|cpu:the_cpu|W_wr_data[12] at LCFF_X32_Y25_N11
H1_W_wr_data[12] = AMPP_FUNCTION(VD1L2, H1L5721, E1L4, H1_M_stall);


--H1L352 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[12]~272 at LCCOMB_X32_Y25_N16
H1L352 = AMPP_FUNCTION(!H1_D_src2_hazard_W, !H1_D_src2_hazard_M, !YB1_q_b[12], !H1L5721, !H1_W_wr_data[12]);


--H1L112 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[12]~272 at LCCOMB_X32_Y25_N20
H1L112 = AMPP_FUNCTION(!H1L5721, !H1_W_wr_data[12], !XB1_q_b[12], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_iw[18] is std_2s60:inst|cpu:the_cpu|D_iw[18] at LCFF_X32_Y25_N3
H1_D_iw[18] = AMPP_FUNCTION(VD1L2, H1L388, E1L4, H1_M_stall);


--H1_D_pc_plus_one[14] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[14] at LCFF_X32_Y19_N29
H1_D_pc_plus_one[14] = AMPP_FUNCTION(VD1L2, H1L6671, E1L4, H1_M_stall);


--H1_D_pc_plus_one[13] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[13] at LCFF_X32_Y19_N27
H1_D_pc_plus_one[13] = AMPP_FUNCTION(VD1L2, H1L2671, E1L4, H1_M_stall);


--H1_D_pc_plus_one[12] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[12] at LCFF_X32_Y19_N25
H1_D_pc_plus_one[12] = AMPP_FUNCTION(VD1L2, H1L8571, E1L4, H1_M_stall);


--H1_D_pc_plus_one[11] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[11] at LCFF_X32_Y19_N23
H1_D_pc_plus_one[11] = AMPP_FUNCTION(VD1L2, H1L4571, E1L4, H1_M_stall);


--H1_D_pc_plus_one[10] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[10] at LCFF_X32_Y19_N21
H1_D_pc_plus_one[10] = AMPP_FUNCTION(VD1L2, H1L0571, E1L4, H1_M_stall);


--H1_D_br_taken_waddr_partial[10] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[10] at LCFF_X32_Y20_N21
H1_D_br_taken_waddr_partial[10] = AMPP_FUNCTION(VD1L2, H1L0771, E1L4, H1_M_stall);


--H1L1161 is std_2s60:inst|cpu:the_cpu|add~2305 at LCCOMB_X33_Y18_N0
H1L1161 = AMPP_FUNCTION(!H1_D_br_taken_waddr_partial[10]);


--H1L4161 is std_2s60:inst|cpu:the_cpu|add~2308 at LCCOMB_X33_Y18_N2
H1L4161 = AMPP_FUNCTION(!H1_D_pc_plus_one[10], !H1_D_iw[18], H1L1161);

--H1L5161 is std_2s60:inst|cpu:the_cpu|add~2309 at LCCOMB_X33_Y18_N2
H1L5161 = AMPP_FUNCTION(!H1_D_pc_plus_one[10], !H1_D_iw[18], H1L1161);


--H1L8161 is std_2s60:inst|cpu:the_cpu|add~2312 at LCCOMB_X33_Y18_N4
H1L8161 = AMPP_FUNCTION(!H1_D_pc_plus_one[11], !H1_D_iw[19], H1L5161);

--H1L9161 is std_2s60:inst|cpu:the_cpu|add~2313 at LCCOMB_X33_Y18_N4
H1L9161 = AMPP_FUNCTION(!H1_D_pc_plus_one[11], !H1_D_iw[19], H1L5161);


--H1L2261 is std_2s60:inst|cpu:the_cpu|add~2316 at LCCOMB_X33_Y18_N6
H1L2261 = AMPP_FUNCTION(!H1_D_iw[20], !H1_D_pc_plus_one[12], H1L9161);

--H1L3261 is std_2s60:inst|cpu:the_cpu|add~2317 at LCCOMB_X33_Y18_N6
H1L3261 = AMPP_FUNCTION(!H1_D_iw[20], !H1_D_pc_plus_one[12], H1L9161);


--H1L6261 is std_2s60:inst|cpu:the_cpu|add~2320 at LCCOMB_X33_Y18_N8
H1L6261 = AMPP_FUNCTION(!H1_D_pc_plus_one[13], !H1_D_iw[21], H1L3261);

--H1L7261 is std_2s60:inst|cpu:the_cpu|add~2321 at LCCOMB_X33_Y18_N8
H1L7261 = AMPP_FUNCTION(!H1_D_pc_plus_one[13], !H1_D_iw[21], H1L3261);


--H1L0361 is std_2s60:inst|cpu:the_cpu|add~2324 at LCCOMB_X33_Y18_N10
H1L0361 = AMPP_FUNCTION(!H1_D_pc_plus_one[14], !H1_D_iw[21], H1L7261);

--H1L1361 is std_2s60:inst|cpu:the_cpu|add~2325 at LCCOMB_X33_Y18_N10
H1L1361 = AMPP_FUNCTION(!H1_D_pc_plus_one[14], !H1_D_iw[21], H1L7261);


--H1L4211 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[17]~625 at LCCOMB_X27_Y20_N22
H1L4211 = AMPP_FUNCTION(!H1L8601, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[49], !AC1_result[17]);


--H1_W_wr_data[17] is std_2s60:inst|cpu:the_cpu|W_wr_data[17] at LCFF_X27_Y20_N5
H1_W_wr_data[17] = AMPP_FUNCTION(VD1L2, H1L0821, E1L4, H1_M_stall);


--H1L852 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[17]~273 at LCCOMB_X26_Y24_N12
H1L852 = AMPP_FUNCTION(!YB1_q_b[17], !H1_W_wr_data[17], !H1L0821, !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L612 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[17]~273 at LCCOMB_X27_Y21_N18
H1L612 = AMPP_FUNCTION(!H1L0821, !H1_D_src1_hazard_M, !H1_D_src1_hazard_W, !H1_W_wr_data[17], !XB1_q_b[17]);


--H1_D_pc_plus_one[15] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[15] at LCFF_X32_Y19_N31
H1_D_pc_plus_one[15] = AMPP_FUNCTION(VD1L2, H1L4771, E1L4, H1_M_stall);


--H1L4361 is std_2s60:inst|cpu:the_cpu|add~2328 at LCCOMB_X33_Y18_N12
H1L4361 = AMPP_FUNCTION(!H1_D_pc_plus_one[15], !H1_D_iw[21], H1L1361);

--H1L5361 is std_2s60:inst|cpu:the_cpu|add~2329 at LCCOMB_X33_Y18_N12
H1L5361 = AMPP_FUNCTION(!H1_D_pc_plus_one[15], !H1_D_iw[21], H1L1361);


--H1L6211 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[19]~626 at LCCOMB_X29_Y22_N12
H1L6211 = AMPP_FUNCTION(!AC1_result[51], !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !H1L8601, !AC1_result[19]);


--H1_W_wr_data[19] is std_2s60:inst|cpu:the_cpu|W_wr_data[19] at LCFF_X29_Y22_N29
H1_W_wr_data[19] = AMPP_FUNCTION(VD1L2, H1L2821, E1L4, H1_M_stall);


--H1L062 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[19]~274 at LCCOMB_X30_Y23_N16
H1L062 = AMPP_FUNCTION(!YB1_q_b[19], !H1L2821, !H1_W_wr_data[19], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L812 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[19]~274 at LCCOMB_X30_Y23_N24
H1L812 = AMPP_FUNCTION(!H1_D_src1_hazard_W, !H1L2821, !H1_W_wr_data[19], !XB1_q_b[19], !H1_D_src1_hazard_M);


--H1L5211 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[18]~627 at LCCOMB_X29_Y20_N20
H1L5211 = AMPP_FUNCTION(!H1L8601, !H1_M_ctrl_rot, !AC1_result[18], !H1_M_ctrl_mulx, !AC1_result[50]);


--H1_W_wr_data[18] is std_2s60:inst|cpu:the_cpu|W_wr_data[18] at LCFF_X29_Y20_N15
H1_W_wr_data[18] = AMPP_FUNCTION(VD1L2, H1L1821, E1L4, H1_M_stall);


--H1L952 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[18]~275 at LCCOMB_X29_Y20_N24
H1L952 = AMPP_FUNCTION(!H1_D_src2_hazard_W, !YB1_q_b[18], !H1L1821, !H1_W_wr_data[18], !H1_D_src2_hazard_M);


--H1L712 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[18]~275 at LCCOMB_X29_Y20_N0
H1L712 = AMPP_FUNCTION(!H1_D_src1_hazard_W, !H1_W_wr_data[18], !H1L1821, !XB1_q_b[18], !H1_D_src1_hazard_M);


--H1_D_pc_plus_one[17] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[17] at LCFF_X32_Y18_N19
H1_D_pc_plus_one[17] = AMPP_FUNCTION(VD1L2, H1L2871, E1L4, H1_M_stall);


--H1_D_pc_plus_one[16] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[16] at LCFF_X32_Y18_N17
H1_D_pc_plus_one[16] = AMPP_FUNCTION(VD1L2, H1L8771, E1L4, H1_M_stall);


--H1L8361 is std_2s60:inst|cpu:the_cpu|add~2332 at LCCOMB_X33_Y18_N14
H1L8361 = AMPP_FUNCTION(!H1_D_pc_plus_one[16], !H1_D_iw[21], H1L5361);

--H1L9361 is std_2s60:inst|cpu:the_cpu|add~2333 at LCCOMB_X33_Y18_N14
H1L9361 = AMPP_FUNCTION(!H1_D_pc_plus_one[16], !H1_D_iw[21], H1L5361);


--H1L2461 is std_2s60:inst|cpu:the_cpu|add~2336 at LCCOMB_X33_Y18_N16
H1L2461 = AMPP_FUNCTION(!H1_D_iw[21], !H1_D_pc_plus_one[17], H1L9361);

--H1L3461 is std_2s60:inst|cpu:the_cpu|add~2337 at LCCOMB_X33_Y18_N16
H1L3461 = AMPP_FUNCTION(!H1_D_iw[21], !H1_D_pc_plus_one[17], H1L9361);


--H1L7211 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[20]~628 at LCCOMB_X30_Y21_N6
H1L7211 = AMPP_FUNCTION(!H1_M_ctrl_rot, !H1L8601, !H1_M_ctrl_mulx, !AC1_result[52], !AC1_result[20]);


--H1_W_wr_data[20] is std_2s60:inst|cpu:the_cpu|W_wr_data[20] at LCFF_X30_Y21_N15
H1_W_wr_data[20] = AMPP_FUNCTION(VD1L2, H1L3821, E1L4, H1_M_stall);


--H1L162 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[20]~276 at LCCOMB_X30_Y21_N28
H1L162 = AMPP_FUNCTION(!H1L3821, !H1_W_wr_data[20], !H1_D_src2_hazard_W, !YB1_q_b[20], !H1_D_src2_hazard_M);


--H1L912 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[20]~276 at LCCOMB_X30_Y21_N16
H1L912 = AMPP_FUNCTION(!H1_W_wr_data[20], !H1_D_src1_hazard_W, !H1L3821, !H1_D_src1_hazard_M, !XB1_q_b[20]);


--H1_D_pc_plus_one[18] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[18] at LCFF_X32_Y18_N21
H1_D_pc_plus_one[18] = AMPP_FUNCTION(VD1L2, H1L6871, E1L4, H1_M_stall);


--H1L6461 is std_2s60:inst|cpu:the_cpu|add~2340 at LCCOMB_X33_Y18_N18
H1L6461 = AMPP_FUNCTION(!H1_D_pc_plus_one[18], !H1_D_iw[21], H1L3461);

--H1L7461 is std_2s60:inst|cpu:the_cpu|add~2341 at LCCOMB_X33_Y18_N18
H1L7461 = AMPP_FUNCTION(!H1_D_pc_plus_one[18], !H1_D_iw[21], H1L3461);


--H1L1311 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[24]~629 at LCCOMB_X27_Y21_N30
H1L1311 = AMPP_FUNCTION(!H1_M_ctrl_mulx, !AC1_result[56], !AC1_result[24], !H1_M_ctrl_rot, !H1L8601);


--H1_W_wr_data[24] is std_2s60:inst|cpu:the_cpu|W_wr_data[24] at LCFF_X25_Y22_N17
H1_W_wr_data[24] = AMPP_FUNCTION(VD1L2, H1L7821, E1L4, H1_M_stall);


--H1L562 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[24]~277 at LCCOMB_X25_Y22_N24
H1L562 = AMPP_FUNCTION(!H1_W_wr_data[24], !H1_D_src2_hazard_W, !H1L7821, !YB1_q_b[24], !H1_D_src2_hazard_M);


--H1L322 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[24]~277 at LCCOMB_X25_Y22_N22
H1L322 = AMPP_FUNCTION(!H1L7821, !H1_W_wr_data[24], !XB1_q_b[24], !H1_D_src1_hazard_W, !H1_D_src1_hazard_M);


--H1L0311 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[23]~630 at LCCOMB_X29_Y21_N18
H1L0311 = AMPP_FUNCTION(!H1L8601, !H1_M_ctrl_mulx, !AC1_result[55], !H1_M_ctrl_rot, !AC1_result[23]);


--H1_W_wr_data[23] is std_2s60:inst|cpu:the_cpu|W_wr_data[23] at LCFF_X28_Y21_N17
H1_W_wr_data[23] = AMPP_FUNCTION(VD1L2, H1L6821, E1L4, H1_M_stall);


--H1L462 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[23]~278 at LCCOMB_X28_Y21_N26
H1L462 = AMPP_FUNCTION(!H1_W_wr_data[23], !H1L6821, !H1_D_src2_hazard_W, !YB1_q_b[23], !H1_D_src2_hazard_M);


--H1L222 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[23]~278 at LCCOMB_X28_Y21_N4
H1L222 = AMPP_FUNCTION(!H1_W_wr_data[23], !XB1_q_b[23], !H1_D_src1_hazard_W, !H1L6821, !H1_D_src1_hazard_M);


--H1L9211 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[22]~631 at LCCOMB_X29_Y20_N18
H1L9211 = AMPP_FUNCTION(!AC1_result[22], !H1_M_ctrl_rot, !AC1_result[54], !H1_M_ctrl_mulx, !H1L8601);


--H1_W_wr_data[22] is std_2s60:inst|cpu:the_cpu|W_wr_data[22] at LCFF_X28_Y20_N19
H1_W_wr_data[22] = AMPP_FUNCTION(VD1L2, H1L5821, E1L4, H1_M_stall);


--H1L362 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[22]~279 at LCCOMB_X28_Y20_N30
H1L362 = AMPP_FUNCTION(!H1_W_wr_data[22], !H1L5821, !H1_D_src2_hazard_W, !YB1_q_b[22], !H1_D_src2_hazard_M);


--H1L122 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[22]~279 at LCCOMB_X28_Y20_N24
H1L122 = AMPP_FUNCTION(!H1_W_wr_data[22], !H1L5821, !XB1_q_b[22], !H1_D_src1_hazard_W, !H1_D_src1_hazard_M);


--H1L8211 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[21]~632 at LCCOMB_X29_Y21_N0
H1L8211 = AMPP_FUNCTION(!AC1_result[21], !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !H1L8601, !AC1_result[53]);


--H1_W_wr_data[21] is std_2s60:inst|cpu:the_cpu|W_wr_data[21] at LCFF_X29_Y21_N7
H1_W_wr_data[21] = AMPP_FUNCTION(VD1L2, H1L4821, E1L4, H1_M_stall);


--H1L262 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[21]~280 at LCCOMB_X29_Y21_N10
H1L262 = AMPP_FUNCTION(!H1_W_wr_data[21], !H1_D_src2_hazard_M, !H1L4821, !YB1_q_b[21], !H1_D_src2_hazard_W);


--H1L022 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[21]~280 at LCCOMB_X29_Y21_N20
H1L022 = AMPP_FUNCTION(!H1_W_wr_data[21], !H1L4821, !XB1_q_b[21], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_pc_plus_one[22] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[22] at LCFF_X32_Y18_N29
H1_D_pc_plus_one[22] = AMPP_FUNCTION(VD1L2, H1L2081, E1L4, H1_M_stall);


--H1_D_pc_plus_one[21] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[21] at LCFF_X32_Y18_N27
H1_D_pc_plus_one[21] = AMPP_FUNCTION(VD1L2, H1L8971, E1L4, H1_M_stall);


--H1_D_pc_plus_one[20] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[20] at LCFF_X32_Y18_N25
H1_D_pc_plus_one[20] = AMPP_FUNCTION(VD1L2, H1L4971, E1L4, H1_M_stall);


--H1_D_pc_plus_one[19] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[19] at LCFF_X32_Y18_N23
H1_D_pc_plus_one[19] = AMPP_FUNCTION(VD1L2, H1L0971, E1L4, H1_M_stall);


--H1L0561 is std_2s60:inst|cpu:the_cpu|add~2344 at LCCOMB_X33_Y18_N20
H1L0561 = AMPP_FUNCTION(!H1_D_iw[21], !H1_D_pc_plus_one[19], H1L7461);

--H1L1561 is std_2s60:inst|cpu:the_cpu|add~2345 at LCCOMB_X33_Y18_N20
H1L1561 = AMPP_FUNCTION(!H1_D_iw[21], !H1_D_pc_plus_one[19], H1L7461);


--H1L4561 is std_2s60:inst|cpu:the_cpu|add~2348 at LCCOMB_X33_Y18_N22
H1L4561 = AMPP_FUNCTION(!H1_D_pc_plus_one[20], !H1_D_iw[21], H1L1561);

--H1L5561 is std_2s60:inst|cpu:the_cpu|add~2349 at LCCOMB_X33_Y18_N22
H1L5561 = AMPP_FUNCTION(!H1_D_pc_plus_one[20], !H1_D_iw[21], H1L1561);


--H1L8561 is std_2s60:inst|cpu:the_cpu|add~2352 at LCCOMB_X33_Y18_N24
H1L8561 = AMPP_FUNCTION(!H1_D_iw[21], !H1_D_pc_plus_one[21], H1L5561);

--H1L9561 is std_2s60:inst|cpu:the_cpu|add~2353 at LCCOMB_X33_Y18_N24
H1L9561 = AMPP_FUNCTION(!H1_D_iw[21], !H1_D_pc_plus_one[21], H1L5561);


--H1L2661 is std_2s60:inst|cpu:the_cpu|add~2356 at LCCOMB_X33_Y18_N26
H1L2661 = AMPP_FUNCTION(!H1_D_pc_plus_one[22], !H1_D_iw[21], H1L9561);

--H1L3661 is std_2s60:inst|cpu:the_cpu|add~2357 at LCCOMB_X33_Y18_N26
H1L3661 = AMPP_FUNCTION(!H1_D_pc_plus_one[22], !H1_D_iw[21], H1L9561);


--H1L2311 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[25]~633 at LCCOMB_X32_Y25_N12
H1L2311 = AMPP_FUNCTION(!H1_M_ctrl_rot, !H1L8601, !H1_M_ctrl_mulx, !AC1_result[57], !AC1_result[25]);


--H1_W_wr_data[25] is std_2s60:inst|cpu:the_cpu|W_wr_data[25] at LCFF_X29_Y24_N21
H1_W_wr_data[25] = AMPP_FUNCTION(VD1L2, H1L8821, E1L4, H1_M_stall);


--H1L662 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[25]~281 at LCCOMB_X26_Y25_N12
H1L662 = AMPP_FUNCTION(!YB1_q_b[25], !H1L8821, !H1_W_wr_data[25], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L422 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[25]~281 at LCCOMB_X29_Y24_N18
H1L422 = AMPP_FUNCTION(!H1L8821, !H1_W_wr_data[25], !XB1_q_b[25], !H1_D_src1_hazard_W, !H1_D_src1_hazard_M);


--H1_D_pc_plus_one[23] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[23] at LCFF_X32_Y18_N31
H1_D_pc_plus_one[23] = AMPP_FUNCTION(VD1L2, H1L6081, E1L4, H1_M_stall);


--H1L6661 is std_2s60:inst|cpu:the_cpu|add~2360 at LCCOMB_X33_Y18_N28
H1L6661 = AMPP_FUNCTION(!H1_D_pc_plus_one[23], !H1_D_iw[21], H1L3661);


--H1L405 is std_2s60:inst|cpu:the_cpu|E_mem8~2 at LCCOMB_X26_Y23_N10
H1L405 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[3]);


--H1_D_pc[13] is std_2s60:inst|cpu:the_cpu|D_pc[13] at LCFF_X33_Y19_N31
H1_D_pc[13] = AMPP_FUNCTION(VD1L2, H1_F_pc[13], E1L4, H1_M_stall);


--H1_D_pc[12] is std_2s60:inst|cpu:the_cpu|D_pc[12] at LCFF_X33_Y19_N11
H1_D_pc[12] = AMPP_FUNCTION(VD1L2, H1_F_pc[12], E1L4, H1_M_stall);


--H1_D_pc[11] is std_2s60:inst|cpu:the_cpu|D_pc[11] at LCFF_X33_Y21_N13
H1_D_pc[11] = AMPP_FUNCTION(VD1L2, H1L941, E1L4, H1_M_stall);


--H1_D_pc[10] is std_2s60:inst|cpu:the_cpu|D_pc[10] at LCFF_X33_Y20_N31
H1_D_pc[10] = AMPP_FUNCTION(VD1L2, H1L741, E1L4, H1_M_stall);


--H1_D_pc[9] is std_2s60:inst|cpu:the_cpu|D_pc[9] at LCFF_X32_Y21_N15
H1_D_pc[9] = AMPP_FUNCTION(VD1L2, H1_F_pc[9], E1L4, H1_M_stall);


--H1_D_pc[8] is std_2s60:inst|cpu:the_cpu|D_pc[8] at LCFF_X32_Y20_N31
H1_D_pc[8] = AMPP_FUNCTION(VD1L2, H1_F_pc[8], E1L4, H1_M_stall);


--H1_D_pc[7] is std_2s60:inst|cpu:the_cpu|D_pc[7] at LCFF_X32_Y21_N7
H1_D_pc[7] = AMPP_FUNCTION(VD1L2, H1_F_pc[7], E1L4, H1_M_stall);


--H1_D_pc[6] is std_2s60:inst|cpu:the_cpu|D_pc[6] at LCFF_X30_Y19_N15
H1_D_pc[6] = AMPP_FUNCTION(VD1L2, H1_F_pc[6], E1L4, H1_M_stall);


--H1_D_pc[5] is std_2s60:inst|cpu:the_cpu|D_pc[5] at LCFF_X30_Y19_N27
H1_D_pc[5] = AMPP_FUNCTION(VD1L2, H1_F_pc[5], E1L4, H1_M_stall);


--H1_D_pc[4] is std_2s60:inst|cpu:the_cpu|D_pc[4] at LCFF_X30_Y20_N13
H1_D_pc[4] = AMPP_FUNCTION(VD1L2, H1L041, E1L4, H1_M_stall);


--H1_D_pc[3] is std_2s60:inst|cpu:the_cpu|D_pc[3] at LCFF_X30_Y20_N5
H1_D_pc[3] = AMPP_FUNCTION(VD1L2, H1L831, E1L4, H1_M_stall);


--H1_D_pc[2] is std_2s60:inst|cpu:the_cpu|D_pc[2] at LCFF_X30_Y19_N7
H1_D_pc[2] = AMPP_FUNCTION(VD1L2, H1_F_pc[2], E1L4, H1_M_stall);


--H1L0002 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset_nxt[2]~141 at LCCOMB_X25_Y17_N14
H1L0002 = AMPP_FUNCTION(!H1_ic_fill_ap_offset[0], !H1_D_pc[2], !H1_ic_fill_ap_offset[1], !H1_ic_fill_ap_offset[2], !K1L951);


--H1L7991 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset[2]~19 at LCCOMB_X26_Y17_N22
H1L7991 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !K1L951);


--H1_D_pc[1] is std_2s60:inst|cpu:the_cpu|D_pc[1] at LCFF_X33_Y17_N11
H1_D_pc[1] = AMPP_FUNCTION(VD1L2, H1L531, E1L4, H1_M_stall);


--H1L9991 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset_nxt[1]~142 at LCCOMB_X26_Y17_N20
H1L9991 = AMPP_FUNCTION(!H1_ic_fill_ap_offset[0], !H1_D_pc[1], !H1_ic_fill_ap_offset[1], !K1L951);


--H1_D_pc[0] is std_2s60:inst|cpu:the_cpu|D_pc[0] at LCFF_X33_Y17_N17
H1_D_pc[0] = AMPP_FUNCTION(VD1L2, H1_F_pc[0], E1L4, GND, H1_M_stall);


--H1L8991 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset_nxt[0]~143 at LCCOMB_X25_Y17_N16
H1L8991 = AMPP_FUNCTION(!H1_D_pc[0], !H1_ic_fill_ap_offset[0], !K1L951);


--K1L9 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]~33 at LCCOMB_X24_Y14_N6
K1L9 = M1L361 & M1L621 & ( M1_d1_reasons_to_wait );


--K1L01 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]~34 at LCCOMB_X24_Y14_N2
K1L01 = K1L9 & ( K1_cpu_instruction_master_dbs_address[0] );


--BB1_i_state.111 is std_2s60:inst|sdram:the_sdram|i_state.111 at LCFF_X30_Y8_N29
BB1_i_state.111 = DFFEAS(BB1L96, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L193 is std_2s60:inst|sdram:the_sdram|m_state.100000000~112 at LCCOMB_X28_Y6_N18
BB1L193 = BB1L82 & ( BB1L093 ) # !BB1L82 & ( BB1L31 & BB1L093 & !BB1L72 & BB1_m_state.100000000 );


--BB1L74 is std_2s60:inst|sdram:the_sdram|Select~6454 at LCCOMB_X29_Y6_N8
BB1L74 = BB1_m_state.000100000 & BB1L1 # !BB1_m_state.000100000 & BB1L1 & ( BB1_m_state.100000000 & !BB1L524 & BB1L32 ) # BB1_m_state.000100000 & !BB1L1 & ( BB1_m_state.100000000 & !BB1L524 & BB1L32 ) # !BB1_m_state.000100000 & !BB1L1 & ( BB1_m_state.100000000 & !BB1L524 & BB1L32 );


--CB1L25 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[7]~212 at LCCOMB_X29_Y9_N16
CB1L25 = CB1L1 & ( H1_ic_fill_line[4] ) # !CB1L1 & ( !CB1L5 & H1_ic_fill_line[4] # CB1L5 & (H1_M_alu_result[9]) );


--CB1L15 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[6]~213 at LCCOMB_X28_Y14_N18
CB1L15 = H1_ic_fill_line[3] & CB1L1 # H1_ic_fill_line[3] & !CB1L1 & ( !CB1L5 # H1_M_alu_result[8] ) # !H1_ic_fill_line[3] & !CB1L1 & ( CB1L5 & H1_M_alu_result[8] );


--CB1L05 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[5]~214 at LCCOMB_X29_Y10_N18
CB1L05 = CB1L1 & CB1L5 & ( H1_ic_fill_line[2] ) # !CB1L1 & CB1L5 & ( H1_M_alu_result[7] ) # CB1L1 & !CB1L5 & ( H1_ic_fill_line[2] ) # !CB1L1 & !CB1L5 & ( H1_ic_fill_line[2] );


--CB1L94 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[4]~215 at LCCOMB_X28_Y11_N24
CB1L94 = CB1L1 & ( H1_ic_fill_line[1] ) # !CB1L1 & ( !CB1L5 & (H1_ic_fill_line[1]) # CB1L5 & H1_M_alu_result[6] );


--CB1L84 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[3]~216 at LCCOMB_X28_Y11_N12
CB1L84 = CB1L1 & ( H1_ic_fill_line[0] ) # !CB1L1 & ( !CB1L5 & (H1_ic_fill_line[0]) # CB1L5 & H1_M_alu_result[5] );


--CB1L74 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[2]~217 at LCCOMB_X28_Y13_N2
CB1L74 = CB1L1 & H1_ic_fill_ap_offset[2] # !CB1L1 & H1_ic_fill_ap_offset[2] & ( !CB1L5 # H1_M_alu_result[4] ) # !CB1L1 & !H1_ic_fill_ap_offset[2] & ( H1_M_alu_result[4] & CB1L5 );


--CB1L64 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[1]~218 at LCCOMB_X29_Y10_N22
CB1L64 = CB1L1 & CB1L5 & ( H1_ic_fill_ap_offset[1] ) # !CB1L1 & CB1L5 & ( H1_M_alu_result[3] ) # CB1L1 & !CB1L5 & ( H1_ic_fill_ap_offset[1] ) # !CB1L1 & !CB1L5 & ( H1_ic_fill_ap_offset[1] );


--CB1L54 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[0]~219 at LCCOMB_X27_Y9_N8
CB1L54 = H1_ic_fill_ap_offset[0] & CB1L5 & ( CB1L1 # H1_M_alu_result[2] ) # !H1_ic_fill_ap_offset[0] & CB1L5 & ( H1_M_alu_result[2] & !CB1L1 ) # H1_ic_fill_ap_offset[0] & !CB1L5;


--BB1L322 is std_2s60:inst|sdram:the_sdram|comb~40 at LCCOMB_X28_Y13_N14
BB1L322 = !CB1_sdram_s1_in_a_write_cycle & !H1_M_mem_byte_en[3];


--BB1L422 is std_2s60:inst|sdram:the_sdram|comb~41 at LCCOMB_X40_Y4_N28
BB1L422 = !CB1_sdram_s1_in_a_write_cycle & ( !H1_M_mem_byte_en[2] );


--BB1L522 is std_2s60:inst|sdram:the_sdram|comb~42 at LCCOMB_X28_Y13_N12
BB1L522 = !CB1_sdram_s1_in_a_write_cycle & !H1_M_mem_byte_en[1];


--BB1L622 is std_2s60:inst|sdram:the_sdram|comb~43 at LCCOMB_X28_Y13_N30
BB1L622 = !H1_M_mem_byte_en[0] & !CB1_sdram_s1_in_a_write_cycle;


--RD1L03 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|reduce_nor~81 at LCCOMB_X26_Y28_N30
RD1L03 = H1_M_alu_result[3] & ( !H1_M_alu_result[4] );


--LB1L2 is std_2s60:inst|uart1_s1_arbitrator:the_uart1_s1|cpu_data_master_qualified_request_uart1_s1~99 at LCCOMB_X27_Y17_N30
LB1L2 = S1L3 & L1L4 & ( !H1_M_alu_result[7] & !H1_M_alu_result[5] & L1L6 & M1L13 );


--LB1_cpu_data_master_qualified_request_uart1_s1 is std_2s60:inst|uart1_s1_arbitrator:the_uart1_s1|cpu_data_master_qualified_request_uart1_s1 at LCCOMB_X27_Y17_N24
LB1_cpu_data_master_qualified_request_uart1_s1 = H1_M_alu_result[6] & ( LB1L2 );


--RD1L31 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_wr_strobe~20 at LCCOMB_X26_Y28_N20
RD1L31 = LB1_cpu_data_master_qualified_request_uart1_s1 & ( H1_M_alu_result[2] & H1_d_write & RD1L03 );


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] at LCFF_X28_Y28_N9
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] = DFFEAS(A1L911, GLOBAL(VD1L2), !GLOBAL(E1L4),  , A1L121,  ,  ,  ,  );


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] at LCFF_X28_Y28_N27
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] = DFFEAS(TD1L09, GLOBAL(VD1L2), !GLOBAL(E1L4),  , A1L121, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] at LCFF_X28_Y28_N11
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] = DFFEAS(TD1L28, GLOBAL(VD1L2), !GLOBAL(E1L4),  , A1L121, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] at LCFF_X28_Y28_N1
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] = DFFEAS(TD1L49, GLOBAL(VD1L2), !GLOBAL(E1L4),  , A1L121, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] at LCFF_X28_Y28_N15
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] = DFFEAS(TD1L68, GLOBAL(VD1L2), !GLOBAL(E1L4),  , A1L121, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] at LCFF_X28_Y28_N3
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] = DFFEAS(TD1L29, GLOBAL(VD1L2), !GLOBAL(E1L4),  , A1L121, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] at LCFF_X28_Y28_N17
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] = DFFEAS(TD1L88, GLOBAL(VD1L2), !GLOBAL(E1L4),  , A1L121, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] at LCFF_X29_Y28_N9
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , A1L121, TD1_do_load_shifter,  ,  , VCC);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] at LCFF_X28_Y28_N23
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] = DFFEAS(TD1L48, GLOBAL(VD1L2), !GLOBAL(E1L4),  , A1L121, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] at LCFF_X28_Y28_N7
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] = DFFEAS(TD1L08, GLOBAL(VD1L2), !GLOBAL(E1L4),  , A1L121, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2],  ,  , !TD1_do_load_shifter);


--WD8_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0] at LCFF_X34_Y15_N9
WD8_Q[0] = AMPP_FUNCTION(A1L6, A1L711, WD8_Q[1], !D1L3, AE1_state[4], A1L021);


--D1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1 at LCFF_X36_Y16_N5
D1_jtag_debug_mode_usr1 = AMPP_FUNCTION(A1L6, D1L54, AE1L3, AE1_state[12]);


--WD6_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] at LCFF_X34_Y16_N17
WD6_Q[1] = AMPP_FUNCTION(A1L6, D1L93, !D1L3, D1_IRF_ENA_ENABLE);


--AD1_td_shift[0] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] at LCFF_X20_Y17_N21
AD1_td_shift[0] = AMPP_FUNCTION(A1L6, AD1L77, !D1L3, !AE1_state[4], AD1L05);


--WD6_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] at LCFF_X34_Y16_N21
WD6_Q[0] = AMPP_FUNCTION(A1L6, D1L04, !D1L3, D1_IRF_ENA_ENABLE);


--PC1_sr[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] at LCFF_X34_Y14_N7
PC1_sr[0] = AMPP_FUNCTION(A1L6, PC1L59, !D1L3, PC1L741);


--WD7_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] at LCFF_X34_Y16_N5
WD7_Q[0] = AMPP_FUNCTION(A1L6, D1L14, D1_IRF_ENA_ENABLE);


--XD1_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] at LCFF_X37_Y14_N25
XD1_WORD_SR[0] = AMPP_FUNCTION(A1L6, XD1L63, XD1_WORD_SR[1], !XD1L22, AE1_state[4], D1L5);


--BE1_dffe1a[0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|dffe1a[0] at LCFF_X34_Y15_N5
BE1_dffe1a[0] = AMPP_FUNCTION(A1L6, BE1_w_anode1w[3], !D1L3, D1L7);


--D1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG at LCFF_X34_Y16_N27
D1_HUB_BYPASS_REG = AMPP_FUNCTION(A1L6, D1L11);


--D1L31 is sld_hub:sld_hub_inst|hub_tdo~295 at LCCOMB_X34_Y14_N30
D1L31 = AMPP_FUNCTION(!WD7_Q[0], !D1_HUB_BYPASS_REG, !XD1_WORD_SR[0], !BE1_dffe1a[0]);


--AE1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] at LCFF_X37_Y15_N21
AE1_state[8] = AMPP_FUNCTION(A1L6, AE1L62, !A1L8);


--AE1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] at LCFF_X36_Y14_N31
AE1_state[3] = AMPP_FUNCTION(A1L6, AE1L02);


--AE1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4] at LCFF_X36_Y15_N3
AE1_state[4] = AMPP_FUNCTION(A1L6, AE1L12, A1L8);


--AE1L22 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13 at LCCOMB_X36_Y14_N18
AE1L22 = AMPP_FUNCTION(!AE1_state[3], !AE1_state[4]);


--Z1_data_out is std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|data_out at LCFF_X44_Y16_N31
Z1_data_out = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , Z1L1, H1_M_st_data[0],  ,  , VCC);


--Z1_data_dir is std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|data_dir at LCFF_X26_Y19_N17
Z1_data_dir = DFFEAS(Z1L4, GLOBAL(VD1L2), !GLOBAL(E1L4),  , Z1L2,  ,  ,  ,  );


--M1L531 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_counter_load_value[1]~234 at LCCOMB_X24_Y16_N4
M1L531 = M1L6 & M1L121 & ( !M1L361 # !M1_ext_flash_s1_in_a_write_cycle & M1L911 ) # !M1L6 & M1L121 & ( !M1_ext_flash_s1_in_a_write_cycle & M1L911 ) # M1L6 & !M1L121 & ( !M1L361 # M1L911 ) # !M1L6 & !M1L121 & ( M1L911 );


--M1L431 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_counter_load_value[0]~235 at LCCOMB_X24_Y16_N30
M1L431 = M1_ext_flash_s1_wait_counter[0] & M1L121 & ( M1L911 & !M1_ext_flash_s1_in_a_write_cycle ) # !M1_ext_flash_s1_wait_counter[0] & M1L121 & ( !M1L361 # M1L911 & !M1_ext_flash_s1_in_a_write_cycle ) # M1_ext_flash_s1_wait_counter[0] & !M1L121 & ( M1L911 ) # !M1_ext_flash_s1_wait_counter[0] & !M1L121 & ( !M1L361 # M1L911 );


--H1L821 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1148 at LCCOMB_X29_Y27_N26
H1L821 = AMPP_FUNCTION(!H1_D_iw[4], !H1_D_iw[5], !H1_D_iw[1], !H1_D_iw[0], !H1_D_iw[3], !H1_D_iw[2]);


--H1L62 is std_2s60:inst|cpu:the_cpu|D_ctrl_br~23 at LCCOMB_X29_Y27_N14
H1L62 = AMPP_FUNCTION(!H1_D_iw[1], !H1_D_iw[0], !H1_D_iw[2]);


--H1L898 is std_2s60:inst|cpu:the_cpu|F_kill~47 at LCCOMB_X29_Y27_N30
H1L898 = AMPP_FUNCTION(!H1L62, !H1_D_iw[21], !H1L821);


--H1L998 is std_2s60:inst|cpu:the_cpu|F_kill~48 at LCCOMB_X33_Y17_N28
H1L998 = AMPP_FUNCTION(!H1_M_pipe_flush, !H1_D_kill, !H1_D_inst_ram_hit);


--H1L009 is std_2s60:inst|cpu:the_cpu|F_kill~49 at LCCOMB_X33_Y17_N22
H1L009 = AMPP_FUNCTION(!H1L998, !H1_D_valid, !H1L898);


--H1_F_pc[2] is std_2s60:inst|cpu:the_cpu|F_pc[2] at LCFF_X30_Y19_N5
H1_F_pc[2] = AMPP_FUNCTION(VD1L2, H1L938, E1L4, H1_M_stall);


--H1_F_pc[1] is std_2s60:inst|cpu:the_cpu|F_pc[1] at LCFF_X33_Y17_N27
H1_F_pc[1] = AMPP_FUNCTION(VD1L2, H1L838, E1L4, H1_M_stall);


--WB1_q_b[0] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[0] at M4K_X31_Y15
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 22, Port B Depth: 128, Port B Width: 22
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[0] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[8] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[8] at M4K_X31_Y15
WB1_q_b[8] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[7] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[7] at M4K_X31_Y15
WB1_q_b[7] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[6] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[6] at M4K_X31_Y15
WB1_q_b[6] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[5] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[5] at M4K_X31_Y15
WB1_q_b[5] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[4] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[4] at M4K_X31_Y15
WB1_q_b[4] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[3] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[3] at M4K_X31_Y15
WB1_q_b[3] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[2] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[2] at M4K_X31_Y15
WB1_q_b[2] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[1] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[1] at M4K_X31_Y15
WB1_q_b[1] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[21] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[21] at M4K_X31_Y15
WB1_q_b[21] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[20] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[20] at M4K_X31_Y15
WB1_q_b[20] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[19] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[19] at M4K_X31_Y15
WB1_q_b[19] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[18] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[18] at M4K_X31_Y15
WB1_q_b[18] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[17] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[17] at M4K_X31_Y15
WB1_q_b[17] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[16] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[16] at M4K_X31_Y15
WB1_q_b[16] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[15] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[15] at M4K_X31_Y15
WB1_q_b[15] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[14] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[14] at M4K_X31_Y15
WB1_q_b[14] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[13] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[13] at M4K_X31_Y15
WB1_q_b[13] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[12] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[12] at M4K_X31_Y15
WB1_q_b[12] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[11] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[11] at M4K_X31_Y15
WB1_q_b[11] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[10] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[10] at M4K_X31_Y15
WB1_q_b[10] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);

--WB1_q_b[9] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[9] at M4K_X31_Y15
WB1_q_b[9] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1_ic_tag_wren, H1_M_stall, H1L5602, H1L8502, H1L9502, H1L0602, H1L1602, H1L2602, H1L3602, H1L4602, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1L6602, H1L7602, H1L8602, H1L9602, H1L0702, H1L1702, H1L2702, H1_ic_fill_tag[0], H1_ic_fill_tag[1], H1_ic_fill_tag[2], H1_ic_fill_tag[3], H1_ic_fill_tag[4], H1_ic_fill_tag[5], H1_ic_fill_tag[6], H1_ic_fill_tag[7], H1_ic_fill_tag[8], H1_ic_fill_tag[9], H1_ic_fill_tag[10], H1_ic_fill_tag[11], H1_ic_fill_tag[12], H1_ic_fill_tag[13]);


--H1_F_pc[0] is std_2s60:inst|cpu:the_cpu|F_pc[0] at LCFF_X33_Y17_N3
H1_F_pc[0] = AMPP_FUNCTION(VD1L2, H1L738, E1L4, H1_M_stall);


--H1L658 is std_2s60:inst|cpu:the_cpu|F_ic_valid~25 at LCCOMB_X32_Y16_N12
H1L658 = AMPP_FUNCTION(!H1_F_pc[2], !H1_F_pc[0], !WB1_q_b[2], !WB1_q_b[3], !H1_F_pc[1], !WB1_q_b[1], !WB1_q_b[0]);


--H1L068 is std_2s60:inst|cpu:the_cpu|F_ic_valid~29 at LCCOMB_X32_Y15_N26
H1L068 = AMPP_FUNCTION(!H1_F_pc[2], !WB1_q_b[5], !WB1_q_b[6], !WB1_q_b[7], !H1_F_pc[1], !H1L658, !WB1_q_b[4]);


--H1_F_pc[19] is std_2s60:inst|cpu:the_cpu|F_pc[19] at LCFF_X32_Y17_N29
H1_F_pc[19] = AMPP_FUNCTION(VD1L2, H1L539, E1L4, H1_M_stall);


--H1_F_pc[12] is std_2s60:inst|cpu:the_cpu|F_pc[12] at LCFF_X33_Y19_N9
H1_F_pc[12] = AMPP_FUNCTION(VD1L2, H1L829, E1L4, H1_M_stall);


--H1L148 is std_2s60:inst|cpu:the_cpu|F_ic_hit~49 at LCCOMB_X32_Y17_N12
H1L148 = AMPP_FUNCTION(!H1_F_pc[19], !WB1_q_b[10], !H1_F_pc[12], !WB1_q_b[17]);


--H1_F_pc[10] is std_2s60:inst|cpu:the_cpu|F_pc[10] at LCFF_X33_Y20_N13
H1_F_pc[10] = AMPP_FUNCTION(VD1L2, H1L629, E1L4, H1_M_stall);


--H1_F_pc[17] is std_2s60:inst|cpu:the_cpu|F_pc[17] at LCFF_X33_Y20_N17
H1_F_pc[17] = AMPP_FUNCTION(VD1L2, H1L339, E1L4, H1_M_stall);


--H1_F_pc[16] is std_2s60:inst|cpu:the_cpu|F_pc[16] at LCFF_X33_Y19_N5
H1_F_pc[16] = AMPP_FUNCTION(VD1L2, H1L239, E1L4, H1_M_stall);


--H1_F_pc[13] is std_2s60:inst|cpu:the_cpu|F_pc[13] at LCFF_X33_Y19_N29
H1_F_pc[13] = AMPP_FUNCTION(VD1L2, H1L929, E1L4, H1_M_stall);


--H1L248 is std_2s60:inst|cpu:the_cpu|F_ic_hit~50 at LCCOMB_X32_Y16_N6
H1L248 = AMPP_FUNCTION(!H1_F_pc[13], !WB1_q_b[11], !WB1_q_b[14], !H1_F_pc[16]);


--H1L348 is std_2s60:inst|cpu:the_cpu|F_ic_hit~51 at LCCOMB_X33_Y17_N18
H1L348 = AMPP_FUNCTION(!H1_F_pc[17], !WB1_q_b[8], !H1L248, !H1_F_pc[10], !WB1_q_b[15]);


--H1_F_pc[15] is std_2s60:inst|cpu:the_cpu|F_pc[15] at LCFF_X34_Y18_N25
H1_F_pc[15] = AMPP_FUNCTION(VD1L2, H1L139, E1L4, H1_M_stall);


--H1_F_pc[18] is std_2s60:inst|cpu:the_cpu|F_pc[18] at LCFF_X34_Y18_N23
H1_F_pc[18] = AMPP_FUNCTION(VD1L2, H1L439, E1L4, H1_M_stall);


--H1_F_pc[11] is std_2s60:inst|cpu:the_cpu|F_pc[11] at LCFF_X33_Y21_N25
H1_F_pc[11] = AMPP_FUNCTION(VD1L2, H1L729, E1L4, H1_M_stall);


--H1_F_pc[14] is std_2s60:inst|cpu:the_cpu|F_pc[14] at LCFF_X33_Y19_N21
H1_F_pc[14] = AMPP_FUNCTION(VD1L2, H1L039, E1L4, H1_M_stall);


--H1L448 is std_2s60:inst|cpu:the_cpu|F_ic_hit~52 at LCCOMB_X32_Y16_N16
H1L448 = AMPP_FUNCTION(!H1_F_pc[11], !H1_F_pc[14], !WB1_q_b[9], !WB1_q_b[12]);


--H1L548 is std_2s60:inst|cpu:the_cpu|F_ic_hit~53 at LCCOMB_X32_Y16_N22
H1L548 = AMPP_FUNCTION(!H1_F_pc[15], !WB1_q_b[13], !H1_F_pc[18], !H1L448, !WB1_q_b[16]);


--H1_F_pc[23] is std_2s60:inst|cpu:the_cpu|F_pc[23] at LCFF_X32_Y18_N1
H1_F_pc[23] = AMPP_FUNCTION(VD1L2, H1L939, E1L4, H1_M_stall);


--H1_F_pc[22] is std_2s60:inst|cpu:the_cpu|F_pc[22] at LCFF_X32_Y18_N15
H1_F_pc[22] = AMPP_FUNCTION(VD1L2, H1L839, E1L4, H1_M_stall);


--H1_F_pc[20] is std_2s60:inst|cpu:the_cpu|F_pc[20] at LCFF_X32_Y18_N9
H1_F_pc[20] = AMPP_FUNCTION(VD1L2, H1L639, E1L4, H1_M_stall);


--H1_F_pc[21] is std_2s60:inst|cpu:the_cpu|F_pc[21] at LCFF_X32_Y17_N3
H1_F_pc[21] = AMPP_FUNCTION(VD1L2, H1L739, E1L4, H1_M_stall);


--H1L648 is std_2s60:inst|cpu:the_cpu|F_ic_hit~54 at LCCOMB_X32_Y16_N8
H1L648 = AMPP_FUNCTION(!H1_F_pc[21], !H1_F_pc[20], !WB1_q_b[18], !WB1_q_b[19]);


--H1L748 is std_2s60:inst|cpu:the_cpu|F_ic_hit~55 at LCCOMB_X32_Y18_N4
H1L748 = AMPP_FUNCTION(!WB1_q_b[20], !H1_F_pc[23], !WB1_q_b[21], !H1L648, !H1_F_pc[22]);


--H1_F_ic_hit is std_2s60:inst|cpu:the_cpu|F_ic_hit at LCCOMB_X33_Y17_N30
H1_F_ic_hit = AMPP_FUNCTION(!H1L148, !H1L748, !H1L548, !H1L348, !H1L068);


--H1_i_readdatavalid_d1 is std_2s60:inst|cpu:the_cpu|i_readdatavalid_d1 at LCFF_X29_Y12_N13
H1_i_readdatavalid_d1 = AMPP_FUNCTION(VD1L2, K1L911, E1L4);


--H1_ic_fill_initial_offset[0] is std_2s60:inst|cpu:the_cpu|ic_fill_initial_offset[0] at LCFF_X30_Y16_N11
H1_ic_fill_initial_offset[0] = AMPP_FUNCTION(VD1L2, H1L0102, E1L4, H1_D_ic_fill_starting);


--H1_ic_fill_dp_offset[0] is std_2s60:inst|cpu:the_cpu|ic_fill_dp_offset[0] at LCFF_X30_Y16_N29
H1_ic_fill_dp_offset[0] = AMPP_FUNCTION(VD1L2, H1L5002, E1L4, H1L9402);


--H1L5002 is std_2s60:inst|cpu:the_cpu|ic_fill_dp_offset_nxt[0]~303 at LCCOMB_X30_Y16_N28
H1L5002 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1_ic_fill_dp_offset[0], !H1_D_pc[0]);


--H1_ic_fill_initial_offset[1] is std_2s60:inst|cpu:the_cpu|ic_fill_initial_offset[1] at LCFF_X30_Y16_N5
H1_ic_fill_initial_offset[1] = AMPP_FUNCTION(VD1L2, H1_D_pc[1], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_dp_offset[1] is std_2s60:inst|cpu:the_cpu|ic_fill_dp_offset[1] at LCFF_X30_Y16_N27
H1_ic_fill_dp_offset[1] = AMPP_FUNCTION(VD1L2, H1L6002, E1L4, H1L9402);


--H1L6002 is std_2s60:inst|cpu:the_cpu|ic_fill_dp_offset_nxt[1]~304 at LCCOMB_X30_Y16_N26
H1L6002 = AMPP_FUNCTION(!H1_ic_fill_dp_offset[0], !H1_D_pc[1], !H1_D_ic_fill_starting, !H1_ic_fill_dp_offset[1]);


--H1_ic_fill_initial_offset[2] is std_2s60:inst|cpu:the_cpu|ic_fill_initial_offset[2] at LCFF_X30_Y16_N25
H1_ic_fill_initial_offset[2] = AMPP_FUNCTION(VD1L2, H1_D_pc[2], E1L4, GND, H1_D_ic_fill_starting);


--H1_ic_fill_dp_offset[2] is std_2s60:inst|cpu:the_cpu|ic_fill_dp_offset[2] at LCFF_X30_Y16_N1
H1_ic_fill_dp_offset[2] = AMPP_FUNCTION(VD1L2, H1L7002, E1L4, H1L9402);


--H1L7002 is std_2s60:inst|cpu:the_cpu|ic_fill_dp_offset_nxt[2]~305 at LCCOMB_X30_Y16_N0
H1L7002 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1_ic_fill_dp_offset[1], !H1_D_pc[2], !H1_ic_fill_dp_offset[0], !H1_ic_fill_dp_offset[2]);


--H1L2891 is std_2s60:inst|cpu:the_cpu|ic_fill_active_nxt~58 at LCCOMB_X30_Y16_N4
H1L2891 = AMPP_FUNCTION(!H1_ic_fill_initial_offset[2], !H1L7002, !H1_ic_fill_initial_offset[1], !H1L6002);


--H1L3891 is std_2s60:inst|cpu:the_cpu|ic_fill_active_nxt~59 at LCCOMB_X30_Y15_N2
H1L3891 = AMPP_FUNCTION(!H1_i_readdatavalid_d1, !H1_ic_fill_initial_offset[0], !H1_D_ic_fill_starting, !H1L2891, !H1_ic_fill_active, !H1L5002);


--H1_ic_fill_ap_cnt[2] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt[2] at LCFF_X26_Y17_N25
H1_ic_fill_ap_cnt[2] = AMPP_FUNCTION(VD1L2, H1L1991, E1L4, GND, H1L7991);


--H1_ic_fill_ap_cnt[1] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt[1] at LCFF_X26_Y17_N5
H1_ic_fill_ap_cnt[1] = AMPP_FUNCTION(VD1L2, H1L0991, E1L4, H1L7991);


--H1_ic_fill_ap_cnt[0] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt[0] at LCFF_X26_Y17_N13
H1_ic_fill_ap_cnt[0] = AMPP_FUNCTION(VD1L2, H1L9891, E1L4, H1L7991);


--H1L2991 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt_nxt[3]~33 at LCCOMB_X26_Y17_N14
H1L2991 = AMPP_FUNCTION(!H1_ic_fill_ap_cnt[0], !H1_ic_fill_ap_cnt[1], !H1_ic_fill_ap_cnt[2], !H1_ic_fill_ap_cnt[3], !K1L951);


--Y1L82 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_arb_addend[1]~93 at LCCOMB_X27_Y18_N28
Y1L82 = Y1L9 & ( !Y1L2 # !Y1_onchip_ram_64_kbytes_s1_arb_addend[1] ) # !Y1L9 & ( !Y1L2 & Y1_onchip_ram_64_kbytes_s1_arb_addend[1] );


--Y1L43 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_grant_vector[1]~141 at LCCOMB_X28_Y16_N8
Y1L43 = Y1L9 & ( Y1_onchip_ram_64_kbytes_s1_arb_addend[1] & Y1L2 ) # !Y1L9 & ( Y1L2 );


--Y1_cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register_in is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register_in at LCCOMB_X27_Y14_N2
Y1_cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register_in = H1_d_read & Y1L43;


--L1L03 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_grant_vector[0]~131 at LCCOMB_X27_Y13_N14
L1L03 = L1L8 & ( !L1_cpu_jtag_debug_module_arb_addend[0] # L1_cpu_jtag_debug_module_arb_addend[1] & !L1_cpu_data_master_requests_cpu_jtag_debug_module );


--L1L13 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_grant_vector[1]~132 at LCCOMB_X26_Y14_N12
L1L13 = L1L7 & L1_cpu_data_master_requests_cpu_jtag_debug_module & ( !L1_cpu_jtag_debug_module_arb_addend[0] # L1_cpu_jtag_debug_module_arb_addend[1] ) # !L1L7 & L1_cpu_data_master_requests_cpu_jtag_debug_module & ( !L1_cpu_jtag_debug_module_arb_addend[0] & (!Y1L11 # !L1L9) # L1_cpu_jtag_debug_module_arb_addend[1] );


--L1L42 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_begins_xfer~22 at LCCOMB_X27_Y13_N30
L1L42 = !L1_d1_reasons_to_wait & (L1L8 # L1_cpu_data_master_requests_cpu_jtag_debug_module);


--L1L92 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_end_xfer~29 at LCCOMB_X27_Y13_N12
L1L92 = M1L13 & ( L1L42 & (L1L13 # L1L03) ) # !M1L13 & ( L1L42 & L1L03 );


--L1L12 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]~186 at LCCOMB_X27_Y13_N4
L1L12 = L1_cpu_jtag_debug_module_arb_addend[0] & L1L03 & ( !L1L92 ) # !L1_cpu_jtag_debug_module_arb_addend[0] & L1L03 & ( !L1L92 ) # L1_cpu_jtag_debug_module_arb_addend[0] & !L1L03 & ( !L1L13 # L1L92 ) # !L1_cpu_jtag_debug_module_arb_addend[0] & !L1L03 & ( L1L13 & L1L92 );


--L1L32 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]~187 at LCCOMB_X27_Y13_N28
L1L32 = L1L03 & ( !L1L92 # L1L13 ) # !L1L03 & ( !L1L13 & (L1_cpu_jtag_debug_module_arb_addend[1]) # L1L13 & L1L92 );


--N1L552 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value[0]~129 at LCCOMB_X26_Y15_N30
N1L552 = !N1_lan91c111_s1_wait_counter[0] & N1L391 & ( !N1L482 & !N1_ext_ram_bus_avalon_slave_begins_xfer ) # !N1_lan91c111_s1_wait_counter[0] & !N1L391 & ( !N1L482 );


--CB1L37 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_end_xfer~16 at LCCOMB_X27_Y11_N16
CB1L37 = CB1_sdram_s1_in_a_write_cycle & CB1L67 & ( !QD1L742 ) # !CB1_sdram_s1_in_a_write_cycle & CB1L67 & ( !QD1L742 ) # CB1_sdram_s1_in_a_write_cycle & !CB1L67 & ( !QD1L742 & CB1L77 ) # !CB1_sdram_s1_in_a_write_cycle & !CB1L67 & ( !QD1L742 );


--CB1L27 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[1]~186 at LCCOMB_X28_Y11_N16
CB1L27 = CB1_sdram_s1_arb_addend[1] & CB1L37 & ( !CB1L32 # CB1L5 ) # !CB1_sdram_s1_arb_addend[1] & CB1L37 & ( !CB1_sdram_s1_arb_addend[0] & !CB1L32 & CB1L5 ) # CB1_sdram_s1_arb_addend[1] & !CB1L37 & ( !CB1L5 # !CB1_sdram_s1_arb_addend[0] & CB1L32 ) # !CB1_sdram_s1_arb_addend[1] & !CB1L37 & ( !CB1_sdram_s1_arb_addend[0] & CB1L32 );


--CB1L31 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~196 at LCCOMB_X29_Y17_N20
CB1L31 = CB1L77 & ( QD1L742 );


--CB1L41 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~197 at LCCOMB_X29_Y16_N8
CB1L41 = CB1L31 & ( CB1L7Q & (!BB1_za_valid # !CB1L28Q) # CB1L19Q ) # !CB1L31 & ( CB1L7Q & (!BB1_za_valid # !CB1L28Q) );


--CB1L51 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~198 at LCCOMB_X29_Y17_N18
CB1L51 = CB1L11Q & CB1L31 & ( !CB1L68Q # !BB1_za_valid # CB1L59Q ) # !CB1L11Q & CB1L31 & ( CB1L59Q ) # CB1L11Q & !CB1L31 & ( !CB1L68Q # !BB1_za_valid );


--CB1L61 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~199 at LCCOMB_X27_Y16_N16
CB1L61 = CB1L8Q & CB1L31 & ( !CB1L38Q # !BB1_za_valid # CB1L29Q ) # !CB1L8Q & CB1L31 & ( CB1L29Q ) # CB1L8Q & !CB1L31 & ( !CB1L38Q # !BB1_za_valid );


--CB1L71 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~200 at LCCOMB_X29_Y17_N6
CB1L71 = CB1L9Q & CB1L31 & ( !CB1L48Q # !BB1_za_valid # CB1L39Q ) # !CB1L9Q & CB1L31 & ( CB1L39Q ) # CB1L9Q & !CB1L31 & ( !CB1L48Q # !BB1_za_valid );


--CB1L81 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~201 at LCCOMB_X29_Y17_N28
CB1L81 = CB1L01Q & CB1L31 & ( !CB1L58Q # !BB1_za_valid # CB1L49Q ) # !CB1L01Q & CB1L31 & ( CB1L49Q ) # CB1L01Q & !CB1L31 & ( !CB1L58Q # !BB1_za_valid );


--CB1L91 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~202 at LCCOMB_X28_Y17_N28
CB1L91 = CB1L31 & ( !CB1L98Q # CB1L6Q & (!BB1_za_valid # CB1L08Q) ) # !CB1L31 & ( CB1L6Q & (!BB1_za_valid # CB1L08Q) );


--CB1L02 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~203 at LCCOMB_X29_Y17_N26
CB1L02 = CB1L21Q & CB1L31 & ( !BB1_za_valid # !CB1L78Q # CB1L69Q ) # !CB1L21Q & CB1L31 & ( CB1L69Q ) # CB1L21Q & !CB1L31 & ( !BB1_za_valid # !CB1L78Q );


--CB1L96 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]~187 at LCCOMB_X27_Y11_N26
CB1L96 = CB1L1 & CB1L37 & ( CB1_sdram_s1_arb_addend[0] & !CB1L67 ) # !CB1L1 & CB1L37 & ( !CB1L67 & (CB1_sdram_s1_arb_addend[0] # CB1L5) ) # CB1L1 & !CB1L37 & ( CB1L67 # CB1_sdram_s1_arb_addend[0] ) # !CB1L1 & !CB1L37 & ( !CB1L5 & CB1_sdram_s1_arb_addend[0] # CB1L67 );


--CB1L2 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|always4~0 at LCCOMB_X28_Y17_N14
CB1L2 = CB1L77 & ( QD1L742 ) # !CB1L77 & ( QD1L742 & CB1L67 );


--BB1_rd_valid[2] is std_2s60:inst|sdram:the_sdram|rd_valid[2] at LCFF_X27_Y16_N3
BB1_rd_valid[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , BB1_rd_valid[1],  ,  , VCC);


--M1_ext_flash_bus_avalon_slave_arb_counter_enable is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_counter_enable at LCCOMB_X24_Y17_N14
M1_ext_flash_bus_avalon_slave_arb_counter_enable = !M1L221 & ( M1L161 );


--PC1L56Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[22]~reg0 at LCFF_X33_Y10_N19
PC1L56Q = AMPP_FUNCTION(A1L01, PC1L66, PC1L39);


--BB1L84 is std_2s60:inst|sdram:the_sdram|Select~6455 at LCCOMB_X29_Y6_N4
BB1L84 = BB1L524 & ( BB1_refresh_request & BB1_m_state.100000000 ) # !BB1L524 & ( BB1_m_state.100000000 & (QD1L842 # BB1_refresh_request) );


--BB1L94 is std_2s60:inst|sdram:the_sdram|Select~6456 at LCCOMB_X29_Y3_N10
BB1L94 = BB1L52 & BB1L83 & ( !BB1_m_state.000000010 # BB1L84 # BB1_m_state.010000000 ) # !BB1L52 & BB1L83 & ( !BB1_m_state.000000010 # BB1L84 # BB1_m_state.010000000 ) # BB1L52 & !BB1L83 & ( !BB1_m_state.000000010 # BB1L84 # BB1_m_state.010000000 ) # !BB1L52 & !BB1L83 & ( BB1L84 # BB1_m_state.010000000 );


--BB1L05 is std_2s60:inst|sdram:the_sdram|Select~6457 at LCCOMB_X29_Y3_N30
BB1L05 = BB1_active_rnw & !BB1L94 & ( !BB1_m_state.000000010 & BB1_m_next.000010000 ) # !BB1_active_rnw & !BB1L94 & ( BB1_m_next.000010000 # BB1_m_state.000000010 );


--BB1_m_count[0] is std_2s60:inst|sdram:the_sdram|m_count[0] at LCFF_X29_Y9_N13
BB1_m_count[0] = DFFEAS(BB1L17, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L15 is std_2s60:inst|sdram:the_sdram|Select~6458 at LCCOMB_X28_Y9_N28
BB1L15 = !BB1_m_count[1] & ( !BB1_m_count[0] );


--BB1L25 is std_2s60:inst|sdram:the_sdram|Select~6459 at LCCOMB_X28_Y9_N6
BB1L25 = BB1L15 & BB1_init_done & ( !BB1_refresh_request & !BB1_m_state.000000001 ) # !BB1L15 & BB1_init_done & ( !BB1L6 # !BB1_refresh_request & !BB1_m_state.000000001 ) # BB1L15 & !BB1_init_done & ( !BB1_m_state.000000001 ) # !BB1L15 & !BB1_init_done & ( !BB1_m_state.000000001 # !BB1L6 );


--BB1L35 is std_2s60:inst|sdram:the_sdram|Select~6460 at LCCOMB_X29_Y6_N18
BB1L35 = BB1_m_count[2] & BB1L14 & ( BB1_m_state.010000000 # BB1L25 ) # !BB1_m_count[2] & BB1L14 & ( BB1_m_state.010000000 ) # BB1_m_count[2] & !BB1L14 # !BB1_m_count[2] & !BB1L14 & ( BB1_m_state.010000000 );


--BB1L45 is std_2s60:inst|sdram:the_sdram|Select~6461 at LCCOMB_X28_Y9_N16
BB1L45 = BB1_init_done & ( !BB1_m_state.000000001 & BB1_refresh_request );


--BB1L55 is std_2s60:inst|sdram:the_sdram|Select~6462 at LCCOMB_X27_Y9_N4
BB1L55 = !BB1L84 & ( BB1_m_count[1] & !BB1L45 & (BB1_m_count[0] # BB1L6) );


--BB1L65 is std_2s60:inst|sdram:the_sdram|Select~6463 at LCCOMB_X29_Y8_N16
BB1L65 = BB1_refresh_request & BB1_pending & ( !BB1_m_state.001000000 & BB1_m_state.000000001 & !BB1_m_state.100000000 & !BB1L183 ) # !BB1_refresh_request & BB1_pending & ( !BB1_m_state.001000000 & BB1_m_state.000000001 & !BB1_m_state.100000000 & !BB1L183 ) # BB1_refresh_request & !BB1_pending & ( !BB1_m_state.001000000 & BB1_m_state.000000001 & !BB1_m_state.100000000 ) # !BB1_refresh_request & !BB1_pending & ( !BB1_m_state.001000000 & BB1_m_state.000000001 & !BB1_m_state.100000000 & !BB1L183 );


--BB1L75 is std_2s60:inst|sdram:the_sdram|Select~6464 at LCCOMB_X28_Y9_N10
BB1L75 = BB1L55 # !BB1L55 & ( BB1L65 & (BB1L15 & BB1L1 # BB1L6) );


--BB1L85 is std_2s60:inst|sdram:the_sdram|Select~6465 at LCCOMB_X29_Y3_N26
BB1L85 = BB1_active_rnw & !BB1L94 & ( BB1_m_next.000001000 # BB1_m_state.000000010 ) # !BB1_active_rnw & !BB1L94 & ( !BB1_m_state.000000010 & BB1_m_next.000001000 );


--BB1L95 is std_2s60:inst|sdram:the_sdram|Select~6466 at LCCOMB_X29_Y8_N22
BB1L95 = BB1_m_state.000100000 & BB1_m_state.001000000 # !BB1_m_state.000100000 & BB1_m_state.001000000 # BB1_m_state.000100000 & !BB1_m_state.001000000 # !BB1_m_state.000100000 & !BB1_m_state.001000000 & ( BB1_m_state.000000100 # BB1_m_state.100000000 );


--BB1L06 is std_2s60:inst|sdram:the_sdram|Select~6467 at LCCOMB_X28_Y6_N0
BB1L06 = BB1_refresh_request & BB1_m_state.000000001 & ( !BB1_m_next.000000001 & (BB1L95 # BB1L183) ) # !BB1_refresh_request & BB1_m_state.000000001 & ( !BB1_m_next.000000001 & (BB1L95 # BB1L183) ) # BB1_refresh_request & !BB1_m_state.000000001 & ( !BB1_init_done # !BB1_m_next.000000001 & (BB1L95 # BB1L183) ) # !BB1_refresh_request & !BB1_m_state.000000001 & ( !BB1_m_next.000000001 # !BB1_init_done );


--BB1L16 is std_2s60:inst|sdram:the_sdram|Select~6468 at LCCOMB_X29_Y6_N24
BB1L16 = !BB1L83 & !BB1L06 & ( !BB1_m_state.010000000 & !BB1L84 );


--BB1_i_next.101 is std_2s60:inst|sdram:the_sdram|i_next.101 at LCFF_X30_Y8_N19
BB1_i_next.101 = DFFEAS(BB1L27, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_i_count[2] is std_2s60:inst|sdram:the_sdram|i_count[2] at LCFF_X30_Y9_N3
BB1_i_count[2] = DFFEAS(BB1L47, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_i_count[1] is std_2s60:inst|sdram:the_sdram|i_count[1] at LCFF_X30_Y9_N31
BB1_i_count[1] = DFFEAS(BB1L57, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L26 is std_2s60:inst|sdram:the_sdram|Select~6469 at LCCOMB_X30_Y9_N14
BB1L26 = BB1_i_next.101 & ( !BB1_i_count[1] & !BB1_i_count[2] & BB1_i_state.011 );


--BB1L36 is std_2s60:inst|sdram:the_sdram|Select~6470 at LCCOMB_X30_Y9_N0
BB1L36 = BB1L934 & ( !BB1_i_state.000 );


--BB1_i_next.000 is std_2s60:inst|sdram:the_sdram|i_next.000 at LCFF_X30_Y8_N1
BB1_i_next.000 = DFFEAS(BB1L142, GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1L344,  ,  ,  ,  );


--BB1L46 is std_2s60:inst|sdram:the_sdram|Select~6471 at LCCOMB_X30_Y9_N24
BB1L46 = BB1_i_state.000 & BB1_i_count[1] # !BB1_i_state.000 & BB1_i_count[1] & ( BB1L934 ) # BB1_i_state.000 & !BB1_i_count[1] & ( !BB1_i_state.011 # BB1_i_count[2] # BB1_i_next.000 ) # !BB1_i_state.000 & !BB1_i_count[1] & ( BB1L934 & (!BB1_i_state.011 # BB1_i_count[2] # BB1_i_next.000) );


--BB1L56 is std_2s60:inst|sdram:the_sdram|Select~6472 at LCCOMB_X30_Y9_N12
BB1L56 = BB1_i_state.011 & (BB1_i_count[2] # BB1_i_count[1]);


--BB1L66 is std_2s60:inst|sdram:the_sdram|Select~6473 at LCCOMB_X30_Y9_N6
BB1L66 = BB1_i_state.010 & BB1_i_state.111 # !BB1_i_state.010 & BB1_i_state.111 # BB1_i_state.010 & !BB1_i_state.111 # !BB1_i_state.010 & !BB1_i_state.111 & ( BB1L56 & !BB1L36 & !BB1_i_state.101 # BB1_i_state.001 );


--BB1L76 is std_2s60:inst|sdram:the_sdram|Select~6474 at LCCOMB_X30_Y7_N16
BB1L76 = BB1_ack_refresh_request & BB1_m_state.010000000 & ( !BB1_init_done # BB1_m_state.000000001 ) # !BB1_ack_refresh_request & BB1_m_state.010000000 & ( BB1_m_state.000000001 ) # BB1_ack_refresh_request & !BB1_m_state.010000000 & ( !BB1_init_done # BB1_m_state.000000001 );


--BB1L461 is std_2s60:inst|sdram:the_sdram|add~393 at LCCOMB_X26_Y10_N0
BB1L461_adder_eqn = ( BB1_refresh_counter[0] ) + ( VCC ) + ( GND );
BB1L461 = SUM(BB1L461_adder_eqn);

--BB1L561 is std_2s60:inst|sdram:the_sdram|add~394 at LCCOMB_X26_Y10_N0
BB1L561_adder_eqn = ( BB1_refresh_counter[0] ) + ( VCC ) + ( GND );
BB1L561 = CARRY(BB1L561_adder_eqn);


--BB1L861 is std_2s60:inst|sdram:the_sdram|add~397 at LCCOMB_X26_Y10_N2
BB1L861_adder_eqn = ( BB1_refresh_counter[1] ) + ( VCC ) + ( BB1L561 );
BB1L861 = SUM(BB1L861_adder_eqn);

--BB1L961 is std_2s60:inst|sdram:the_sdram|add~398 at LCCOMB_X26_Y10_N2
BB1L961_adder_eqn = ( BB1_refresh_counter[1] ) + ( VCC ) + ( BB1L561 );
BB1L961 = CARRY(BB1L961_adder_eqn);


--BB1L271 is std_2s60:inst|sdram:the_sdram|add~401 at LCCOMB_X26_Y10_N4
BB1L271_adder_eqn = ( BB1_refresh_counter[2] ) + ( VCC ) + ( BB1L961 );
BB1L271 = SUM(BB1L271_adder_eqn);

--BB1L371 is std_2s60:inst|sdram:the_sdram|add~402 at LCCOMB_X26_Y10_N4
BB1L371_adder_eqn = ( BB1_refresh_counter[2] ) + ( VCC ) + ( BB1L961 );
BB1L371 = CARRY(BB1L371_adder_eqn);


--BB1L671 is std_2s60:inst|sdram:the_sdram|add~405 at LCCOMB_X26_Y10_N6
BB1L671_adder_eqn = ( BB1_refresh_counter[3] ) + ( VCC ) + ( BB1L371 );
BB1L671 = SUM(BB1L671_adder_eqn);

--BB1L771 is std_2s60:inst|sdram:the_sdram|add~406 at LCCOMB_X26_Y10_N6
BB1L771_adder_eqn = ( BB1_refresh_counter[3] ) + ( VCC ) + ( BB1L371 );
BB1L771 = CARRY(BB1L771_adder_eqn);


--BB1L081 is std_2s60:inst|sdram:the_sdram|add~409 at LCCOMB_X26_Y10_N8
BB1L081_adder_eqn = ( VCC ) + ( !BB1_refresh_counter[4] ) + ( BB1L771 );
BB1L081 = SUM(BB1L081_adder_eqn);

--BB1L181 is std_2s60:inst|sdram:the_sdram|add~410 at LCCOMB_X26_Y10_N8
BB1L181_adder_eqn = ( VCC ) + ( !BB1_refresh_counter[4] ) + ( BB1L771 );
BB1L181 = CARRY(BB1L181_adder_eqn);


--BB1L481 is std_2s60:inst|sdram:the_sdram|add~413 at LCCOMB_X26_Y10_N10
BB1L481_adder_eqn = ( BB1_refresh_counter[5] ) + ( VCC ) + ( BB1L181 );
BB1L481 = SUM(BB1L481_adder_eqn);

--BB1L581 is std_2s60:inst|sdram:the_sdram|add~414 at LCCOMB_X26_Y10_N10
BB1L581_adder_eqn = ( BB1_refresh_counter[5] ) + ( VCC ) + ( BB1L181 );
BB1L581 = CARRY(BB1L581_adder_eqn);


--BB1L881 is std_2s60:inst|sdram:the_sdram|add~417 at LCCOMB_X26_Y10_N12
BB1L881_adder_eqn = ( BB1_refresh_counter[6] ) + ( VCC ) + ( BB1L581 );
BB1L881 = SUM(BB1L881_adder_eqn);

--BB1L981 is std_2s60:inst|sdram:the_sdram|add~418 at LCCOMB_X26_Y10_N12
BB1L981_adder_eqn = ( BB1_refresh_counter[6] ) + ( VCC ) + ( BB1L581 );
BB1L981 = CARRY(BB1L981_adder_eqn);


--BB1L291 is std_2s60:inst|sdram:the_sdram|add~421 at LCCOMB_X26_Y10_N14
BB1L291_adder_eqn = ( BB1_refresh_counter[7] ) + ( VCC ) + ( BB1L981 );
BB1L291 = SUM(BB1L291_adder_eqn);

--BB1L391 is std_2s60:inst|sdram:the_sdram|add~422 at LCCOMB_X26_Y10_N14
BB1L391_adder_eqn = ( BB1_refresh_counter[7] ) + ( VCC ) + ( BB1L981 );
BB1L391 = CARRY(BB1L391_adder_eqn);


--BB1L691 is std_2s60:inst|sdram:the_sdram|add~425 at LCCOMB_X26_Y10_N16
BB1L691_adder_eqn = ( !BB1_refresh_counter[8] ) + ( VCC ) + ( BB1L391 );
BB1L691 = SUM(BB1L691_adder_eqn);

--BB1L791 is std_2s60:inst|sdram:the_sdram|add~426 at LCCOMB_X26_Y10_N16
BB1L791_adder_eqn = ( !BB1_refresh_counter[8] ) + ( VCC ) + ( BB1L391 );
BB1L791 = CARRY(BB1L791_adder_eqn);


--BB1L002 is std_2s60:inst|sdram:the_sdram|add~429 at LCCOMB_X26_Y10_N18
BB1L002_adder_eqn = ( VCC ) + ( !BB1_refresh_counter[9] ) + ( BB1L791 );
BB1L002 = SUM(BB1L002_adder_eqn);

--BB1L102 is std_2s60:inst|sdram:the_sdram|add~430 at LCCOMB_X26_Y10_N18
BB1L102_adder_eqn = ( VCC ) + ( !BB1_refresh_counter[9] ) + ( BB1L791 );
BB1L102 = CARRY(BB1L102_adder_eqn);


--BB1L402 is std_2s60:inst|sdram:the_sdram|add~433 at LCCOMB_X26_Y10_N20
BB1L402_adder_eqn = ( VCC ) + ( !BB1_refresh_counter[10] ) + ( BB1L102 );
BB1L402 = SUM(BB1L402_adder_eqn);

--BB1L502 is std_2s60:inst|sdram:the_sdram|add~434 at LCCOMB_X26_Y10_N20
BB1L502_adder_eqn = ( VCC ) + ( !BB1_refresh_counter[10] ) + ( BB1L102 );
BB1L502 = CARRY(BB1L502_adder_eqn);


--BB1L802 is std_2s60:inst|sdram:the_sdram|add~437 at LCCOMB_X26_Y10_N22
BB1L802_adder_eqn = ( BB1_refresh_counter[11] ) + ( VCC ) + ( BB1L502 );
BB1L802 = SUM(BB1L802_adder_eqn);

--BB1L902 is std_2s60:inst|sdram:the_sdram|add~438 at LCCOMB_X26_Y10_N22
BB1L902_adder_eqn = ( BB1_refresh_counter[11] ) + ( VCC ) + ( BB1L502 );
BB1L902 = CARRY(BB1L902_adder_eqn);


--BB1L212 is std_2s60:inst|sdram:the_sdram|add~441 at LCCOMB_X26_Y10_N24
BB1L212_adder_eqn = ( BB1_refresh_counter[12] ) + ( VCC ) + ( BB1L902 );
BB1L212 = SUM(BB1L212_adder_eqn);

--BB1L312 is std_2s60:inst|sdram:the_sdram|add~442 at LCCOMB_X26_Y10_N24
BB1L312_adder_eqn = ( BB1_refresh_counter[12] ) + ( VCC ) + ( BB1L902 );
BB1L312 = CARRY(BB1L312_adder_eqn);


--BB1L612 is std_2s60:inst|sdram:the_sdram|add~445 at LCCOMB_X26_Y10_N26
BB1L612_adder_eqn = ( VCC ) + ( !BB1_refresh_counter[13] ) + ( BB1L312 );
BB1L612 = SUM(BB1L612_adder_eqn);


--BB1L564 is std_2s60:inst|sdram:the_sdram|refresh_counter~144 at LCCOMB_X26_Y9_N2
BB1L564 = BB1L612 & BB1L934 # !BB1L612 & BB1L934 # !BB1L612 & !BB1L934;


--BB1L664 is std_2s60:inst|sdram:the_sdram|refresh_counter~145 at LCCOMB_X26_Y9_N18
BB1L664 = BB1L691 & ( BB1L934 ) # !BB1L691;


--BB1_i_next.010 is std_2s60:inst|sdram:the_sdram|i_next.010 at LCFF_X30_Y8_N5
BB1_i_next.010 = DFFEAS(BB1L77, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L86 is std_2s60:inst|sdram:the_sdram|Select~6475 at LCCOMB_X30_Y8_N14
BB1L86 = !BB1_i_count[2] & BB1_i_state.011 & ( BB1_i_next.010 & !BB1_i_count[1] );


--VB1_q_b[0] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[0] at M4K_X31_Y18
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[0] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[0], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[2], H1_i_readdata_d1[3], H1_i_readdata_d1[26]);

--VB1_q_b[26] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[26] at M4K_X31_Y18
VB1_q_b[26] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[0], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[2], H1_i_readdata_d1[3], H1_i_readdata_d1[26]);

--VB1_q_b[3] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[3] at M4K_X31_Y18
VB1_q_b[3] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[0], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[2], H1_i_readdata_d1[3], H1_i_readdata_d1[26]);

--VB1_q_b[2] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[2] at M4K_X31_Y18
VB1_q_b[2] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[0], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[2], H1_i_readdata_d1[3], H1_i_readdata_d1[26]);


--H1_M_status_reg is std_2s60:inst|cpu:the_cpu|M_status_reg at LCFF_X29_Y23_N29
H1_M_status_reg = AMPP_FUNCTION(VD1L2, H1L1521, E1L4, H1L2521);


--H1_M_ipending_reg[1] is std_2s60:inst|cpu:the_cpu|M_ipending_reg[1] at LCFF_X21_Y18_N21
H1_M_ipending_reg[1] = AMPP_FUNCTION(VD1L2, H1L8301, E1L4);


--H1_M_ipending_reg[0] is std_2s60:inst|cpu:the_cpu|M_ipending_reg[0] at LCFF_X25_Y26_N11
H1_M_ipending_reg[0] = AMPP_FUNCTION(VD1L2, H1_M_ipending_reg_nxt[0], E1L4);


--H1L5702 is std_2s60:inst|cpu:the_cpu|intr_req~59 at LCCOMB_X24_Y23_N14
H1L5702 = AMPP_FUNCTION(!H1_M_ipending_reg[2], !H1_M_ipending_reg[4], !H1_M_ipending_reg[0], !H1_M_ipending_reg[3]);


--H1L6702 is std_2s60:inst|cpu:the_cpu|intr_req~60 at LCCOMB_X23_Y21_N28
H1L6702 = AMPP_FUNCTION(!H1L5702, !H1_M_ipending_reg[1], !H1_M_status_reg, !H1_M_ipending_reg[6]);


--H1L568 is std_2s60:inst|cpu:the_cpu|F_iw[0]~930 at LCCOMB_X30_Y23_N22
H1L568 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[0]);


--H1L798 is std_2s60:inst|cpu:the_cpu|F_iw~0 at LCCOMB_X29_Y21_N24
H1L798 = AMPP_FUNCTION(!H1_latched_oci_tb_hbreak_req, !H1_hbreak_enabled);


--VB1_q_b[1] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[1] at M4K_X31_Y21
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[1] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[1], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[4], H1_i_readdata_d1[5], H1_i_readdata_d1[8]);

--VB1_q_b[8] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[8] at M4K_X31_Y21
VB1_q_b[8] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[1], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[4], H1_i_readdata_d1[5], H1_i_readdata_d1[8]);

--VB1_q_b[5] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[5] at M4K_X31_Y21
VB1_q_b[5] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[1], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[4], H1_i_readdata_d1[5], H1_i_readdata_d1[8]);

--VB1_q_b[4] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[4] at M4K_X31_Y21
VB1_q_b[4] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[1], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[4], H1_i_readdata_d1[5], H1_i_readdata_d1[8]);


--H1L668 is std_2s60:inst|cpu:the_cpu|F_iw[1]~931 at LCCOMB_X30_Y27_N22
H1L668 = AMPP_FUNCTION(!H1L6702, !H1L798, !VB1_q_b[1]);


--H1L768 is std_2s60:inst|cpu:the_cpu|F_iw[2]~932 at LCCOMB_X30_Y18_N28
H1L768 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[2]);


--H1L968 is std_2s60:inst|cpu:the_cpu|F_iw[4]~933 at LCCOMB_X30_Y27_N14
H1L968 = AMPP_FUNCTION(!H1L6702, !H1L798, !VB1_q_b[4]);


--H1L078 is std_2s60:inst|cpu:the_cpu|F_iw[5]~934 at LCCOMB_X30_Y27_N24
H1L078 = AMPP_FUNCTION(!VB1_q_b[5], !H1L6702, !H1L798);


--H1L868 is std_2s60:inst|cpu:the_cpu|F_iw[3]~935 at LCCOMB_X30_Y18_N16
H1L868 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[3], !H1L798);


--H1L188 is std_2s60:inst|cpu:the_cpu|F_iw[16]~936 at LCCOMB_X32_Y24_N12
H1L188 = AMPP_FUNCTION(!H1L6702, !H1L798, !VB1_q_b[16]);


--H1L978 is std_2s60:inst|cpu:the_cpu|F_iw[14]~937 at LCCOMB_X32_Y24_N10
H1L978 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[14]);


--H1L088 is std_2s60:inst|cpu:the_cpu|F_iw[15]~938 at LCCOMB_X32_Y25_N24
H1L088 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[15], !H1L798);


--VB1_q_b[11] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[11] at M4K_X31_Y22
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[11] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[11], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[13], H1_i_readdata_d1[22], H1_i_readdata_d1[31]);

--VB1_q_b[31] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[31] at M4K_X31_Y22
VB1_q_b[31] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[11], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[13], H1_i_readdata_d1[22], H1_i_readdata_d1[31]);

--VB1_q_b[22] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[22] at M4K_X31_Y22
VB1_q_b[22] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[11], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[13], H1_i_readdata_d1[22], H1_i_readdata_d1[31]);

--VB1_q_b[13] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[13] at M4K_X31_Y22
VB1_q_b[13] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[11], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[13], H1_i_readdata_d1[22], H1_i_readdata_d1[31]);


--H1L678 is std_2s60:inst|cpu:the_cpu|F_iw[11]~939 at LCCOMB_X30_Y23_N26
H1L678 = AMPP_FUNCTION(!H1L6702, !H1L798, !VB1_q_b[11]);


--H1L878 is std_2s60:inst|cpu:the_cpu|F_iw[13]~940 at LCCOMB_X30_Y23_N0
H1L878 = AMPP_FUNCTION(!H1L798, !VB1_q_b[13], !H1L6702);


--H1L778 is std_2s60:inst|cpu:the_cpu|F_iw[12]~941 at LCCOMB_X30_Y23_N20
H1L778 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[12]);


--H1L098 is std_2s60:inst|cpu:the_cpu|F_iw[25]~942 at LCCOMB_X32_Y24_N26
H1L098 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[25]);


--H1L24 is std_2s60:inst|cpu:the_cpu|D_ctrl_implicit_dst_eretaddr~39 at LCCOMB_X33_Y23_N26
H1L24 = AMPP_FUNCTION(!H1_D_iw[13], !H1_D_iw[15], !H1_D_iw[16], !H1_D_iw[14], !H1L34);


--H1L56 is std_2s60:inst|cpu:the_cpu|D_dst_regnum[3]~777 at LCCOMB_X33_Y25_N18
H1L56 = AMPP_FUNCTION(!H1_D_iw[20], !H1_D_iw[25], !H1L24, !H1L61, !H1L32);


--H1L788 is std_2s60:inst|cpu:the_cpu|F_iw[22]~943 at LCCOMB_X32_Y24_N8
H1L788 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[22]);


--H1L26 is std_2s60:inst|cpu:the_cpu|D_dst_regnum[0]~778 at LCCOMB_X34_Y26_N2
H1L26 = AMPP_FUNCTION(!H1_D_iw[17], !H1L61, !H1_D_iw[22], !H1L32, !H1L24);


--H1L198 is std_2s60:inst|cpu:the_cpu|F_iw[26]~944 at LCCOMB_X30_Y27_N20
H1L198 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[26]);


--H1L66 is std_2s60:inst|cpu:the_cpu|D_dst_regnum[4]~779 at LCCOMB_X33_Y25_N24
H1L66 = AMPP_FUNCTION(!H1_D_iw[21], !H1_D_iw[26], !H1L32, !H1L61, !H1L24);


--VB1_q_b[24] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[24] at M4K_X31_Y23
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[24] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[24], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[27], H1_i_readdata_d1[29], H1_i_readdata_d1[30]);

--VB1_q_b[30] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[30] at M4K_X31_Y23
VB1_q_b[30] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[24], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[27], H1_i_readdata_d1[29], H1_i_readdata_d1[30]);

--VB1_q_b[29] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[29] at M4K_X31_Y23
VB1_q_b[29] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[24], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[27], H1_i_readdata_d1[29], H1_i_readdata_d1[30]);

--VB1_q_b[27] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[27] at M4K_X31_Y23
VB1_q_b[27] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[24], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[27], H1_i_readdata_d1[29], H1_i_readdata_d1[30]);


--H1L988 is std_2s60:inst|cpu:the_cpu|F_iw[24]~945 at LCCOMB_X32_Y24_N28
H1L988 = AMPP_FUNCTION(!VB1_q_b[24], !H1L6702);


--H1L46 is std_2s60:inst|cpu:the_cpu|D_dst_regnum[2]~780 at LCCOMB_X33_Y25_N14
H1L46 = AMPP_FUNCTION(!H1_D_iw[19], !H1_D_iw[24], !H1L61, !H1L24, !H1L32);


--H1L888 is std_2s60:inst|cpu:the_cpu|F_iw[23]~946 at LCCOMB_X32_Y24_N4
H1L888 = AMPP_FUNCTION(!VB1_q_b[23], !H1L6702);


--H1L36 is std_2s60:inst|cpu:the_cpu|D_dst_regnum[1]~781 at LCCOMB_X33_Y25_N30
H1L36 = AMPP_FUNCTION(!H1_D_iw[18], !H1_D_iw[23], !H1L24, !H1L61, !H1L32);


--H1L1802 is std_2s60:inst|cpu:the_cpu|reduce_or~0 at LCCOMB_X33_Y25_N6
H1L1802 = AMPP_FUNCTION(!H1L56, !H1L46, !H1L36, !H1L66, !H1L26);


--H1_D_wr_dst_reg is std_2s60:inst|cpu:the_cpu|D_wr_dst_reg at LCCOMB_X27_Y22_N6
H1_D_wr_dst_reg = AMPP_FUNCTION(!H1L62, !H1L672, !H1_D_valid, !H1L572, !H1L1802);


--H1L955 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[0]~619 at LCCOMB_X34_Y23_N30
H1L955 = AMPP_FUNCTION(!H1L736, !H1L936, !H1L836);


--H1_E_shift_rot_by_zero is std_2s60:inst|cpu:the_cpu|E_shift_rot_by_zero at LCCOMB_X33_Y23_N4
H1_E_shift_rot_by_zero = AMPP_FUNCTION(!H1L046, !H1L955, !H1L146);


--H1_E_ctrl_shift_right is std_2s60:inst|cpu:the_cpu|E_ctrl_shift_right at LCFF_X33_Y23_N7
H1_E_ctrl_shift_right = AMPP_FUNCTION(VD1L2, H1L65, E1L4, H1_M_stall);


--H1_E_ctrl_mulx is std_2s60:inst|cpu:the_cpu|E_ctrl_mulx at LCFF_X28_Y27_N9
H1_E_ctrl_mulx = AMPP_FUNCTION(VD1L2, H1L25, E1L4, H1_M_stall);


--H1_E_ctrl_rot is std_2s60:inst|cpu:the_cpu|E_ctrl_rot at LCFF_X32_Y22_N21
H1_E_ctrl_rot = AMPP_FUNCTION(VD1L2, H1L45, E1L4, H1_M_stall);


--AC1_mac_mult1 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1 at DSPMULT_X35_Y22_N0
--DSP Block Multiplier Base Width: 18-bits
AC1_mac_mult1 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L2 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT1 at DSPMULT_X35_Y22_N0
AC1L2 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L3 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT2 at DSPMULT_X35_Y22_N0
AC1L3 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L4 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT3 at DSPMULT_X35_Y22_N0
AC1L4 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L5 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT4 at DSPMULT_X35_Y22_N0
AC1L5 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L6 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT5 at DSPMULT_X35_Y22_N0
AC1L6 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L7 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT6 at DSPMULT_X35_Y22_N0
AC1L7 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L8 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT7 at DSPMULT_X35_Y22_N0
AC1L8 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L9 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT8 at DSPMULT_X35_Y22_N0
AC1L9 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L01 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT9 at DSPMULT_X35_Y22_N0
AC1L01 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L11 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT10 at DSPMULT_X35_Y22_N0
AC1L11 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L21 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT11 at DSPMULT_X35_Y22_N0
AC1L21 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L31 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT12 at DSPMULT_X35_Y22_N0
AC1L31 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L41 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT13 at DSPMULT_X35_Y22_N0
AC1L41 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L51 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT14 at DSPMULT_X35_Y22_N0
AC1L51 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L61 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT15 at DSPMULT_X35_Y22_N0
AC1L61 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L71 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT16 at DSPMULT_X35_Y22_N0
AC1L71 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L81 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT17 at DSPMULT_X35_Y22_N0
AC1L81 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L91 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT18 at DSPMULT_X35_Y22_N0
AC1L91 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L02 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT19 at DSPMULT_X35_Y22_N0
AC1L02 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L12 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT20 at DSPMULT_X35_Y22_N0
AC1L12 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L22 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT21 at DSPMULT_X35_Y22_N0
AC1L22 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L32 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT22 at DSPMULT_X35_Y22_N0
AC1L32 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L42 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT23 at DSPMULT_X35_Y22_N0
AC1L42 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L52 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT24 at DSPMULT_X35_Y22_N0
AC1L52 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L62 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT25 at DSPMULT_X35_Y22_N0
AC1L62 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L72 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT26 at DSPMULT_X35_Y22_N0
AC1L72 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L82 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT27 at DSPMULT_X35_Y22_N0
AC1L82 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L92 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT28 at DSPMULT_X35_Y22_N0
AC1L92 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L03 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT29 at DSPMULT_X35_Y22_N0
AC1L03 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L13 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT30 at DSPMULT_X35_Y22_N0
AC1L13 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L23 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT31 at DSPMULT_X35_Y22_N0
AC1L23 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L33 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT32 at DSPMULT_X35_Y22_N0
AC1L33 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L43 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT33 at DSPMULT_X35_Y22_N0
AC1L43 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L53 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT34 at DSPMULT_X35_Y22_N0
AC1L53 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L63 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT35 at DSPMULT_X35_Y22_N0
AC1L63 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);


--AC1_mac_mult2 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2 at DSPMULT_X35_Y21_N0
--DSP Block Multiplier Base Width: 18-bits
AC1_mac_mult2 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L011 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT1 at DSPMULT_X35_Y21_N0
AC1L011 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L111 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT2 at DSPMULT_X35_Y21_N0
AC1L111 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L211 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT3 at DSPMULT_X35_Y21_N0
AC1L211 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L311 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT4 at DSPMULT_X35_Y21_N0
AC1L311 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L411 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT5 at DSPMULT_X35_Y21_N0
AC1L411 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L511 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT6 at DSPMULT_X35_Y21_N0
AC1L511 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L611 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT7 at DSPMULT_X35_Y21_N0
AC1L611 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L711 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT8 at DSPMULT_X35_Y21_N0
AC1L711 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L811 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT9 at DSPMULT_X35_Y21_N0
AC1L811 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L911 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT10 at DSPMULT_X35_Y21_N0
AC1L911 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L021 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT11 at DSPMULT_X35_Y21_N0
AC1L021 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L121 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT12 at DSPMULT_X35_Y21_N0
AC1L121 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L221 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT13 at DSPMULT_X35_Y21_N0
AC1L221 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L321 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT14 at DSPMULT_X35_Y21_N0
AC1L321 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L421 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT15 at DSPMULT_X35_Y21_N0
AC1L421 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L521 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT16 at DSPMULT_X35_Y21_N0
AC1L521 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L621 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT17 at DSPMULT_X35_Y21_N0
AC1L621 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L721 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT18 at DSPMULT_X35_Y21_N0
AC1L721 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L821 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT19 at DSPMULT_X35_Y21_N0
AC1L821 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L921 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT20 at DSPMULT_X35_Y21_N0
AC1L921 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L031 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT21 at DSPMULT_X35_Y21_N0
AC1L031 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L131 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT22 at DSPMULT_X35_Y21_N0
AC1L131 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L231 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT23 at DSPMULT_X35_Y21_N0
AC1L231 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L331 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT24 at DSPMULT_X35_Y21_N0
AC1L331 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L431 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT25 at DSPMULT_X35_Y21_N0
AC1L431 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L531 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT26 at DSPMULT_X35_Y21_N0
AC1L531 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L631 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT27 at DSPMULT_X35_Y21_N0
AC1L631 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L731 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT28 at DSPMULT_X35_Y21_N0
AC1L731 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L831 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT29 at DSPMULT_X35_Y21_N0
AC1L831 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L931 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT30 at DSPMULT_X35_Y21_N0
AC1L931 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L041 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT31 at DSPMULT_X35_Y21_N0
AC1L041 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L141 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT32 at DSPMULT_X35_Y21_N0
AC1L141 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L241 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT33 at DSPMULT_X35_Y21_N0
AC1L241 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L341 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT34 at DSPMULT_X35_Y21_N0
AC1L341 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L441 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT35 at DSPMULT_X35_Y21_N0
AC1L441 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);


--AC1_mac_mult3 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3 at DSPMULT_X35_Y20_N0
--DSP Block Multiplier Base Width: 18-bits
AC1_mac_mult3 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L812 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT1 at DSPMULT_X35_Y20_N0
AC1L812 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L912 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT2 at DSPMULT_X35_Y20_N0
AC1L912 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L022 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT3 at DSPMULT_X35_Y20_N0
AC1L022 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L122 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT4 at DSPMULT_X35_Y20_N0
AC1L122 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L222 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT5 at DSPMULT_X35_Y20_N0
AC1L222 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L322 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT6 at DSPMULT_X35_Y20_N0
AC1L322 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L422 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT7 at DSPMULT_X35_Y20_N0
AC1L422 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L522 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT8 at DSPMULT_X35_Y20_N0
AC1L522 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L622 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT9 at DSPMULT_X35_Y20_N0
AC1L622 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L722 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT10 at DSPMULT_X35_Y20_N0
AC1L722 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L822 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT11 at DSPMULT_X35_Y20_N0
AC1L822 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L922 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT12 at DSPMULT_X35_Y20_N0
AC1L922 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L032 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT13 at DSPMULT_X35_Y20_N0
AC1L032 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L132 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT14 at DSPMULT_X35_Y20_N0
AC1L132 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L232 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT15 at DSPMULT_X35_Y20_N0
AC1L232 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L332 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT16 at DSPMULT_X35_Y20_N0
AC1L332 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L432 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT17 at DSPMULT_X35_Y20_N0
AC1L432 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L532 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT18 at DSPMULT_X35_Y20_N0
AC1L532 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L632 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT19 at DSPMULT_X35_Y20_N0
AC1L632 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L732 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT20 at DSPMULT_X35_Y20_N0
AC1L732 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L832 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT21 at DSPMULT_X35_Y20_N0
AC1L832 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L932 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT22 at DSPMULT_X35_Y20_N0
AC1L932 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L042 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT23 at DSPMULT_X35_Y20_N0
AC1L042 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L142 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT24 at DSPMULT_X35_Y20_N0
AC1L142 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L242 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT25 at DSPMULT_X35_Y20_N0
AC1L242 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L342 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT26 at DSPMULT_X35_Y20_N0
AC1L342 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L442 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT27 at DSPMULT_X35_Y20_N0
AC1L442 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L542 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT28 at DSPMULT_X35_Y20_N0
AC1L542 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L642 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT29 at DSPMULT_X35_Y20_N0
AC1L642 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L742 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT30 at DSPMULT_X35_Y20_N0
AC1L742 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L842 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT31 at DSPMULT_X35_Y20_N0
AC1L842 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L942 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT32 at DSPMULT_X35_Y20_N0
AC1L942 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L052 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT33 at DSPMULT_X35_Y20_N0
AC1L052 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L152 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT34 at DSPMULT_X35_Y20_N0
AC1L152 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);

--AC1L252 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT35 at DSPMULT_X35_Y20_N0
AC1L252 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L785, H1L885, H1L985, H1L095, H1L195, H1L295, H1L395, H1L495, H1L595, H1L695, H1L795, H1L895, H1L995, H1L006, H1L106, H1L206, H1L306, AC1_w7w[32], VCC, VCC, VCC, H1L817, H1L917, H1L027, H1L127, H1L227, H1L327, H1L427, H1L527, H1L627, H1L727, H1L827, H1L927, H1L037, H1L137, H1L237, VD1L2, E1L4, GND);


--AC1_mac_mult4 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4 at DSPMULT_X35_Y19_N0
--DSP Block Multiplier Base Width: 18-bits
AC1_mac_mult4 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L623 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT1 at DSPMULT_X35_Y19_N0
AC1L623 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L723 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT2 at DSPMULT_X35_Y19_N0
AC1L723 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L823 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT3 at DSPMULT_X35_Y19_N0
AC1L823 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L923 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT4 at DSPMULT_X35_Y19_N0
AC1L923 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L033 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT5 at DSPMULT_X35_Y19_N0
AC1L033 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L133 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT6 at DSPMULT_X35_Y19_N0
AC1L133 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L233 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT7 at DSPMULT_X35_Y19_N0
AC1L233 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L333 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT8 at DSPMULT_X35_Y19_N0
AC1L333 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L433 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT9 at DSPMULT_X35_Y19_N0
AC1L433 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L533 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT10 at DSPMULT_X35_Y19_N0
AC1L533 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L633 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT11 at DSPMULT_X35_Y19_N0
AC1L633 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L733 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT12 at DSPMULT_X35_Y19_N0
AC1L733 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L833 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT13 at DSPMULT_X35_Y19_N0
AC1L833 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L933 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT14 at DSPMULT_X35_Y19_N0
AC1L933 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L043 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT15 at DSPMULT_X35_Y19_N0
AC1L043 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L143 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT16 at DSPMULT_X35_Y19_N0
AC1L143 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L243 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT17 at DSPMULT_X35_Y19_N0
AC1L243 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L343 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT18 at DSPMULT_X35_Y19_N0
AC1L343 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L443 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT19 at DSPMULT_X35_Y19_N0
AC1L443 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L543 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT20 at DSPMULT_X35_Y19_N0
AC1L543 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L643 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT21 at DSPMULT_X35_Y19_N0
AC1L643 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L743 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT22 at DSPMULT_X35_Y19_N0
AC1L743 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L843 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT23 at DSPMULT_X35_Y19_N0
AC1L843 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L943 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT24 at DSPMULT_X35_Y19_N0
AC1L943 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L053 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT25 at DSPMULT_X35_Y19_N0
AC1L053 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L153 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT26 at DSPMULT_X35_Y19_N0
AC1L153 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L253 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT27 at DSPMULT_X35_Y19_N0
AC1L253 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L353 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT28 at DSPMULT_X35_Y19_N0
AC1L353 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L453 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT29 at DSPMULT_X35_Y19_N0
AC1L453 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L553 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT30 at DSPMULT_X35_Y19_N0
AC1L553 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L653 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT31 at DSPMULT_X35_Y19_N0
AC1L653 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L753 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT32 at DSPMULT_X35_Y19_N0
AC1L753 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L853 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT33 at DSPMULT_X35_Y19_N0
AC1L853 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L953 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT34 at DSPMULT_X35_Y19_N0
AC1L953 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);

--AC1L063 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT35 at DSPMULT_X35_Y19_N0
AC1L063 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L275, H1L375, H1L475, H1L575, H1L675, H1L775, H1L875, H1L975, H1L085, H1L185, H1L285, H1L385, H1L485, H1L585, H1L685, H1L337, H1L437, H1L537, H1L637, H1L737, H1L837, H1L937, H1L047, H1L147, H1L247, H1L347, H1L447, H1L547, H1L747, H1L847, H1L947, H1L057, AC1_w23w[32], VD1L2, E1L4, GND);


--MD1_ram_block1a26 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a26 at M4K_X8_Y2
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a26_PORT_A_data_in = H1_M_st_data[26];
MD1_ram_block1a26_PORT_A_data_in_reg = DFFE(MD1_ram_block1a26_PORT_A_data_in, MD1_ram_block1a26_clock_0, , , );
MD1_ram_block1a26_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a26_PORT_A_address_reg = DFFE(MD1_ram_block1a26_PORT_A_address, MD1_ram_block1a26_clock_0, , , );
MD1_ram_block1a26_PORT_A_write_enable = ND1L1;
MD1_ram_block1a26_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a26_PORT_A_write_enable, MD1_ram_block1a26_clock_0, , , );
MD1_ram_block1a26_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a26_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a26_PORT_A_byte_mask, MD1_ram_block1a26_clock_0, , , );
MD1_ram_block1a26_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a26_PORT_A_data_out = MEMORY(MD1_ram_block1a26_PORT_A_data_in_reg, , MD1_ram_block1a26_PORT_A_address_reg, , MD1_ram_block1a26_PORT_A_write_enable_reg, , MD1_ram_block1a26_PORT_A_byte_mask_reg, , MD1_ram_block1a26_clock_0, , , , , );
MD1_ram_block1a26 = MD1_ram_block1a26_PORT_A_data_out[0];


--MD1_ram_block1a90 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a90 at M4K_X8_Y3
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a90_PORT_A_data_in = H1_M_st_data[26];
MD1_ram_block1a90_PORT_A_data_in_reg = DFFE(MD1_ram_block1a90_PORT_A_data_in, MD1_ram_block1a90_clock_0, , , );
MD1_ram_block1a90_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a90_PORT_A_address_reg = DFFE(MD1_ram_block1a90_PORT_A_address, MD1_ram_block1a90_clock_0, , , );
MD1_ram_block1a90_PORT_A_write_enable = ND1L3;
MD1_ram_block1a90_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a90_PORT_A_write_enable, MD1_ram_block1a90_clock_0, , , );
MD1_ram_block1a90_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a90_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a90_PORT_A_byte_mask, MD1_ram_block1a90_clock_0, , , );
MD1_ram_block1a90_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a90_PORT_A_data_out = MEMORY(MD1_ram_block1a90_PORT_A_data_in_reg, , MD1_ram_block1a90_PORT_A_address_reg, , MD1_ram_block1a90_PORT_A_write_enable_reg, , MD1_ram_block1a90_PORT_A_byte_mask_reg, , MD1_ram_block1a90_clock_0, , , , , );
MD1_ram_block1a90 = MD1_ram_block1a90_PORT_A_data_out[0];


--MD1_ram_block1a58 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a58 at M4K_X8_Y10
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a58_PORT_A_data_in = H1_M_st_data[26];
MD1_ram_block1a58_PORT_A_data_in_reg = DFFE(MD1_ram_block1a58_PORT_A_data_in, MD1_ram_block1a58_clock_0, , , );
MD1_ram_block1a58_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a58_PORT_A_address_reg = DFFE(MD1_ram_block1a58_PORT_A_address, MD1_ram_block1a58_clock_0, , , );
MD1_ram_block1a58_PORT_A_write_enable = ND1L2;
MD1_ram_block1a58_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a58_PORT_A_write_enable, MD1_ram_block1a58_clock_0, , , );
MD1_ram_block1a58_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a58_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a58_PORT_A_byte_mask, MD1_ram_block1a58_clock_0, , , );
MD1_ram_block1a58_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a58_PORT_A_data_out = MEMORY(MD1_ram_block1a58_PORT_A_data_in_reg, , MD1_ram_block1a58_PORT_A_address_reg, , MD1_ram_block1a58_PORT_A_write_enable_reg, , MD1_ram_block1a58_PORT_A_byte_mask_reg, , MD1_ram_block1a58_clock_0, , , , , );
MD1_ram_block1a58 = MD1_ram_block1a58_PORT_A_data_out[0];


--MD1_ram_block1a122 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a122 at M4K_X8_Y12
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a122_PORT_A_data_in = H1_M_st_data[26];
MD1_ram_block1a122_PORT_A_data_in_reg = DFFE(MD1_ram_block1a122_PORT_A_data_in, MD1_ram_block1a122_clock_0, , , );
MD1_ram_block1a122_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a122_PORT_A_address_reg = DFFE(MD1_ram_block1a122_PORT_A_address, MD1_ram_block1a122_clock_0, , , );
MD1_ram_block1a122_PORT_A_write_enable = ND1L4;
MD1_ram_block1a122_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a122_PORT_A_write_enable, MD1_ram_block1a122_clock_0, , , );
MD1_ram_block1a122_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a122_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a122_PORT_A_byte_mask, MD1_ram_block1a122_clock_0, , , );
MD1_ram_block1a122_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a122_PORT_A_data_out = MEMORY(MD1_ram_block1a122_PORT_A_data_in_reg, , MD1_ram_block1a122_PORT_A_address_reg, , MD1_ram_block1a122_PORT_A_write_enable_reg, , MD1_ram_block1a122_PORT_A_byte_mask_reg, , MD1_ram_block1a122_clock_0, , , , , );
MD1_ram_block1a122 = MD1_ram_block1a122_PORT_A_data_out[0];


--MD1_address_reg_a[1] is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|address_reg_a[1] at LCFF_X34_Y20_N9
MD1_address_reg_a[1] = DFFEAS(Y1L52, GLOBAL(VD1L2),  ,  ,  ,  ,  ,  ,  );


--MD1_address_reg_a[0] is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|address_reg_a[0] at LCFF_X34_Y20_N17
MD1_address_reg_a[0] = DFFEAS(Y1L42, GLOBAL(VD1L2),  ,  ,  ,  ,  ,  ,  );


--PD1L72 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w26_n0_mux_dataout~25 at LCCOMB_X24_Y14_N28
PD1L72 = MD1_ram_block1a26 & MD1_ram_block1a90 & ( !MD1_address_reg_a[0] # !MD1_address_reg_a[1] & (MD1_ram_block1a58) # MD1_address_reg_a[1] & MD1_ram_block1a122 ) # !MD1_ram_block1a26 & MD1_ram_block1a90 & ( !MD1_address_reg_a[0] & MD1_address_reg_a[1] # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a58) # MD1_address_reg_a[1] & MD1_ram_block1a122) ) # MD1_ram_block1a26 & !MD1_ram_block1a90 & ( !MD1_address_reg_a[0] & !MD1_address_reg_a[1] # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a58) # MD1_address_reg_a[1] & MD1_ram_block1a122) ) # !MD1_ram_block1a26 & !MD1_ram_block1a90 & ( MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a58) # MD1_address_reg_a[1] & MD1_ram_block1a122) );


--J1_registered_cpu_data_master_readdata[26] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[26] at LCFF_X25_Y14_N5
J1_registered_cpu_data_master_readdata[26] = DFFEAS(J1L752, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L261 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[26]~3118 at LCCOMB_X24_Y13_N26
J1L261 = M1_cpu_data_master_requests_ext_flash_s1 & ( M1_incoming_ext_flash_bus_data[2] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[26]) ) # !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[26] );


--J1L361 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[26]~3119 at LCCOMB_X24_Y13_N22
J1L361 = N1_incoming_ext_ram_bus_data[26] & ( J1L261 ) # !N1_incoming_ext_ram_bus_data[26] & ( !N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 & J1L261 );


--J1L461 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[26]~3120 at LCCOMB_X25_Y13_N26
J1L461 = S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & PD1L72 & ( J1_registered_cpu_data_master_readdata[26] & J1L361 ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & PD1L72 & ( J1L361 ) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !PD1L72 & ( J1_registered_cpu_data_master_readdata[26] & J1L361 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !PD1L72 & ( J1L361 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 );


--JB1_cpu_data_master_qualified_request_sysid_control_slave is std_2s60:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_qualified_request_sysid_control_slave at LCCOMB_X25_Y16_N16
JB1_cpu_data_master_qualified_request_sysid_control_slave = S1L4 & ( M1L13 & H1_M_alu_result[4] & H1_M_alu_result[3] & H1_M_alu_result[5] );


--J1L781 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~652 at LCCOMB_X28_Y20_N16
J1L781 = JB1_cpu_data_master_qualified_request_sysid_control_slave & ( !H1_M_alu_result[2] ) # !JB1_cpu_data_master_qualified_request_sysid_control_slave;


--GB1_cpu_data_master_requests_sys_clk_timer_s1 is std_2s60:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|cpu_data_master_requests_sys_clk_timer_s1 at LCCOMB_X27_Y17_N20
GB1_cpu_data_master_requests_sys_clk_timer_s1 = LB1L2 & ( !H1_M_alu_result[6] );


--G1L2 is std_2s60:inst|button_pio_s1_arbitrator:the_button_pio_s1|cpu_data_master_requests_button_pio_s1~58 at LCCOMB_X27_Y17_N2
G1L2 = S1L3 & L1L4 & ( !H1_M_alu_result[7] & H1_M_alu_result[5] & L1L6 & M1L13 );


--Q1_cpu_data_master_requests_high_res_timer_s1 is std_2s60:inst|high_res_timer_s1_arbitrator:the_high_res_timer_s1|cpu_data_master_requests_high_res_timer_s1 at LCCOMB_X27_Y17_N16
Q1_cpu_data_master_requests_high_res_timer_s1 = !H1_M_alu_result[6] & ( G1L2 );


--S1L5 is std_2s60:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~403 at LCCOMB_X28_Y15_N18
S1L5 = S1L4 & ( H1_M_alu_result[5] & M1L13 );


--J1L15 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]~3121 at LCCOMB_X27_Y17_N10
J1L15 = G1L2 & S1L5 & ( H1_M_alu_result[4] ) # !G1L2 & S1L5 & ( H1_M_alu_result[4] ) # G1L2 & !S1L5 & ( !H1_M_alu_result[6] # H1_M_alu_result[4] ) # !G1L2 & !S1L5;


--J1L911 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~3122 at LCCOMB_X27_Y17_N18
J1L911 = J1L15 & ( !Q1_cpu_data_master_requests_high_res_timer_s1 & !GB1_cpu_data_master_requests_sys_clk_timer_s1 & !LB1_cpu_data_master_qualified_request_uart1_s1 & !U1L23 );


--J1L281 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~3123 at LCCOMB_X28_Y20_N20
J1L281 = J1L781 & ( J1L911 );


--L1L81 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~144 at LCCOMB_X26_Y13_N22
L1L81 = L1L13 & ( H1_M_alu_result[10] ) # !L1L13 & ( H1_ic_fill_line[5] );


--L1L01 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[0]~145 at LCCOMB_X26_Y14_N16
L1L01 = H1_M_alu_result[2] & L1L13 # H1_M_alu_result[2] & !L1L13 & ( H1_ic_fill_ap_offset[0] ) # !H1_M_alu_result[2] & !L1L13 & ( H1_ic_fill_ap_offset[0] );


--L1L21 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[2]~146 at LCCOMB_X26_Y13_N26
L1L21 = L1L13 & ( H1_M_alu_result[4] ) # !L1L13 & ( H1_ic_fill_ap_offset[2] );


--L1L11 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~147 at LCCOMB_X26_Y13_N10
L1L11 = L1L13 & ( H1_M_alu_result[3] ) # !L1L13 & ( H1_ic_fill_ap_offset[1] );


--L1L31 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[3]~148 at LCCOMB_X26_Y14_N4
L1L31 = H1_ic_fill_line[0] & L1L13 & ( H1_M_alu_result[5] ) # !H1_ic_fill_line[0] & L1L13 & ( H1_M_alu_result[5] ) # H1_ic_fill_line[0] & !L1L13;


--L1L51 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[5]~149 at LCCOMB_X26_Y13_N2
L1L51 = L1L13 & ( H1_M_alu_result[7] ) # !L1L13 & ( H1_ic_fill_line[2] );


--CC1L51 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_reg_01_addressed~22 at LCCOMB_X26_Y13_N18
CC1L51 = AMPP_FUNCTION(!L1L11, !L1L31, !L1L51, !L1L21);


--L1L41 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[4]~150 at LCCOMB_X26_Y13_N20
L1L41 = L1L13 & ( H1_M_alu_result[6] ) # !L1L13 & ( H1_ic_fill_line[1] );


--L1L71 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~151 at LCCOMB_X26_Y13_N28
L1L71 = L1L13 & ( H1_M_alu_result[9] ) # !L1L13 & ( H1_ic_fill_line[4] );


--L1L61 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[6]~152 at LCCOMB_X26_Y13_N0
L1L61 = L1L13 & ( H1_M_alu_result[8] ) # !L1L13 & ( H1_ic_fill_line[3] );


--CC1L61 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_reg_01_addressed~23 at LCCOMB_X26_Y13_N14
CC1L61 = AMPP_FUNCTION(!L1L61, !L1L71, !L1L81, !L1L41);


--J1L881 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~3124 at LCCOMB_X26_Y13_N4
J1L881 = CC1L51 & CC1L61 & ( L1_cpu_data_master_requests_cpu_jtag_debug_module & (!L1L01 # !L1L81) ) # !CC1L51 & CC1L61 & ( L1_cpu_data_master_requests_cpu_jtag_debug_module ) # CC1L51 & !CC1L61 & ( L1_cpu_data_master_requests_cpu_jtag_debug_module ) # !CC1L51 & !CC1L61 & ( L1_cpu_data_master_requests_cpu_jtag_debug_module );


--J1_cpu_data_master_readdata[26] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[26] at LCCOMB_X27_Y13_N16
J1_cpu_data_master_readdata[26] = J1L881 & J1L461 & ( !L1L81 & J1L281 & ZC1_q_a[26] ) # !J1L881 & J1L461 & ( J1L281 );


--J1L88 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~3125 at LCCOMB_X24_Y20_N28
J1L88 = !LB1_cpu_data_master_qualified_request_uart1_s1 & ( !U1L23 & J1L15 );


--J1_registered_cpu_data_master_readdata[10] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[10] at LCFF_X24_Y13_N29
J1_registered_cpu_data_master_readdata[10] = DFFEAS(J1L142, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--MD1_ram_block1a10 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a10 at M4K_X8_Y32
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a10_PORT_A_data_in = H1_M_st_data[10];
MD1_ram_block1a10_PORT_A_data_in_reg = DFFE(MD1_ram_block1a10_PORT_A_data_in, MD1_ram_block1a10_clock_0, , , );
MD1_ram_block1a10_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a10_PORT_A_address_reg = DFFE(MD1_ram_block1a10_PORT_A_address, MD1_ram_block1a10_clock_0, , , );
MD1_ram_block1a10_PORT_A_write_enable = ND1L1;
MD1_ram_block1a10_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a10_PORT_A_write_enable, MD1_ram_block1a10_clock_0, , , );
MD1_ram_block1a10_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a10_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a10_PORT_A_byte_mask, MD1_ram_block1a10_clock_0, , , );
MD1_ram_block1a10_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a10_PORT_A_data_out = MEMORY(MD1_ram_block1a10_PORT_A_data_in_reg, , MD1_ram_block1a10_PORT_A_address_reg, , MD1_ram_block1a10_PORT_A_write_enable_reg, , MD1_ram_block1a10_PORT_A_byte_mask_reg, , MD1_ram_block1a10_clock_0, , , , , );
MD1_ram_block1a10 = MD1_ram_block1a10_PORT_A_data_out[0];


--MD1_ram_block1a74 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a74 at M4K_X39_Y32
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a74_PORT_A_data_in = H1_M_st_data[10];
MD1_ram_block1a74_PORT_A_data_in_reg = DFFE(MD1_ram_block1a74_PORT_A_data_in, MD1_ram_block1a74_clock_0, , , );
MD1_ram_block1a74_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a74_PORT_A_address_reg = DFFE(MD1_ram_block1a74_PORT_A_address, MD1_ram_block1a74_clock_0, , , );
MD1_ram_block1a74_PORT_A_write_enable = ND1L3;
MD1_ram_block1a74_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a74_PORT_A_write_enable, MD1_ram_block1a74_clock_0, , , );
MD1_ram_block1a74_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a74_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a74_PORT_A_byte_mask, MD1_ram_block1a74_clock_0, , , );
MD1_ram_block1a74_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a74_PORT_A_data_out = MEMORY(MD1_ram_block1a74_PORT_A_data_in_reg, , MD1_ram_block1a74_PORT_A_address_reg, , MD1_ram_block1a74_PORT_A_write_enable_reg, , MD1_ram_block1a74_PORT_A_byte_mask_reg, , MD1_ram_block1a74_clock_0, , , , , );
MD1_ram_block1a74 = MD1_ram_block1a74_PORT_A_data_out[0];


--MD1_ram_block1a42 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a42 at M4K_X8_Y19
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a42_PORT_A_data_in = H1_M_st_data[10];
MD1_ram_block1a42_PORT_A_data_in_reg = DFFE(MD1_ram_block1a42_PORT_A_data_in, MD1_ram_block1a42_clock_0, , , );
MD1_ram_block1a42_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a42_PORT_A_address_reg = DFFE(MD1_ram_block1a42_PORT_A_address, MD1_ram_block1a42_clock_0, , , );
MD1_ram_block1a42_PORT_A_write_enable = ND1L2;
MD1_ram_block1a42_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a42_PORT_A_write_enable, MD1_ram_block1a42_clock_0, , , );
MD1_ram_block1a42_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a42_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a42_PORT_A_byte_mask, MD1_ram_block1a42_clock_0, , , );
MD1_ram_block1a42_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a42_PORT_A_data_out = MEMORY(MD1_ram_block1a42_PORT_A_data_in_reg, , MD1_ram_block1a42_PORT_A_address_reg, , MD1_ram_block1a42_PORT_A_write_enable_reg, , MD1_ram_block1a42_PORT_A_byte_mask_reg, , MD1_ram_block1a42_clock_0, , , , , );
MD1_ram_block1a42 = MD1_ram_block1a42_PORT_A_data_out[0];


--MD1_ram_block1a106 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a106 at M4K_X8_Y27
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a106_PORT_A_data_in = H1_M_st_data[10];
MD1_ram_block1a106_PORT_A_data_in_reg = DFFE(MD1_ram_block1a106_PORT_A_data_in, MD1_ram_block1a106_clock_0, , , );
MD1_ram_block1a106_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a106_PORT_A_address_reg = DFFE(MD1_ram_block1a106_PORT_A_address, MD1_ram_block1a106_clock_0, , , );
MD1_ram_block1a106_PORT_A_write_enable = ND1L4;
MD1_ram_block1a106_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a106_PORT_A_write_enable, MD1_ram_block1a106_clock_0, , , );
MD1_ram_block1a106_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a106_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a106_PORT_A_byte_mask, MD1_ram_block1a106_clock_0, , , );
MD1_ram_block1a106_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a106_PORT_A_data_out = MEMORY(MD1_ram_block1a106_PORT_A_data_in_reg, , MD1_ram_block1a106_PORT_A_address_reg, , MD1_ram_block1a106_PORT_A_write_enable_reg, , MD1_ram_block1a106_PORT_A_byte_mask_reg, , MD1_ram_block1a106_clock_0, , , , , );
MD1_ram_block1a106 = MD1_ram_block1a106_PORT_A_data_out[0];


--PD1L11 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w10_n0_mux_dataout~25 at LCCOMB_X24_Y21_N8
PD1L11 = MD1_ram_block1a10 & MD1_ram_block1a74 & ( !MD1_address_reg_a[0] # !MD1_address_reg_a[1] & MD1_ram_block1a42 # MD1_address_reg_a[1] & (MD1_ram_block1a106) ) # !MD1_ram_block1a10 & MD1_ram_block1a74 & ( !MD1_address_reg_a[1] & MD1_address_reg_a[0] & MD1_ram_block1a42 # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a106) ) # MD1_ram_block1a10 & !MD1_ram_block1a74 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a42) # MD1_address_reg_a[1] & MD1_address_reg_a[0] & (MD1_ram_block1a106) ) # !MD1_ram_block1a10 & !MD1_ram_block1a74 & ( MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & MD1_ram_block1a42 # MD1_address_reg_a[1] & (MD1_ram_block1a106)) );


--J1_dbs_8_reg_segment_1[2] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[2] at LCFF_X24_Y13_N9
J1_dbs_8_reg_segment_1[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L2, M1_incoming_ext_flash_bus_data[2],  ,  , VCC);


--J1L98 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~3126 at LCCOMB_X24_Y13_N8
J1L98 = J1_dbs_8_reg_segment_1[2] & M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[10] ) # J1_dbs_8_reg_segment_1[2] & !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[10] ) # !J1_dbs_8_reg_segment_1[2] & !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[10] );


--J1L09 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~3127 at LCCOMB_X23_Y16_N12
J1L09 = J1L98 & ( !N1_cpu_data_master_requests_lan91c111_s1 & !N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[10] );


--P1_readdata[10] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[10] at LCFF_X24_Y27_N7
P1_readdata[10] = DFFEAS(P1_read_mux_out[10], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L19 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~3128 at LCCOMB_X24_Y21_N0
J1L19 = PD1L11 & J1L09 & ( !Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[10] ) # !PD1L11 & J1L09 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[10]) );


--FB1_readdata[10] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[10] at LCFF_X25_Y27_N9
FB1_readdata[10] = DFFEAS(FB1_read_mux_out[10], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L29 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~3129 at LCCOMB_X24_Y21_N24
J1L29 = J1L19 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[10]) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & J1_registered_cpu_data_master_readdata[10] & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[10]) );


--J1_cpu_data_master_readdata[10] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10] at LCCOMB_X24_Y21_N14
J1_cpu_data_master_readdata[10] = ZC1_q_a[10] & ( J1L88 & J1L29 & (!L1L81 # !J1L881) ) # !ZC1_q_a[10] & ( J1L88 & J1L29 & !J1L881 );


--P1_readdata[2] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[2] at LCFF_X24_Y26_N15
P1_readdata[2] = DFFEAS(P1_read_mux_out[2], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--G1_cpu_data_master_requests_button_pio_s1 is std_2s60:inst|button_pio_s1_arbitrator:the_button_pio_s1|cpu_data_master_requests_button_pio_s1 at LCCOMB_X23_Y22_N14
G1_cpu_data_master_requests_button_pio_s1 = H1_M_alu_result[6] & G1L2 & ( !H1_M_alu_result[4] );


--F1_readdata[2] is std_2s60:inst|button_pio:the_button_pio|readdata[2] at LCFF_X24_Y22_N5
F1_readdata[2] = DFFEAS(F1L13, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L83 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~3130 at LCCOMB_X23_Y22_N8
J1L83 = G1_cpu_data_master_requests_button_pio_s1 & ( F1_readdata[2] & (!S1L5 # H1_M_alu_result[4]) ) # !G1_cpu_data_master_requests_button_pio_s1 & ( !S1L5 # H1_M_alu_result[4] );


--J1_registered_cpu_data_master_readdata[2] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[2] at LCFF_X24_Y15_N5
J1_registered_cpu_data_master_readdata[2] = DFFEAS(J1L332, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_0[2] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[2] at LCFF_X23_Y12_N7
J1_dbs_8_reg_segment_0[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L1, M1_incoming_ext_flash_bus_data[2],  ,  , VCC);


--J1L93 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~3131 at LCCOMB_X23_Y12_N6
J1L93 = J1_dbs_8_reg_segment_0[2] & CB1_cpu_data_master_requests_sdram_s1 & ( J1_registered_cpu_data_master_readdata[2] ) # !J1_dbs_8_reg_segment_0[2] & CB1_cpu_data_master_requests_sdram_s1 & ( J1_registered_cpu_data_master_readdata[2] & !M1_cpu_data_master_requests_ext_flash_s1 ) # J1_dbs_8_reg_segment_0[2] & !CB1_cpu_data_master_requests_sdram_s1 # !J1_dbs_8_reg_segment_0[2] & !CB1_cpu_data_master_requests_sdram_s1 & ( !M1_cpu_data_master_requests_ext_flash_s1 );


--MD1_ram_block1a2 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a2 at M4K_X31_Y34
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a2_PORT_A_data_in = H1_M_st_data[2];
MD1_ram_block1a2_PORT_A_data_in_reg = DFFE(MD1_ram_block1a2_PORT_A_data_in, MD1_ram_block1a2_clock_0, , , );
MD1_ram_block1a2_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a2_PORT_A_address_reg = DFFE(MD1_ram_block1a2_PORT_A_address, MD1_ram_block1a2_clock_0, , , );
MD1_ram_block1a2_PORT_A_write_enable = ND1L1;
MD1_ram_block1a2_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a2_PORT_A_write_enable, MD1_ram_block1a2_clock_0, , , );
MD1_ram_block1a2_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a2_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a2_PORT_A_byte_mask, MD1_ram_block1a2_clock_0, , , );
MD1_ram_block1a2_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a2_PORT_A_data_out = MEMORY(MD1_ram_block1a2_PORT_A_data_in_reg, , MD1_ram_block1a2_PORT_A_address_reg, , MD1_ram_block1a2_PORT_A_write_enable_reg, , MD1_ram_block1a2_PORT_A_byte_mask_reg, , MD1_ram_block1a2_clock_0, , , , , );
MD1_ram_block1a2 = MD1_ram_block1a2_PORT_A_data_out[0];


--MD1_ram_block1a66 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a66 at M4K_X39_Y22
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a66_PORT_A_data_in = H1_M_st_data[2];
MD1_ram_block1a66_PORT_A_data_in_reg = DFFE(MD1_ram_block1a66_PORT_A_data_in, MD1_ram_block1a66_clock_0, , , );
MD1_ram_block1a66_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a66_PORT_A_address_reg = DFFE(MD1_ram_block1a66_PORT_A_address, MD1_ram_block1a66_clock_0, , , );
MD1_ram_block1a66_PORT_A_write_enable = ND1L3;
MD1_ram_block1a66_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a66_PORT_A_write_enable, MD1_ram_block1a66_clock_0, , , );
MD1_ram_block1a66_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a66_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a66_PORT_A_byte_mask, MD1_ram_block1a66_clock_0, , , );
MD1_ram_block1a66_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a66_PORT_A_data_out = MEMORY(MD1_ram_block1a66_PORT_A_data_in_reg, , MD1_ram_block1a66_PORT_A_address_reg, , MD1_ram_block1a66_PORT_A_write_enable_reg, , MD1_ram_block1a66_PORT_A_byte_mask_reg, , MD1_ram_block1a66_clock_0, , , , , );
MD1_ram_block1a66 = MD1_ram_block1a66_PORT_A_data_out[0];


--MD1_ram_block1a34 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a34 at M4K_X31_Y35
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a34_PORT_A_data_in = H1_M_st_data[2];
MD1_ram_block1a34_PORT_A_data_in_reg = DFFE(MD1_ram_block1a34_PORT_A_data_in, MD1_ram_block1a34_clock_0, , , );
MD1_ram_block1a34_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a34_PORT_A_address_reg = DFFE(MD1_ram_block1a34_PORT_A_address, MD1_ram_block1a34_clock_0, , , );
MD1_ram_block1a34_PORT_A_write_enable = ND1L2;
MD1_ram_block1a34_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a34_PORT_A_write_enable, MD1_ram_block1a34_clock_0, , , );
MD1_ram_block1a34_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a34_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a34_PORT_A_byte_mask, MD1_ram_block1a34_clock_0, , , );
MD1_ram_block1a34_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a34_PORT_A_data_out = MEMORY(MD1_ram_block1a34_PORT_A_data_in_reg, , MD1_ram_block1a34_PORT_A_address_reg, , MD1_ram_block1a34_PORT_A_write_enable_reg, , MD1_ram_block1a34_PORT_A_byte_mask_reg, , MD1_ram_block1a34_clock_0, , , , , );
MD1_ram_block1a34 = MD1_ram_block1a34_PORT_A_data_out[0];


--MD1_ram_block1a98 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a98 at M4K_X39_Y20
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a98_PORT_A_data_in = H1_M_st_data[2];
MD1_ram_block1a98_PORT_A_data_in_reg = DFFE(MD1_ram_block1a98_PORT_A_data_in, MD1_ram_block1a98_clock_0, , , );
MD1_ram_block1a98_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a98_PORT_A_address_reg = DFFE(MD1_ram_block1a98_PORT_A_address, MD1_ram_block1a98_clock_0, , , );
MD1_ram_block1a98_PORT_A_write_enable = ND1L4;
MD1_ram_block1a98_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a98_PORT_A_write_enable, MD1_ram_block1a98_clock_0, , , );
MD1_ram_block1a98_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a98_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a98_PORT_A_byte_mask, MD1_ram_block1a98_clock_0, , , );
MD1_ram_block1a98_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a98_PORT_A_data_out = MEMORY(MD1_ram_block1a98_PORT_A_data_in_reg, , MD1_ram_block1a98_PORT_A_address_reg, , MD1_ram_block1a98_PORT_A_write_enable_reg, , MD1_ram_block1a98_PORT_A_byte_mask_reg, , MD1_ram_block1a98_clock_0, , , , , );
MD1_ram_block1a98 = MD1_ram_block1a98_PORT_A_data_out[0];


--PD1L3 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w2_n0_mux_dataout~25 at LCCOMB_X25_Y20_N24
PD1L3 = MD1_ram_block1a2 & MD1_ram_block1a34 & ( !MD1_address_reg_a[1] # !MD1_address_reg_a[0] & (MD1_ram_block1a66) # MD1_address_reg_a[0] & MD1_ram_block1a98 ) # !MD1_ram_block1a2 & MD1_ram_block1a34 & ( !MD1_address_reg_a[0] & (MD1_ram_block1a66 & MD1_address_reg_a[1]) # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a98) ) # MD1_ram_block1a2 & !MD1_ram_block1a34 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a66) # MD1_address_reg_a[0] & MD1_ram_block1a98 & (MD1_address_reg_a[1]) ) # !MD1_ram_block1a2 & !MD1_ram_block1a34 & ( MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & (MD1_ram_block1a66) # MD1_address_reg_a[0] & MD1_ram_block1a98) );


--J1L04 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~3132 at LCCOMB_X25_Y20_N0
J1L04 = PD1L3 & J1L93 & ( !N1_cpu_data_master_requests_lan91c111_s1 & !N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[2] ) # !PD1L3 & J1L93 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!N1_cpu_data_master_requests_lan91c111_s1 & !N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[2]) );


--RD1_readdata[2] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[2] at LCFF_X27_Y28_N9
RD1_readdata[2] = DFFEAS(RD1_selected_read_data[2], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L14 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~3133 at LCCOMB_X25_Y20_N20
J1L14 = LB1_cpu_data_master_qualified_request_uart1_s1 & J1L04 & ( RD1_readdata[2] & (!U1L23 # T1_readdata[2]) ) # !LB1_cpu_data_master_qualified_request_uart1_s1 & J1L04 & ( !U1L23 # T1_readdata[2] );


--FB1_readdata[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[2] at LCFF_X24_Y29_N5
FB1_readdata[2] = DFFEAS(FB1_read_mux_out[2], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L24 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~3134 at LCCOMB_X24_Y19_N12
J1L24 = GB1_cpu_data_master_requests_sys_clk_timer_s1 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( FB1_readdata[2] & J1_registered_cpu_data_master_readdata[2] ) # !GB1_cpu_data_master_requests_sys_clk_timer_s1 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( J1_registered_cpu_data_master_readdata[2] ) # GB1_cpu_data_master_requests_sys_clk_timer_s1 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( FB1_readdata[2] ) # !GB1_cpu_data_master_requests_sys_clk_timer_s1 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave;


--J1L34 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~3135 at LCCOMB_X25_Y20_N16
J1L34 = J1L24 & J1L83 & ( J1L14 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[2]) );


--FC1_monitor_go is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go at LCFF_X30_Y13_N19
FC1_monitor_go = AMPP_FUNCTION(VD1L2, PC1L191, FC1L6);


--SB1L4 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[3]~1335 at LCCOMB_X25_Y20_N6
SB1L4 = AMPP_FUNCTION(!L1L01, !CC1L61, !L1L81, !CC1L51);


--CC1_oci_ienable[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2] at LCFF_X26_Y13_N5
CC1_oci_ienable[2] = AMPP_FUNCTION(VD1L2, CC1L7, E1L4, GND, CC1L81);


--SB1L3 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[2]~1336 at LCCOMB_X25_Y20_N14
SB1L3 = AMPP_FUNCTION(!L1L01, !CC1L61, !L1L81, !CC1L51, !ZC1_q_a[2], !CC1_oci_ienable[2]);


--J1_cpu_data_master_readdata[2] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] at LCCOMB_X25_Y20_N28
J1_cpu_data_master_readdata[2] = J1L34 & ( !L1_cpu_data_master_requests_cpu_jtag_debug_module # FC1_monitor_go & SB1L4 # SB1L3 );


--MD1_ram_block1a18 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a18 at M4K_X31_Y8
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a18_PORT_A_data_in = H1_M_st_data[18];
MD1_ram_block1a18_PORT_A_data_in_reg = DFFE(MD1_ram_block1a18_PORT_A_data_in, MD1_ram_block1a18_clock_0, , , );
MD1_ram_block1a18_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a18_PORT_A_address_reg = DFFE(MD1_ram_block1a18_PORT_A_address, MD1_ram_block1a18_clock_0, , , );
MD1_ram_block1a18_PORT_A_write_enable = ND1L1;
MD1_ram_block1a18_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a18_PORT_A_write_enable, MD1_ram_block1a18_clock_0, , , );
MD1_ram_block1a18_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a18_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a18_PORT_A_byte_mask, MD1_ram_block1a18_clock_0, , , );
MD1_ram_block1a18_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a18_PORT_A_data_out = MEMORY(MD1_ram_block1a18_PORT_A_data_in_reg, , MD1_ram_block1a18_PORT_A_address_reg, , MD1_ram_block1a18_PORT_A_write_enable_reg, , MD1_ram_block1a18_PORT_A_byte_mask_reg, , MD1_ram_block1a18_clock_0, , , , , );
MD1_ram_block1a18 = MD1_ram_block1a18_PORT_A_data_out[0];


--MD1_ram_block1a82 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a82 at M4K_X31_Y4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a82_PORT_A_data_in = H1_M_st_data[18];
MD1_ram_block1a82_PORT_A_data_in_reg = DFFE(MD1_ram_block1a82_PORT_A_data_in, MD1_ram_block1a82_clock_0, , , );
MD1_ram_block1a82_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a82_PORT_A_address_reg = DFFE(MD1_ram_block1a82_PORT_A_address, MD1_ram_block1a82_clock_0, , , );
MD1_ram_block1a82_PORT_A_write_enable = ND1L3;
MD1_ram_block1a82_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a82_PORT_A_write_enable, MD1_ram_block1a82_clock_0, , , );
MD1_ram_block1a82_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a82_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a82_PORT_A_byte_mask, MD1_ram_block1a82_clock_0, , , );
MD1_ram_block1a82_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a82_PORT_A_data_out = MEMORY(MD1_ram_block1a82_PORT_A_data_in_reg, , MD1_ram_block1a82_PORT_A_address_reg, , MD1_ram_block1a82_PORT_A_write_enable_reg, , MD1_ram_block1a82_PORT_A_byte_mask_reg, , MD1_ram_block1a82_clock_0, , , , , );
MD1_ram_block1a82 = MD1_ram_block1a82_PORT_A_data_out[0];


--MD1_ram_block1a50 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a50 at M4K_X31_Y6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a50_PORT_A_data_in = H1_M_st_data[18];
MD1_ram_block1a50_PORT_A_data_in_reg = DFFE(MD1_ram_block1a50_PORT_A_data_in, MD1_ram_block1a50_clock_0, , , );
MD1_ram_block1a50_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a50_PORT_A_address_reg = DFFE(MD1_ram_block1a50_PORT_A_address, MD1_ram_block1a50_clock_0, , , );
MD1_ram_block1a50_PORT_A_write_enable = ND1L2;
MD1_ram_block1a50_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a50_PORT_A_write_enable, MD1_ram_block1a50_clock_0, , , );
MD1_ram_block1a50_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a50_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a50_PORT_A_byte_mask, MD1_ram_block1a50_clock_0, , , );
MD1_ram_block1a50_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a50_PORT_A_data_out = MEMORY(MD1_ram_block1a50_PORT_A_data_in_reg, , MD1_ram_block1a50_PORT_A_address_reg, , MD1_ram_block1a50_PORT_A_write_enable_reg, , MD1_ram_block1a50_PORT_A_byte_mask_reg, , MD1_ram_block1a50_clock_0, , , , , );
MD1_ram_block1a50 = MD1_ram_block1a50_PORT_A_data_out[0];


--MD1_ram_block1a114 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a114 at M4K_X31_Y10
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a114_PORT_A_data_in = H1_M_st_data[18];
MD1_ram_block1a114_PORT_A_data_in_reg = DFFE(MD1_ram_block1a114_PORT_A_data_in, MD1_ram_block1a114_clock_0, , , );
MD1_ram_block1a114_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a114_PORT_A_address_reg = DFFE(MD1_ram_block1a114_PORT_A_address, MD1_ram_block1a114_clock_0, , , );
MD1_ram_block1a114_PORT_A_write_enable = ND1L4;
MD1_ram_block1a114_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a114_PORT_A_write_enable, MD1_ram_block1a114_clock_0, , , );
MD1_ram_block1a114_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a114_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a114_PORT_A_byte_mask, MD1_ram_block1a114_clock_0, , , );
MD1_ram_block1a114_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a114_PORT_A_data_out = MEMORY(MD1_ram_block1a114_PORT_A_data_in_reg, , MD1_ram_block1a114_PORT_A_address_reg, , MD1_ram_block1a114_PORT_A_write_enable_reg, , MD1_ram_block1a114_PORT_A_byte_mask_reg, , MD1_ram_block1a114_clock_0, , , , , );
MD1_ram_block1a114 = MD1_ram_block1a114_PORT_A_data_out[0];


--PD1L91 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w18_n0_mux_dataout~25 at LCCOMB_X30_Y11_N24
PD1L91 = MD1_ram_block1a18 & MD1_ram_block1a114 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a50) # MD1_address_reg_a[1] & (MD1_ram_block1a82 # MD1_address_reg_a[0]) ) # !MD1_ram_block1a18 & MD1_ram_block1a114 & ( !MD1_address_reg_a[1] & MD1_address_reg_a[0] & (MD1_ram_block1a50) # MD1_address_reg_a[1] & (MD1_ram_block1a82 # MD1_address_reg_a[0]) ) # MD1_ram_block1a18 & !MD1_ram_block1a114 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a50) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & MD1_ram_block1a82 ) # !MD1_ram_block1a18 & !MD1_ram_block1a114 & ( !MD1_address_reg_a[1] & MD1_address_reg_a[0] & (MD1_ram_block1a50) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & MD1_ram_block1a82 );


--J1_registered_cpu_data_master_readdata[18] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[18] at LCFF_X26_Y11_N5
J1_registered_cpu_data_master_readdata[18] = DFFEAS(J1L942, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[2] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[2] at LCFF_X24_Y9_N13
J1_dbs_8_reg_segment_2[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L3, M1_incoming_ext_flash_bus_data[2],  ,  , VCC);


--J1L921 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~3136 at LCCOMB_X24_Y9_N12
J1L921 = !CB1_cpu_data_master_requests_sdram_s1 & (!M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_2[2]) # CB1_cpu_data_master_requests_sdram_s1 & J1_registered_cpu_data_master_readdata[18] & (!M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_2[2]);


--J1L031 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~3137 at LCCOMB_X24_Y11_N24
J1L031 = N1_cpu_data_master_requests_lan91c111_s1 & J1L921 & ( N1_incoming_ext_ram_bus_data[18] ) # !N1_cpu_data_master_requests_lan91c111_s1 & J1L921 & ( !N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[18] );


--J1L131 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~3138 at LCCOMB_X28_Y12_N22
J1L131 = PD1L91 & ( J1L031 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[18]) ) # !PD1L91 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L031 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[18]) );


--J1_cpu_data_master_readdata[18] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18] at LCCOMB_X29_Y12_N10
J1_cpu_data_master_readdata[18] = J1L131 & J1L911 & ( !J1L881 # !L1L81 & ZC1_q_a[18] );


--H1L921 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1149 at LCCOMB_X27_Y27_N14
H1L921 = AMPP_FUNCTION(!H1_D_iw[5], !H1_D_iw[3], !H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[4], !H1_D_iw[2]);


--H1L15 is std_2s60:inst|cpu:the_cpu|D_ctrl_mul_shift_rot~217 at LCCOMB_X28_Y27_N26
H1L15 = AMPP_FUNCTION(!H1_D_iw[11], !H1_D_iw[13], !H1_D_iw[12], !H1L211, !H1L921);


--H1_av_ld_data_transfer is std_2s60:inst|cpu:the_cpu|av_ld_data_transfer at LCCOMB_X25_Y18_N20
H1_av_ld_data_transfer = AMPP_FUNCTION(!J1_cpu_data_master_waitrequest, !H1_d_read);


--H1L498 is std_2s60:inst|cpu:the_cpu|F_iw[29]~947 at LCCOMB_X32_Y24_N14
H1L498 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[29]);


--H1L298 is std_2s60:inst|cpu:the_cpu|F_iw[27]~948 at LCCOMB_X32_Y24_N22
H1L298 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[27]);


--H1L598 is std_2s60:inst|cpu:the_cpu|F_iw[30]~949 at LCCOMB_X32_Y24_N16
H1L598 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[30]);


--H1L698 is std_2s60:inst|cpu:the_cpu|F_iw[31]~950 at LCCOMB_X32_Y24_N0
H1L698 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[31]);


--H1L398 is std_2s60:inst|cpu:the_cpu|F_iw[28]~951 at LCCOMB_X32_Y24_N20
H1L398 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[28]);


--H1L378 is std_2s60:inst|cpu:the_cpu|F_iw[8]~952 at LCCOMB_X30_Y18_N12
H1L378 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[8]);


--H1_M_ienable_reg[1] is std_2s60:inst|cpu:the_cpu|M_ienable_reg[1] at LCFF_X27_Y19_N23
H1_M_ienable_reg[1] = AMPP_FUNCTION(VD1L2, H1L382, E1L4, H1L5201);


--MD1_ram_block1a25 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a25 at M4K_X39_Y27
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a25_PORT_A_data_in = H1_M_st_data[25];
MD1_ram_block1a25_PORT_A_data_in_reg = DFFE(MD1_ram_block1a25_PORT_A_data_in, MD1_ram_block1a25_clock_0, , , );
MD1_ram_block1a25_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a25_PORT_A_address_reg = DFFE(MD1_ram_block1a25_PORT_A_address, MD1_ram_block1a25_clock_0, , , );
MD1_ram_block1a25_PORT_A_write_enable = ND1L1;
MD1_ram_block1a25_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a25_PORT_A_write_enable, MD1_ram_block1a25_clock_0, , , );
MD1_ram_block1a25_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a25_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a25_PORT_A_byte_mask, MD1_ram_block1a25_clock_0, , , );
MD1_ram_block1a25_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a25_PORT_A_data_out = MEMORY(MD1_ram_block1a25_PORT_A_data_in_reg, , MD1_ram_block1a25_PORT_A_address_reg, , MD1_ram_block1a25_PORT_A_write_enable_reg, , MD1_ram_block1a25_PORT_A_byte_mask_reg, , MD1_ram_block1a25_clock_0, , , , , );
MD1_ram_block1a25 = MD1_ram_block1a25_PORT_A_data_out[0];


--MD1_ram_block1a89 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a89 at M4K_X39_Y26
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a89_PORT_A_data_in = H1_M_st_data[25];
MD1_ram_block1a89_PORT_A_data_in_reg = DFFE(MD1_ram_block1a89_PORT_A_data_in, MD1_ram_block1a89_clock_0, , , );
MD1_ram_block1a89_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a89_PORT_A_address_reg = DFFE(MD1_ram_block1a89_PORT_A_address, MD1_ram_block1a89_clock_0, , , );
MD1_ram_block1a89_PORT_A_write_enable = ND1L3;
MD1_ram_block1a89_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a89_PORT_A_write_enable, MD1_ram_block1a89_clock_0, , , );
MD1_ram_block1a89_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a89_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a89_PORT_A_byte_mask, MD1_ram_block1a89_clock_0, , , );
MD1_ram_block1a89_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a89_PORT_A_data_out = MEMORY(MD1_ram_block1a89_PORT_A_data_in_reg, , MD1_ram_block1a89_PORT_A_address_reg, , MD1_ram_block1a89_PORT_A_write_enable_reg, , MD1_ram_block1a89_PORT_A_byte_mask_reg, , MD1_ram_block1a89_clock_0, , , , , );
MD1_ram_block1a89 = MD1_ram_block1a89_PORT_A_data_out[0];


--MD1_ram_block1a57 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a57 at M4K_X39_Y24
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a57_PORT_A_data_in = H1_M_st_data[25];
MD1_ram_block1a57_PORT_A_data_in_reg = DFFE(MD1_ram_block1a57_PORT_A_data_in, MD1_ram_block1a57_clock_0, , , );
MD1_ram_block1a57_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a57_PORT_A_address_reg = DFFE(MD1_ram_block1a57_PORT_A_address, MD1_ram_block1a57_clock_0, , , );
MD1_ram_block1a57_PORT_A_write_enable = ND1L2;
MD1_ram_block1a57_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a57_PORT_A_write_enable, MD1_ram_block1a57_clock_0, , , );
MD1_ram_block1a57_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a57_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a57_PORT_A_byte_mask, MD1_ram_block1a57_clock_0, , , );
MD1_ram_block1a57_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a57_PORT_A_data_out = MEMORY(MD1_ram_block1a57_PORT_A_data_in_reg, , MD1_ram_block1a57_PORT_A_address_reg, , MD1_ram_block1a57_PORT_A_write_enable_reg, , MD1_ram_block1a57_PORT_A_byte_mask_reg, , MD1_ram_block1a57_clock_0, , , , , );
MD1_ram_block1a57 = MD1_ram_block1a57_PORT_A_data_out[0];


--MD1_ram_block1a121 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a121 at M4K_X39_Y25
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a121_PORT_A_data_in = H1_M_st_data[25];
MD1_ram_block1a121_PORT_A_data_in_reg = DFFE(MD1_ram_block1a121_PORT_A_data_in, MD1_ram_block1a121_clock_0, , , );
MD1_ram_block1a121_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a121_PORT_A_address_reg = DFFE(MD1_ram_block1a121_PORT_A_address, MD1_ram_block1a121_clock_0, , , );
MD1_ram_block1a121_PORT_A_write_enable = ND1L4;
MD1_ram_block1a121_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a121_PORT_A_write_enable, MD1_ram_block1a121_clock_0, , , );
MD1_ram_block1a121_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a121_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a121_PORT_A_byte_mask, MD1_ram_block1a121_clock_0, , , );
MD1_ram_block1a121_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a121_PORT_A_data_out = MEMORY(MD1_ram_block1a121_PORT_A_data_in_reg, , MD1_ram_block1a121_PORT_A_address_reg, , MD1_ram_block1a121_PORT_A_write_enable_reg, , MD1_ram_block1a121_PORT_A_byte_mask_reg, , MD1_ram_block1a121_clock_0, , , , , );
MD1_ram_block1a121 = MD1_ram_block1a121_PORT_A_data_out[0];


--PD1L62 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w25_n0_mux_dataout~25 at LCCOMB_X38_Y25_N8
PD1L62 = MD1_ram_block1a89 & MD1_ram_block1a57 & ( !MD1_address_reg_a[0] & (MD1_ram_block1a25 # MD1_address_reg_a[1]) # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a121) ) # !MD1_ram_block1a89 & MD1_ram_block1a57 & ( !MD1_address_reg_a[0] & !MD1_address_reg_a[1] & (MD1_ram_block1a25) # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a121) ) # MD1_ram_block1a89 & !MD1_ram_block1a57 & ( !MD1_address_reg_a[0] & (MD1_ram_block1a25 # MD1_address_reg_a[1]) # MD1_address_reg_a[0] & MD1_address_reg_a[1] & MD1_ram_block1a121 ) # !MD1_ram_block1a89 & !MD1_ram_block1a57 & ( !MD1_address_reg_a[0] & !MD1_address_reg_a[1] & (MD1_ram_block1a25) # MD1_address_reg_a[0] & MD1_address_reg_a[1] & MD1_ram_block1a121 );


--J1_registered_cpu_data_master_readdata[25] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[25] at LCFF_X28_Y11_N21
J1_registered_cpu_data_master_readdata[25] = DFFEAS(J1L652, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L851 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[25]~3139 at LCCOMB_X25_Y11_N18
J1L851 = M1_incoming_ext_flash_bus_data[1] & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[25] ) # !M1_incoming_ext_flash_bus_data[1] & ( !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[25]) );


--J1L951 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[25]~3140 at LCCOMB_X25_Y11_N16
J1L951 = N1_cpu_data_master_requests_lan91c111_s1 & ( J1L851 & N1_incoming_ext_ram_bus_data[25] ) # !N1_cpu_data_master_requests_lan91c111_s1 & ( J1L851 & (!N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[25]) );


--J1L061 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[25]~3141 at LCCOMB_X26_Y11_N26
J1L061 = PD1L62 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( J1_registered_cpu_data_master_readdata[25] & J1L951 ) # !PD1L62 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1_registered_cpu_data_master_readdata[25] & J1L951 ) # PD1L62 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( J1L951 ) # !PD1L62 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L951 );


--J1L681 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~644 at LCCOMB_X25_Y16_N2
J1L681 = JB1_cpu_data_master_qualified_request_sysid_control_slave & ( H1_M_alu_result[2] ) # !JB1_cpu_data_master_qualified_request_sysid_control_slave;


--J1L941 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[23]~3142 at LCCOMB_X26_Y20_N10
J1L941 = J1L681 & ( J1L911 );


--J1_cpu_data_master_readdata[25] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[25] at LCCOMB_X27_Y13_N26
J1_cpu_data_master_readdata[25] = J1L941 & J1L061 & ( !J1L881 # ZC1_q_a[25] & !L1L81 );


--J1_registered_cpu_data_master_readdata[9] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[9] at LCFF_X23_Y18_N7
J1_registered_cpu_data_master_readdata[9] = DFFEAS(J1L042, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_1[1] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[1] at LCFF_X23_Y19_N25
J1_dbs_8_reg_segment_1[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L2, M1_incoming_ext_flash_bus_data[1],  ,  , VCC);


--J1L28 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]~3143 at LCCOMB_X23_Y19_N24
J1L28 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[9]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_1[1] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[9]);


--MD1_ram_block1a9 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a9 at M4K_X8_Y21
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a9_PORT_A_data_in = H1_M_st_data[9];
MD1_ram_block1a9_PORT_A_data_in_reg = DFFE(MD1_ram_block1a9_PORT_A_data_in, MD1_ram_block1a9_clock_0, , , );
MD1_ram_block1a9_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a9_PORT_A_address_reg = DFFE(MD1_ram_block1a9_PORT_A_address, MD1_ram_block1a9_clock_0, , , );
MD1_ram_block1a9_PORT_A_write_enable = ND1L1;
MD1_ram_block1a9_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a9_PORT_A_write_enable, MD1_ram_block1a9_clock_0, , , );
MD1_ram_block1a9_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a9_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a9_PORT_A_byte_mask, MD1_ram_block1a9_clock_0, , , );
MD1_ram_block1a9_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a9_PORT_A_data_out = MEMORY(MD1_ram_block1a9_PORT_A_data_in_reg, , MD1_ram_block1a9_PORT_A_address_reg, , MD1_ram_block1a9_PORT_A_write_enable_reg, , MD1_ram_block1a9_PORT_A_byte_mask_reg, , MD1_ram_block1a9_clock_0, , , , , );
MD1_ram_block1a9 = MD1_ram_block1a9_PORT_A_data_out[0];


--MD1_ram_block1a73 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a73 at M4K_X8_Y20
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a73_PORT_A_data_in = H1_M_st_data[9];
MD1_ram_block1a73_PORT_A_data_in_reg = DFFE(MD1_ram_block1a73_PORT_A_data_in, MD1_ram_block1a73_clock_0, , , );
MD1_ram_block1a73_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a73_PORT_A_address_reg = DFFE(MD1_ram_block1a73_PORT_A_address, MD1_ram_block1a73_clock_0, , , );
MD1_ram_block1a73_PORT_A_write_enable = ND1L3;
MD1_ram_block1a73_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a73_PORT_A_write_enable, MD1_ram_block1a73_clock_0, , , );
MD1_ram_block1a73_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a73_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a73_PORT_A_byte_mask, MD1_ram_block1a73_clock_0, , , );
MD1_ram_block1a73_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a73_PORT_A_data_out = MEMORY(MD1_ram_block1a73_PORT_A_data_in_reg, , MD1_ram_block1a73_PORT_A_address_reg, , MD1_ram_block1a73_PORT_A_write_enable_reg, , MD1_ram_block1a73_PORT_A_byte_mask_reg, , MD1_ram_block1a73_clock_0, , , , , );
MD1_ram_block1a73 = MD1_ram_block1a73_PORT_A_data_out[0];


--MD1_ram_block1a41 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a41 at M4K_X31_Y29
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a41_PORT_A_data_in = H1_M_st_data[9];
MD1_ram_block1a41_PORT_A_data_in_reg = DFFE(MD1_ram_block1a41_PORT_A_data_in, MD1_ram_block1a41_clock_0, , , );
MD1_ram_block1a41_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a41_PORT_A_address_reg = DFFE(MD1_ram_block1a41_PORT_A_address, MD1_ram_block1a41_clock_0, , , );
MD1_ram_block1a41_PORT_A_write_enable = ND1L2;
MD1_ram_block1a41_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a41_PORT_A_write_enable, MD1_ram_block1a41_clock_0, , , );
MD1_ram_block1a41_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a41_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a41_PORT_A_byte_mask, MD1_ram_block1a41_clock_0, , , );
MD1_ram_block1a41_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a41_PORT_A_data_out = MEMORY(MD1_ram_block1a41_PORT_A_data_in_reg, , MD1_ram_block1a41_PORT_A_address_reg, , MD1_ram_block1a41_PORT_A_write_enable_reg, , MD1_ram_block1a41_PORT_A_byte_mask_reg, , MD1_ram_block1a41_clock_0, , , , , );
MD1_ram_block1a41 = MD1_ram_block1a41_PORT_A_data_out[0];


--MD1_ram_block1a105 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a105 at M4K_X8_Y22
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a105_PORT_A_data_in = H1_M_st_data[9];
MD1_ram_block1a105_PORT_A_data_in_reg = DFFE(MD1_ram_block1a105_PORT_A_data_in, MD1_ram_block1a105_clock_0, , , );
MD1_ram_block1a105_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a105_PORT_A_address_reg = DFFE(MD1_ram_block1a105_PORT_A_address, MD1_ram_block1a105_clock_0, , , );
MD1_ram_block1a105_PORT_A_write_enable = ND1L4;
MD1_ram_block1a105_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a105_PORT_A_write_enable, MD1_ram_block1a105_clock_0, , , );
MD1_ram_block1a105_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a105_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a105_PORT_A_byte_mask, MD1_ram_block1a105_clock_0, , , );
MD1_ram_block1a105_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a105_PORT_A_data_out = MEMORY(MD1_ram_block1a105_PORT_A_data_in_reg, , MD1_ram_block1a105_PORT_A_address_reg, , MD1_ram_block1a105_PORT_A_write_enable_reg, , MD1_ram_block1a105_PORT_A_byte_mask_reg, , MD1_ram_block1a105_clock_0, , , , , );
MD1_ram_block1a105 = MD1_ram_block1a105_PORT_A_data_out[0];


--PD1L01 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w9_n0_mux_dataout~25 at LCCOMB_X23_Y20_N2
PD1L01 = MD1_ram_block1a73 & MD1_ram_block1a41 & ( !MD1_address_reg_a[1] & (MD1_address_reg_a[0] # MD1_ram_block1a9) # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a105) ) # !MD1_ram_block1a73 & MD1_ram_block1a41 & ( !MD1_address_reg_a[1] & (MD1_address_reg_a[0] # MD1_ram_block1a9) # MD1_address_reg_a[1] & (MD1_address_reg_a[0] & MD1_ram_block1a105) ) # MD1_ram_block1a73 & !MD1_ram_block1a41 & ( !MD1_address_reg_a[1] & MD1_ram_block1a9 & !MD1_address_reg_a[0] # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a105) ) # !MD1_ram_block1a73 & !MD1_ram_block1a41 & ( !MD1_address_reg_a[1] & MD1_ram_block1a9 & !MD1_address_reg_a[0] # MD1_address_reg_a[1] & (MD1_address_reg_a[0] & MD1_ram_block1a105) );


--J1L38 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]~3144 at LCCOMB_X23_Y19_N30
J1L38 = PD1L01 & N1_incoming_ext_ram_bus_data[9] & ( J1L28 ) # !PD1L01 & N1_incoming_ext_ram_bus_data[9] & ( J1L28 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 ) # PD1L01 & !N1_incoming_ext_ram_bus_data[9] & ( !N1_cpu_data_master_requests_ext_ram_s1 & J1L28 ) # !PD1L01 & !N1_incoming_ext_ram_bus_data[9] & ( !N1_cpu_data_master_requests_ext_ram_s1 & J1L28 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 );


--P1_readdata[9] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[9] at LCFF_X24_Y27_N21
P1_readdata[9] = DFFEAS(P1_read_mux_out[9], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L48 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]~3145 at LCCOMB_X23_Y19_N26
J1L48 = Q1_cpu_data_master_requests_high_res_timer_s1 & ( P1_readdata[9] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[9]) ) # !Q1_cpu_data_master_requests_high_res_timer_s1 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[9] );


--J1L58 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]~3146 at LCCOMB_X23_Y19_N4
J1L58 = J1L781 & J1L38 & ( J1L48 & (!N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[9]) );


--RD1_readdata[9] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[9] at LCFF_X27_Y29_N7
RD1_readdata[9] = DFFEAS(RD1L25, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--FB1_readdata[9] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[9] at LCFF_X26_Y27_N15
FB1_readdata[9] = DFFEAS(FB1_read_mux_out[9], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L68 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]~3147 at LCCOMB_X25_Y21_N12
J1L68 = !U1L23 & J1L15 & ( !LB1L2 # !H1_M_alu_result[6] & (FB1_readdata[9]) # H1_M_alu_result[6] & RD1_readdata[9] );


--J1_cpu_data_master_readdata[9] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9] at LCCOMB_X23_Y19_N8
J1_cpu_data_master_readdata[9] = J1L68 & J1L58 & ( !J1L881 # !L1L81 & ZC1_q_a[9] );


--J1_registered_cpu_data_master_readdata[1] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[1] at LCFF_X25_Y13_N11
J1_registered_cpu_data_master_readdata[1] = DFFEAS(J1L232, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--RD1_readdata[1] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[1] at LCFF_X27_Y28_N3
RD1_readdata[1] = DFFEAS(RD1_selected_read_data[1], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L03 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3148 at LCCOMB_X25_Y18_N16
J1L03 = S1L5 & ( H1_M_alu_result[4] & !H1_M_alu_result[3] ) # !S1L5;


--J1L13 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3149 at LCCOMB_X24_Y20_N26
J1L13 = J1L03 & ( !LB1_cpu_data_master_qualified_request_uart1_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[1]) # LB1_cpu_data_master_qualified_request_uart1_s1 & RD1_readdata[1] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[1]) );


--FB1_readdata[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[1] at LCFF_X26_Y28_N29
FB1_readdata[1] = DFFEAS(FB1_read_mux_out[1], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--F1_readdata[1] is std_2s60:inst|button_pio:the_button_pio|readdata[1] at LCFF_X24_Y22_N29
F1_readdata[1] = DFFEAS(F1L03, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L23 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3150 at LCCOMB_X24_Y22_N2
J1L23 = G1_cpu_data_master_requests_button_pio_s1 & ( F1_readdata[1] & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[1]) ) # !G1_cpu_data_master_requests_button_pio_s1 & ( !GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[1] );


--P1_readdata[1] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[1] at LCFF_X24_Y26_N27
P1_readdata[1] = DFFEAS(P1_read_mux_out[1], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--MD1_ram_block1a1 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a1 at M4K_X8_Y16
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a1_PORT_A_data_in = H1_M_st_data[1];
MD1_ram_block1a1_PORT_A_data_in_reg = DFFE(MD1_ram_block1a1_PORT_A_data_in, MD1_ram_block1a1_clock_0, , , );
MD1_ram_block1a1_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a1_PORT_A_address_reg = DFFE(MD1_ram_block1a1_PORT_A_address, MD1_ram_block1a1_clock_0, , , );
MD1_ram_block1a1_PORT_A_write_enable = ND1L1;
MD1_ram_block1a1_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a1_PORT_A_write_enable, MD1_ram_block1a1_clock_0, , , );
MD1_ram_block1a1_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a1_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a1_PORT_A_byte_mask, MD1_ram_block1a1_clock_0, , , );
MD1_ram_block1a1_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a1_PORT_A_data_out = MEMORY(MD1_ram_block1a1_PORT_A_data_in_reg, , MD1_ram_block1a1_PORT_A_address_reg, , MD1_ram_block1a1_PORT_A_write_enable_reg, , MD1_ram_block1a1_PORT_A_byte_mask_reg, , MD1_ram_block1a1_clock_0, , , , , );
MD1_ram_block1a1 = MD1_ram_block1a1_PORT_A_data_out[0];


--MD1_ram_block1a65 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a65 at M4K_X8_Y15
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a65_PORT_A_data_in = H1_M_st_data[1];
MD1_ram_block1a65_PORT_A_data_in_reg = DFFE(MD1_ram_block1a65_PORT_A_data_in, MD1_ram_block1a65_clock_0, , , );
MD1_ram_block1a65_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a65_PORT_A_address_reg = DFFE(MD1_ram_block1a65_PORT_A_address, MD1_ram_block1a65_clock_0, , , );
MD1_ram_block1a65_PORT_A_write_enable = ND1L3;
MD1_ram_block1a65_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a65_PORT_A_write_enable, MD1_ram_block1a65_clock_0, , , );
MD1_ram_block1a65_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a65_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a65_PORT_A_byte_mask, MD1_ram_block1a65_clock_0, , , );
MD1_ram_block1a65_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a65_PORT_A_data_out = MEMORY(MD1_ram_block1a65_PORT_A_data_in_reg, , MD1_ram_block1a65_PORT_A_address_reg, , MD1_ram_block1a65_PORT_A_write_enable_reg, , MD1_ram_block1a65_PORT_A_byte_mask_reg, , MD1_ram_block1a65_clock_0, , , , , );
MD1_ram_block1a65 = MD1_ram_block1a65_PORT_A_data_out[0];


--MD1_ram_block1a33 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a33 at M4K_X8_Y14
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a33_PORT_A_data_in = H1_M_st_data[1];
MD1_ram_block1a33_PORT_A_data_in_reg = DFFE(MD1_ram_block1a33_PORT_A_data_in, MD1_ram_block1a33_clock_0, , , );
MD1_ram_block1a33_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a33_PORT_A_address_reg = DFFE(MD1_ram_block1a33_PORT_A_address, MD1_ram_block1a33_clock_0, , , );
MD1_ram_block1a33_PORT_A_write_enable = ND1L2;
MD1_ram_block1a33_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a33_PORT_A_write_enable, MD1_ram_block1a33_clock_0, , , );
MD1_ram_block1a33_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a33_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a33_PORT_A_byte_mask, MD1_ram_block1a33_clock_0, , , );
MD1_ram_block1a33_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a33_PORT_A_data_out = MEMORY(MD1_ram_block1a33_PORT_A_data_in_reg, , MD1_ram_block1a33_PORT_A_address_reg, , MD1_ram_block1a33_PORT_A_write_enable_reg, , MD1_ram_block1a33_PORT_A_byte_mask_reg, , MD1_ram_block1a33_clock_0, , , , , );
MD1_ram_block1a33 = MD1_ram_block1a33_PORT_A_data_out[0];


--MD1_ram_block1a97 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a97 at M4K_X8_Y17
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a97_PORT_A_data_in = H1_M_st_data[1];
MD1_ram_block1a97_PORT_A_data_in_reg = DFFE(MD1_ram_block1a97_PORT_A_data_in, MD1_ram_block1a97_clock_0, , , );
MD1_ram_block1a97_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a97_PORT_A_address_reg = DFFE(MD1_ram_block1a97_PORT_A_address, MD1_ram_block1a97_clock_0, , , );
MD1_ram_block1a97_PORT_A_write_enable = ND1L4;
MD1_ram_block1a97_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a97_PORT_A_write_enable, MD1_ram_block1a97_clock_0, , , );
MD1_ram_block1a97_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a97_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a97_PORT_A_byte_mask, MD1_ram_block1a97_clock_0, , , );
MD1_ram_block1a97_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a97_PORT_A_data_out = MEMORY(MD1_ram_block1a97_PORT_A_data_in_reg, , MD1_ram_block1a97_PORT_A_address_reg, , MD1_ram_block1a97_PORT_A_write_enable_reg, , MD1_ram_block1a97_PORT_A_byte_mask_reg, , MD1_ram_block1a97_clock_0, , , , , );
MD1_ram_block1a97 = MD1_ram_block1a97_PORT_A_data_out[0];


--PD1L2 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w1_n0_mux_dataout~25 at LCCOMB_X23_Y15_N26
PD1L2 = MD1_ram_block1a65 & MD1_ram_block1a33 & ( !MD1_address_reg_a[0] & (MD1_ram_block1a1 # MD1_address_reg_a[1]) # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a97) ) # !MD1_ram_block1a65 & MD1_ram_block1a33 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & MD1_ram_block1a1) # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a97) ) # MD1_ram_block1a65 & !MD1_ram_block1a33 & ( !MD1_address_reg_a[0] & (MD1_ram_block1a1 # MD1_address_reg_a[1]) # MD1_address_reg_a[0] & MD1_ram_block1a97 & MD1_address_reg_a[1] ) # !MD1_ram_block1a65 & !MD1_ram_block1a33 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & MD1_ram_block1a1) # MD1_address_reg_a[0] & MD1_ram_block1a97 & MD1_address_reg_a[1] );


--J1_dbs_8_reg_segment_0[1] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[1] at LCFF_X24_Y20_N25
J1_dbs_8_reg_segment_0[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L1, M1_incoming_ext_flash_bus_data[1],  ,  , VCC);


--J1L33 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3151 at LCCOMB_X24_Y20_N24
J1L33 = M1_cpu_data_master_requests_ext_flash_s1 & ( J1_dbs_8_reg_segment_0[1] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[1]) ) # !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[1] );


--J1L43 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3152 at LCCOMB_X24_Y20_N0
J1L43 = J1L33 & N1_cpu_data_master_requests_ext_ram_s1 & ( N1_incoming_ext_ram_bus_data[1] ) # J1L33 & !N1_cpu_data_master_requests_ext_ram_s1 & ( !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[1] );


--J1L53 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3153 at LCCOMB_X24_Y20_N30
J1L53 = J1L43 & ( !T1_readdata[1] & !U1L23 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L2) # T1_readdata[1] & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L2) );


--J1L63 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3154 at LCCOMB_X24_Y20_N14
J1L63 = J1L23 & J1L53 & ( J1L13 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[1]) );


--FC1_monitor_ready is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready at LCFF_X29_Y13_N19
FC1_monitor_ready = AMPP_FUNCTION(VD1L2, FC1L9, GND, FC1L8);


--CC1_oci_ienable[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1] at LCFF_X26_Y13_N25
CC1_oci_ienable[1] = AMPP_FUNCTION(VD1L2, CC1L5, E1L4, CC1L81);


--SB1L2 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[1]~1337 at LCCOMB_X25_Y20_N12
SB1L2 = AMPP_FUNCTION(!L1L01, !CC1L61, !CC1L51, !L1L81, !ZC1_q_a[1], !CC1_oci_ienable[1]);


--J1_cpu_data_master_readdata[1] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1] at LCCOMB_X25_Y20_N8
J1_cpu_data_master_readdata[1] = J1L63 & ( !L1_cpu_data_master_requests_cpu_jtag_debug_module # FC1_monitor_ready & SB1L4 # SB1L2 );


--MD1_ram_block1a17 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a17 at M4K_X47_Y3
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a17_PORT_A_data_in = H1_M_st_data[17];
MD1_ram_block1a17_PORT_A_data_in_reg = DFFE(MD1_ram_block1a17_PORT_A_data_in, MD1_ram_block1a17_clock_0, , , );
MD1_ram_block1a17_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a17_PORT_A_address_reg = DFFE(MD1_ram_block1a17_PORT_A_address, MD1_ram_block1a17_clock_0, , , );
MD1_ram_block1a17_PORT_A_write_enable = ND1L1;
MD1_ram_block1a17_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a17_PORT_A_write_enable, MD1_ram_block1a17_clock_0, , , );
MD1_ram_block1a17_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a17_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a17_PORT_A_byte_mask, MD1_ram_block1a17_clock_0, , , );
MD1_ram_block1a17_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a17_PORT_A_data_out = MEMORY(MD1_ram_block1a17_PORT_A_data_in_reg, , MD1_ram_block1a17_PORT_A_address_reg, , MD1_ram_block1a17_PORT_A_write_enable_reg, , MD1_ram_block1a17_PORT_A_byte_mask_reg, , MD1_ram_block1a17_clock_0, , , , , );
MD1_ram_block1a17 = MD1_ram_block1a17_PORT_A_data_out[0];


--MD1_ram_block1a81 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a81 at M4K_X47_Y9
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a81_PORT_A_data_in = H1_M_st_data[17];
MD1_ram_block1a81_PORT_A_data_in_reg = DFFE(MD1_ram_block1a81_PORT_A_data_in, MD1_ram_block1a81_clock_0, , , );
MD1_ram_block1a81_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a81_PORT_A_address_reg = DFFE(MD1_ram_block1a81_PORT_A_address, MD1_ram_block1a81_clock_0, , , );
MD1_ram_block1a81_PORT_A_write_enable = ND1L3;
MD1_ram_block1a81_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a81_PORT_A_write_enable, MD1_ram_block1a81_clock_0, , , );
MD1_ram_block1a81_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a81_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a81_PORT_A_byte_mask, MD1_ram_block1a81_clock_0, , , );
MD1_ram_block1a81_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a81_PORT_A_data_out = MEMORY(MD1_ram_block1a81_PORT_A_data_in_reg, , MD1_ram_block1a81_PORT_A_address_reg, , MD1_ram_block1a81_PORT_A_write_enable_reg, , MD1_ram_block1a81_PORT_A_byte_mask_reg, , MD1_ram_block1a81_clock_0, , , , , );
MD1_ram_block1a81 = MD1_ram_block1a81_PORT_A_data_out[0];


--MD1_ram_block1a49 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a49 at M4K_X47_Y6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a49_PORT_A_data_in = H1_M_st_data[17];
MD1_ram_block1a49_PORT_A_data_in_reg = DFFE(MD1_ram_block1a49_PORT_A_data_in, MD1_ram_block1a49_clock_0, , , );
MD1_ram_block1a49_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a49_PORT_A_address_reg = DFFE(MD1_ram_block1a49_PORT_A_address, MD1_ram_block1a49_clock_0, , , );
MD1_ram_block1a49_PORT_A_write_enable = ND1L2;
MD1_ram_block1a49_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a49_PORT_A_write_enable, MD1_ram_block1a49_clock_0, , , );
MD1_ram_block1a49_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a49_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a49_PORT_A_byte_mask, MD1_ram_block1a49_clock_0, , , );
MD1_ram_block1a49_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a49_PORT_A_data_out = MEMORY(MD1_ram_block1a49_PORT_A_data_in_reg, , MD1_ram_block1a49_PORT_A_address_reg, , MD1_ram_block1a49_PORT_A_write_enable_reg, , MD1_ram_block1a49_PORT_A_byte_mask_reg, , MD1_ram_block1a49_clock_0, , , , , );
MD1_ram_block1a49 = MD1_ram_block1a49_PORT_A_data_out[0];


--MD1_ram_block1a113 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a113 at M4K_X47_Y11
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a113_PORT_A_data_in = H1_M_st_data[17];
MD1_ram_block1a113_PORT_A_data_in_reg = DFFE(MD1_ram_block1a113_PORT_A_data_in, MD1_ram_block1a113_clock_0, , , );
MD1_ram_block1a113_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a113_PORT_A_address_reg = DFFE(MD1_ram_block1a113_PORT_A_address, MD1_ram_block1a113_clock_0, , , );
MD1_ram_block1a113_PORT_A_write_enable = ND1L4;
MD1_ram_block1a113_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a113_PORT_A_write_enable, MD1_ram_block1a113_clock_0, , , );
MD1_ram_block1a113_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a113_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a113_PORT_A_byte_mask, MD1_ram_block1a113_clock_0, , , );
MD1_ram_block1a113_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a113_PORT_A_data_out = MEMORY(MD1_ram_block1a113_PORT_A_data_in_reg, , MD1_ram_block1a113_PORT_A_address_reg, , MD1_ram_block1a113_PORT_A_write_enable_reg, , MD1_ram_block1a113_PORT_A_byte_mask_reg, , MD1_ram_block1a113_clock_0, , , , , );
MD1_ram_block1a113 = MD1_ram_block1a113_PORT_A_data_out[0];


--PD1L81 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w17_n0_mux_dataout~25 at LCCOMB_X46_Y10_N14
PD1L81 = MD1_ram_block1a17 & MD1_ram_block1a113 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a81) # MD1_address_reg_a[0] & (MD1_address_reg_a[1] # MD1_ram_block1a49) ) # !MD1_ram_block1a17 & MD1_ram_block1a113 & ( !MD1_address_reg_a[0] & MD1_ram_block1a81 & (MD1_address_reg_a[1]) # MD1_address_reg_a[0] & (MD1_address_reg_a[1] # MD1_ram_block1a49) ) # MD1_ram_block1a17 & !MD1_ram_block1a113 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a81) # MD1_address_reg_a[0] & (MD1_ram_block1a49 & !MD1_address_reg_a[1]) ) # !MD1_ram_block1a17 & !MD1_ram_block1a113 & ( !MD1_address_reg_a[0] & MD1_ram_block1a81 & (MD1_address_reg_a[1]) # MD1_address_reg_a[0] & (MD1_ram_block1a49 & !MD1_address_reg_a[1]) );


--J1_registered_cpu_data_master_readdata[17] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[17] at LCFF_X24_Y15_N11
J1_registered_cpu_data_master_readdata[17] = DFFEAS(J1L842, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[1] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[1] at LCFF_X25_Y11_N11
J1_dbs_8_reg_segment_2[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L3, M1_incoming_ext_flash_bus_data[1],  ,  , VCC);


--J1L521 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[17]~3155 at LCCOMB_X25_Y11_N10
J1L521 = CB1_cpu_data_master_requests_sdram_s1 & ( J1_registered_cpu_data_master_readdata[17] & (!M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_2[1]) ) # !CB1_cpu_data_master_requests_sdram_s1 & ( !M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_2[1] );


--J1L621 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[17]~3156 at LCCOMB_X25_Y11_N22
J1L621 = N1_incoming_ext_ram_bus_data[17] & J1L521 # !N1_incoming_ext_ram_bus_data[17] & J1L521 & ( !N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 );


--J1L721 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[17]~3157 at LCCOMB_X28_Y14_N4
J1L721 = PD1L81 & Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & ( J1L621 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[17]) ) # PD1L81 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & ( J1L621 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[17]) ) # !PD1L81 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & ( J1L621 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[17]) );


--J1L021 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~3158 at LCCOMB_X28_Y17_N24
J1L021 = !JB1_cpu_data_master_qualified_request_sysid_control_slave & ( J1L911 );


--J1_cpu_data_master_readdata[17] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[17] at LCCOMB_X28_Y14_N20
J1_cpu_data_master_readdata[17] = J1L021 & J1L721 & ( !J1L881 # ZC1_q_a[17] & !L1L81 );


--VB1_q_b[7] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[7] at M4K_X31_Y17
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[7] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[7], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[20], H1_i_readdata_d1[23], H1_i_readdata_d1[25]);

--VB1_q_b[25] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[25] at M4K_X31_Y17
VB1_q_b[25] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[7], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[20], H1_i_readdata_d1[23], H1_i_readdata_d1[25]);

--VB1_q_b[23] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[23] at M4K_X31_Y17
VB1_q_b[23] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[7], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[20], H1_i_readdata_d1[23], H1_i_readdata_d1[25]);

--VB1_q_b[20] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[20] at M4K_X31_Y17
VB1_q_b[20] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[7], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[20], H1_i_readdata_d1[23], H1_i_readdata_d1[25]);


--H1L278 is std_2s60:inst|cpu:the_cpu|F_iw[7]~953 at LCCOMB_X30_Y18_N14
H1L278 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[7]);


--H1L8311 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[31]~634 at LCCOMB_X33_Y22_N22
H1L8311 = AMPP_FUNCTION(!AC1_result[31], !H1_M_ctrl_rot, !H1_M_ctrl_mulx, !AC1_result[63], !H1L8601);


--H1L053 is std_2s60:inst|cpu:the_cpu|E_alu_result[31]~24521 at LCCOMB_X27_Y23_N20
H1L053 = AMPP_FUNCTION(!H1_E_logic_op[0], !H1_E_ctrl_src2_is_imm, !H1_E_src2_imm[31], !H1_E_logic_op[1], !H1L918, !H1L306);


--H1L153 is std_2s60:inst|cpu:the_cpu|E_alu_result[31]~24522 at LCCOMB_X28_Y23_N20
H1L153 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_logic_result, !H1L053, !H1L2061, !H1L4751, !H1_E_ctrl_alu_subtract);


--H1L999 is std_2s60:inst|cpu:the_cpu|M_alu_result[31]~192 at LCCOMB_X33_Y24_N26
H1L999 = AMPP_FUNCTION(!H1_E_ctrl_rdctl_inst, !H1_E_ctrl_dst_data_sel_pc_plus_one, !H1_E_ctrl_dst_data_sel_logic_result, !H1_E_ctrl_dst_data_sel_cmp);


--H1_W_wr_data[31] is std_2s60:inst|cpu:the_cpu|W_wr_data[31] at LCFF_X32_Y22_N3
H1_W_wr_data[31] = AMPP_FUNCTION(VD1L2, H1L4921, E1L4, H1_M_stall);


--H1L272 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[31]~282 at LCCOMB_X33_Y24_N18
H1L272 = AMPP_FUNCTION(!H1L4921, !H1_W_wr_data[31], !H1_D_src2_hazard_M, !YB1_q_b[31], !H1_D_src2_hazard_W);


--H1L032 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[31]~282 at LCCOMB_X33_Y24_N4
H1L032 = AMPP_FUNCTION(!H1_D_src1_hazard_M, !H1_W_wr_data[31], !XB1_q_b[31], !H1L4921, !H1_D_src1_hazard_W);


--H1L7311 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[30]~635 at LCCOMB_X29_Y20_N6
H1L7311 = AMPP_FUNCTION(!H1L8601, !H1_M_ctrl_rot, !H1_M_ctrl_mulx, !AC1_result[62], !AC1_result[30]);


--H1L843 is std_2s60:inst|cpu:the_cpu|E_alu_result[30]~24523 at LCCOMB_X26_Y20_N6
H1L843 = AMPP_FUNCTION(!H1L766, !H1L206, !H1_E_logic_op[1], !H1_E_logic_op[0]);


--H1L943 is std_2s60:inst|cpu:the_cpu|E_alu_result[30]~24524 at LCCOMB_X28_Y23_N18
H1L943 = AMPP_FUNCTION(!H1L843, !H1L0751, !H1_E_ctrl_dst_data_sel_logic_result, !H1L8951, !H1_E_ctrl_alu_subtract);


--H1_W_wr_data[30] is std_2s60:inst|cpu:the_cpu|W_wr_data[30] at LCFF_X26_Y20_N19
H1_W_wr_data[30] = AMPP_FUNCTION(VD1L2, H1L3921, E1L4, H1_M_stall);


--H1L922 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[30]~283 at LCCOMB_X26_Y20_N22
H1L922 = AMPP_FUNCTION(!H1L3921, !XB1_q_b[30], !H1_W_wr_data[30], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1L172 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[30]~283 at LCCOMB_X26_Y20_N28
H1L172 = AMPP_FUNCTION(!H1_D_src2_hazard_M, !H1_W_wr_data[30], !H1L3921, !YB1_q_b[30], !H1_D_src2_hazard_W);


--H1L6311 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[29]~636 at LCCOMB_X34_Y22_N14
H1L6311 = AMPP_FUNCTION(!H1L8601, !AC1_result[61], !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[29]);


--H1L643 is std_2s60:inst|cpu:the_cpu|E_alu_result[29]~24525 at LCCOMB_X26_Y21_N10
H1L643 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1L106, !H1L666, !H1_E_logic_op[0]);


--H1L743 is std_2s60:inst|cpu:the_cpu|E_alu_result[29]~24526 at LCCOMB_X33_Y26_N22
H1L743 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_logic_result, !H1_E_ctrl_alu_subtract, !H1L643, !H1L4951, !H1L6651);


--H1_W_wr_data[29] is std_2s60:inst|cpu:the_cpu|W_wr_data[29] at LCFF_X33_Y26_N3
H1_W_wr_data[29] = AMPP_FUNCTION(VD1L2, H1L2921, E1L4, H1_M_stall);


--H1L072 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[29]~284 at LCCOMB_X26_Y21_N14
H1L072 = AMPP_FUNCTION(!H1_W_wr_data[29], !H1L2921, !H1_D_src2_hazard_M, !YB1_q_b[29], !H1_D_src2_hazard_W);


--H1L822 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[29]~284 at LCCOMB_X26_Y21_N28
H1L822 = AMPP_FUNCTION(!H1_W_wr_data[29], !XB1_q_b[29], !H1L2921, !H1_D_src1_hazard_W, !H1_D_src1_hazard_M);


--H1L5311 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[28]~637 at LCCOMB_X30_Y24_N26
H1L5311 = AMPP_FUNCTION(!H1L8601, !H1_M_ctrl_mulx, !AC1_result[60], !H1_M_ctrl_rot, !AC1_result[28]);


--H1L443 is std_2s60:inst|cpu:the_cpu|E_alu_result[28]~24527 at LCCOMB_X30_Y24_N12
H1L443 = AMPP_FUNCTION(!H1L006, !H1_E_logic_op[0], !H1_E_logic_op[1], !H1L566);


--H1L543 is std_2s60:inst|cpu:the_cpu|E_alu_result[28]~24528 at LCCOMB_X30_Y24_N30
H1L543 = AMPP_FUNCTION(!H1L443, !H1_E_ctrl_alu_subtract, !H1L2651, !H1_E_ctrl_dst_data_sel_logic_result, !H1L0951);


--H1_W_wr_data[28] is std_2s60:inst|cpu:the_cpu|W_wr_data[28] at LCFF_X30_Y24_N9
H1_W_wr_data[28] = AMPP_FUNCTION(VD1L2, H1L1921, E1L4, H1_M_stall);


--H1L722 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[28]~285 at LCCOMB_X30_Y24_N0
H1L722 = AMPP_FUNCTION(!H1_W_wr_data[28], !H1L1921, !XB1_q_b[28], !H1_D_src1_hazard_W, !H1_D_src1_hazard_M);


--H1L962 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[28]~285 at LCCOMB_X30_Y24_N2
H1L962 = AMPP_FUNCTION(!H1_W_wr_data[28], !H1L1921, !YB1_q_b[28], !H1_D_src2_hazard_W, !H1_D_src2_hazard_M);


--H1L4311 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[27]~638 at LCCOMB_X30_Y24_N24
H1L4311 = AMPP_FUNCTION(!H1L8601, !H1_M_ctrl_mulx, !AC1_result[27], !H1_M_ctrl_rot, !AC1_result[59]);


--H1L243 is std_2s60:inst|cpu:the_cpu|E_alu_result[27]~24529 at LCCOMB_X29_Y22_N24
H1L243 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1L995, !H1L466, !H1_E_logic_op[0]);


--H1L343 is std_2s60:inst|cpu:the_cpu|E_alu_result[27]~24530 at LCCOMB_X30_Y24_N18
H1L343 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_logic_result, !H1_E_ctrl_alu_subtract, !H1L243, !H1L6851, !H1L8551);


--H1_W_wr_data[27] is std_2s60:inst|cpu:the_cpu|W_wr_data[27] at LCFF_X30_Y24_N23
H1_W_wr_data[27] = AMPP_FUNCTION(VD1L2, H1L0921, E1L4, H1_M_stall);


--H1L862 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[27]~286 at LCCOMB_X26_Y24_N16
H1L862 = AMPP_FUNCTION(!H1_W_wr_data[27], !H1L0921, !YB1_q_b[27], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L622 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[27]~286 at LCCOMB_X26_Y24_N6
H1L622 = AMPP_FUNCTION(!H1_W_wr_data[27], !XB1_q_b[27], !H1L0921, !H1_D_src1_hazard_W, !H1_D_src1_hazard_M);


--H1L3311 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[26]~639 at LCCOMB_X33_Y23_N20
H1L3311 = AMPP_FUNCTION(!H1L8601, !AC1_result[26], !H1_M_ctrl_rot, !H1_M_ctrl_mulx, !AC1_result[58]);


--H1L043 is std_2s60:inst|cpu:the_cpu|E_alu_result[26]~24531 at LCCOMB_X33_Y26_N18
H1L043 = AMPP_FUNCTION(!H1L895, !H1_E_logic_op[0], !H1_E_logic_op[1], !H1L366);


--H1L143 is std_2s60:inst|cpu:the_cpu|E_alu_result[26]~24532 at LCCOMB_X33_Y26_N6
H1L143 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_logic_result, !H1L043, !H1_E_ctrl_alu_subtract, !H1L4551, !H1L2851);


--H1_W_wr_data[26] is std_2s60:inst|cpu:the_cpu|W_wr_data[26] at LCFF_X33_Y26_N9
H1_W_wr_data[26] = AMPP_FUNCTION(VD1L2, H1L9821, E1L4, H1_M_stall);


--H1L522 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[26]~287 at LCCOMB_X33_Y26_N24
H1L522 = AMPP_FUNCTION(!H1L9821, !H1_D_src1_hazard_W, !H1_W_wr_data[26], !XB1_q_b[26], !H1_D_src1_hazard_M);


--H1L762 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[26]~287 at LCCOMB_X33_Y26_N12
H1L762 = AMPP_FUNCTION(!H1_W_wr_data[26], !H1L9821, !H1_D_src2_hazard_W, !YB1_q_b[26], !H1_D_src2_hazard_M);


--H1L81 is std_2s60:inst|cpu:the_cpu|D_ctrl_alu_signed_cmp~27 at LCCOMB_X27_Y27_N8
H1L81 = AMPP_FUNCTION(!H1L121, !H1L021, !H1L221, !H1L321);


--H1L91 is std_2s60:inst|cpu:the_cpu|D_ctrl_alu_signed_cmp~28 at LCCOMB_X33_Y23_N14
H1L91 = AMPP_FUNCTION(!H1_D_iw[13], !H1L71, !H1L34, !H1_D_iw[16], !H1L81);


--H1_M_estatus_reg is std_2s60:inst|cpu:the_cpu|M_estatus_reg at LCFF_X29_Y23_N19
H1_M_estatus_reg = AMPP_FUNCTION(VD1L2, H1L0201, E1L4, H1L2521);


--H1_M_bstatus_reg is std_2s60:inst|cpu:the_cpu|M_bstatus_reg at LCFF_X29_Y23_N3
H1_M_bstatus_reg = AMPP_FUNCTION(VD1L2, H1L1001, E1L4, H1L2521);


--H1_M_ienable_reg[0] is std_2s60:inst|cpu:the_cpu|M_ienable_reg[0] at LCFF_X28_Y19_N23
H1_M_ienable_reg[0] = AMPP_FUNCTION(VD1L2, H1L872, E1L4, GND, H1L5201);


--H1L41 is std_2s60:inst|cpu:the_cpu|D_control_rd_data_without_mmu_regs[0]~219 at LCCOMB_X28_Y19_N22
H1L41 = AMPP_FUNCTION(!H1_M_bstatus_reg, !H1_D_iw[7], !H1_M_estatus_reg, !H1_M_status_reg, !H1_M_ienable_reg[0], !H1_D_iw[6]);


--H1L51 is std_2s60:inst|cpu:the_cpu|D_control_rd_data_without_mmu_regs[0]~220 at LCCOMB_X24_Y24_N24
H1L51 = AMPP_FUNCTION(!H1L41, !H1_D_iw[6], !H1_D_iw[7], !H1_M_ipending_reg[0], !H1_D_iw[8]);


--MD1_ram_block1a24 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a24 at M4K_X47_Y27
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a24_PORT_A_data_in = H1_M_st_data[24];
MD1_ram_block1a24_PORT_A_data_in_reg = DFFE(MD1_ram_block1a24_PORT_A_data_in, MD1_ram_block1a24_clock_0, , , );
MD1_ram_block1a24_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a24_PORT_A_address_reg = DFFE(MD1_ram_block1a24_PORT_A_address, MD1_ram_block1a24_clock_0, , , );
MD1_ram_block1a24_PORT_A_write_enable = ND1L1;
MD1_ram_block1a24_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a24_PORT_A_write_enable, MD1_ram_block1a24_clock_0, , , );
MD1_ram_block1a24_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a24_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a24_PORT_A_byte_mask, MD1_ram_block1a24_clock_0, , , );
MD1_ram_block1a24_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a24_PORT_A_data_out = MEMORY(MD1_ram_block1a24_PORT_A_data_in_reg, , MD1_ram_block1a24_PORT_A_address_reg, , MD1_ram_block1a24_PORT_A_write_enable_reg, , MD1_ram_block1a24_PORT_A_byte_mask_reg, , MD1_ram_block1a24_clock_0, , , , , );
MD1_ram_block1a24 = MD1_ram_block1a24_PORT_A_data_out[0];


--MD1_ram_block1a88 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a88 at M4K_X47_Y30
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a88_PORT_A_data_in = H1_M_st_data[24];
MD1_ram_block1a88_PORT_A_data_in_reg = DFFE(MD1_ram_block1a88_PORT_A_data_in, MD1_ram_block1a88_clock_0, , , );
MD1_ram_block1a88_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a88_PORT_A_address_reg = DFFE(MD1_ram_block1a88_PORT_A_address, MD1_ram_block1a88_clock_0, , , );
MD1_ram_block1a88_PORT_A_write_enable = ND1L3;
MD1_ram_block1a88_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a88_PORT_A_write_enable, MD1_ram_block1a88_clock_0, , , );
MD1_ram_block1a88_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a88_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a88_PORT_A_byte_mask, MD1_ram_block1a88_clock_0, , , );
MD1_ram_block1a88_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a88_PORT_A_data_out = MEMORY(MD1_ram_block1a88_PORT_A_data_in_reg, , MD1_ram_block1a88_PORT_A_address_reg, , MD1_ram_block1a88_PORT_A_write_enable_reg, , MD1_ram_block1a88_PORT_A_byte_mask_reg, , MD1_ram_block1a88_clock_0, , , , , );
MD1_ram_block1a88 = MD1_ram_block1a88_PORT_A_data_out[0];


--MD1_ram_block1a56 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a56 at M4K_X47_Y31
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a56_PORT_A_data_in = H1_M_st_data[24];
MD1_ram_block1a56_PORT_A_data_in_reg = DFFE(MD1_ram_block1a56_PORT_A_data_in, MD1_ram_block1a56_clock_0, , , );
MD1_ram_block1a56_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a56_PORT_A_address_reg = DFFE(MD1_ram_block1a56_PORT_A_address, MD1_ram_block1a56_clock_0, , , );
MD1_ram_block1a56_PORT_A_write_enable = ND1L2;
MD1_ram_block1a56_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a56_PORT_A_write_enable, MD1_ram_block1a56_clock_0, , , );
MD1_ram_block1a56_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a56_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a56_PORT_A_byte_mask, MD1_ram_block1a56_clock_0, , , );
MD1_ram_block1a56_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a56_PORT_A_data_out = MEMORY(MD1_ram_block1a56_PORT_A_data_in_reg, , MD1_ram_block1a56_PORT_A_address_reg, , MD1_ram_block1a56_PORT_A_write_enable_reg, , MD1_ram_block1a56_PORT_A_byte_mask_reg, , MD1_ram_block1a56_clock_0, , , , , );
MD1_ram_block1a56 = MD1_ram_block1a56_PORT_A_data_out[0];


--MD1_ram_block1a120 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a120 at M4K_X47_Y28
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a120_PORT_A_data_in = H1_M_st_data[24];
MD1_ram_block1a120_PORT_A_data_in_reg = DFFE(MD1_ram_block1a120_PORT_A_data_in, MD1_ram_block1a120_clock_0, , , );
MD1_ram_block1a120_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a120_PORT_A_address_reg = DFFE(MD1_ram_block1a120_PORT_A_address, MD1_ram_block1a120_clock_0, , , );
MD1_ram_block1a120_PORT_A_write_enable = ND1L4;
MD1_ram_block1a120_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a120_PORT_A_write_enable, MD1_ram_block1a120_clock_0, , , );
MD1_ram_block1a120_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a120_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a120_PORT_A_byte_mask, MD1_ram_block1a120_clock_0, , , );
MD1_ram_block1a120_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a120_PORT_A_data_out = MEMORY(MD1_ram_block1a120_PORT_A_data_in_reg, , MD1_ram_block1a120_PORT_A_address_reg, , MD1_ram_block1a120_PORT_A_write_enable_reg, , MD1_ram_block1a120_PORT_A_byte_mask_reg, , MD1_ram_block1a120_clock_0, , , , , );
MD1_ram_block1a120 = MD1_ram_block1a120_PORT_A_data_out[0];


--PD1L52 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w24_n0_mux_dataout~25 at LCCOMB_X46_Y28_N14
PD1L52 = MD1_ram_block1a120 & MD1_ram_block1a88 & ( !MD1_address_reg_a[0] & MD1_ram_block1a24 # MD1_address_reg_a[0] & (MD1_ram_block1a56) # MD1_address_reg_a[1] ) # !MD1_ram_block1a120 & MD1_ram_block1a88 & ( !MD1_address_reg_a[0] & (MD1_ram_block1a24 # MD1_address_reg_a[1]) # MD1_address_reg_a[0] & !MD1_address_reg_a[1] & (MD1_ram_block1a56) ) # MD1_ram_block1a120 & !MD1_ram_block1a88 & ( !MD1_address_reg_a[0] & !MD1_address_reg_a[1] & MD1_ram_block1a24 # MD1_address_reg_a[0] & (MD1_ram_block1a56 # MD1_address_reg_a[1]) ) # !MD1_ram_block1a120 & !MD1_ram_block1a88 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & MD1_ram_block1a24 # MD1_address_reg_a[0] & (MD1_ram_block1a56)) );


--J1_registered_cpu_data_master_readdata[24] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[24] at LCFF_X26_Y12_N9
J1_registered_cpu_data_master_readdata[24] = DFFEAS(J1L552, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L451 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[24]~3159 at LCCOMB_X26_Y15_N18
J1L451 = J1_registered_cpu_data_master_readdata[24] & M1_incoming_ext_flash_bus_data[0] # !J1_registered_cpu_data_master_readdata[24] & M1_incoming_ext_flash_bus_data[0] & ( !CB1_cpu_data_master_requests_sdram_s1 ) # J1_registered_cpu_data_master_readdata[24] & !M1_incoming_ext_flash_bus_data[0] & ( !M1_cpu_data_master_requests_ext_flash_s1 ) # !J1_registered_cpu_data_master_readdata[24] & !M1_incoming_ext_flash_bus_data[0] & ( !CB1_cpu_data_master_requests_sdram_s1 & !M1_cpu_data_master_requests_ext_flash_s1 );


--J1L551 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[24]~3160 at LCCOMB_X25_Y11_N30
J1L551 = N1_cpu_data_master_requests_lan91c111_s1 & ( N1_incoming_ext_ram_bus_data[24] & J1L451 ) # !N1_cpu_data_master_requests_lan91c111_s1 & ( J1L451 & (!N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[24]) );


--J1L651 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[24]~3161 at LCCOMB_X25_Y9_N26
J1L651 = J1L551 & PD1L52 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[24] ) # J1L551 & !PD1L52 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[24]) );


--J1_cpu_data_master_readdata[24] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[24] at LCCOMB_X25_Y9_N6
J1_cpu_data_master_readdata[24] = J1L881 & J1L281 & ( ZC1_q_a[24] & !L1L81 & J1L651 ) # !J1L881 & J1L281 & ( J1L651 );


--RD1_readdata[8] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[8] at LCFF_X27_Y28_N21
RD1_readdata[8] = DFFEAS(RD1_selected_read_data[8], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L67 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[8]~3162 at LCCOMB_X26_Y18_N10
J1L67 = !U1L23 & LB1_cpu_data_master_qualified_request_uart1_s1 & ( RD1_readdata[8] & J1L15 ) # !U1L23 & !LB1_cpu_data_master_qualified_request_uart1_s1 & ( J1L15 );


--J1_registered_cpu_data_master_readdata[8] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[8] at LCFF_X24_Y19_N11
J1_registered_cpu_data_master_readdata[8] = DFFEAS(J1L932, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--P1_readdata[8] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[8] at LCFF_X25_Y27_N19
P1_readdata[8] = DFFEAS(P1_read_mux_out[8], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L77 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[8]~3163 at LCCOMB_X24_Y19_N16
J1L77 = Q1_cpu_data_master_requests_high_res_timer_s1 & ( P1_readdata[8] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[8]) ) # !Q1_cpu_data_master_requests_high_res_timer_s1 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[8] );


--FB1_readdata[8] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[8] at LCFF_X24_Y29_N25
FB1_readdata[8] = DFFEAS(FB1_read_mux_out[8], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--MD1_ram_block1a8 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a8 at M4K_X8_Y25
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a8_PORT_A_data_in = H1_M_st_data[8];
MD1_ram_block1a8_PORT_A_data_in_reg = DFFE(MD1_ram_block1a8_PORT_A_data_in, MD1_ram_block1a8_clock_0, , , );
MD1_ram_block1a8_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a8_PORT_A_address_reg = DFFE(MD1_ram_block1a8_PORT_A_address, MD1_ram_block1a8_clock_0, , , );
MD1_ram_block1a8_PORT_A_write_enable = ND1L1;
MD1_ram_block1a8_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a8_PORT_A_write_enable, MD1_ram_block1a8_clock_0, , , );
MD1_ram_block1a8_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a8_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a8_PORT_A_byte_mask, MD1_ram_block1a8_clock_0, , , );
MD1_ram_block1a8_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a8_PORT_A_data_out = MEMORY(MD1_ram_block1a8_PORT_A_data_in_reg, , MD1_ram_block1a8_PORT_A_address_reg, , MD1_ram_block1a8_PORT_A_write_enable_reg, , MD1_ram_block1a8_PORT_A_byte_mask_reg, , MD1_ram_block1a8_clock_0, , , , , );
MD1_ram_block1a8 = MD1_ram_block1a8_PORT_A_data_out[0];


--MD1_ram_block1a72 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a72 at M4K_X39_Y28
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a72_PORT_A_data_in = H1_M_st_data[8];
MD1_ram_block1a72_PORT_A_data_in_reg = DFFE(MD1_ram_block1a72_PORT_A_data_in, MD1_ram_block1a72_clock_0, , , );
MD1_ram_block1a72_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a72_PORT_A_address_reg = DFFE(MD1_ram_block1a72_PORT_A_address, MD1_ram_block1a72_clock_0, , , );
MD1_ram_block1a72_PORT_A_write_enable = ND1L3;
MD1_ram_block1a72_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a72_PORT_A_write_enable, MD1_ram_block1a72_clock_0, , , );
MD1_ram_block1a72_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a72_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a72_PORT_A_byte_mask, MD1_ram_block1a72_clock_0, , , );
MD1_ram_block1a72_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a72_PORT_A_data_out = MEMORY(MD1_ram_block1a72_PORT_A_data_in_reg, , MD1_ram_block1a72_PORT_A_address_reg, , MD1_ram_block1a72_PORT_A_write_enable_reg, , MD1_ram_block1a72_PORT_A_byte_mask_reg, , MD1_ram_block1a72_clock_0, , , , , );
MD1_ram_block1a72 = MD1_ram_block1a72_PORT_A_data_out[0];


--MD1_ram_block1a40 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a40 at M4K_X31_Y28
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a40_PORT_A_data_in = H1_M_st_data[8];
MD1_ram_block1a40_PORT_A_data_in_reg = DFFE(MD1_ram_block1a40_PORT_A_data_in, MD1_ram_block1a40_clock_0, , , );
MD1_ram_block1a40_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a40_PORT_A_address_reg = DFFE(MD1_ram_block1a40_PORT_A_address, MD1_ram_block1a40_clock_0, , , );
MD1_ram_block1a40_PORT_A_write_enable = ND1L2;
MD1_ram_block1a40_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a40_PORT_A_write_enable, MD1_ram_block1a40_clock_0, , , );
MD1_ram_block1a40_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a40_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a40_PORT_A_byte_mask, MD1_ram_block1a40_clock_0, , , );
MD1_ram_block1a40_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a40_PORT_A_data_out = MEMORY(MD1_ram_block1a40_PORT_A_data_in_reg, , MD1_ram_block1a40_PORT_A_address_reg, , MD1_ram_block1a40_PORT_A_write_enable_reg, , MD1_ram_block1a40_PORT_A_byte_mask_reg, , MD1_ram_block1a40_clock_0, , , , , );
MD1_ram_block1a40 = MD1_ram_block1a40_PORT_A_data_out[0];


--MD1_ram_block1a104 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a104 at M4K_X31_Y27
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a104_PORT_A_data_in = H1_M_st_data[8];
MD1_ram_block1a104_PORT_A_data_in_reg = DFFE(MD1_ram_block1a104_PORT_A_data_in, MD1_ram_block1a104_clock_0, , , );
MD1_ram_block1a104_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a104_PORT_A_address_reg = DFFE(MD1_ram_block1a104_PORT_A_address, MD1_ram_block1a104_clock_0, , , );
MD1_ram_block1a104_PORT_A_write_enable = ND1L4;
MD1_ram_block1a104_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a104_PORT_A_write_enable, MD1_ram_block1a104_clock_0, , , );
MD1_ram_block1a104_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a104_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a104_PORT_A_byte_mask, MD1_ram_block1a104_clock_0, , , );
MD1_ram_block1a104_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a104_PORT_A_data_out = MEMORY(MD1_ram_block1a104_PORT_A_data_in_reg, , MD1_ram_block1a104_PORT_A_address_reg, , MD1_ram_block1a104_PORT_A_write_enable_reg, , MD1_ram_block1a104_PORT_A_byte_mask_reg, , MD1_ram_block1a104_clock_0, , , , , );
MD1_ram_block1a104 = MD1_ram_block1a104_PORT_A_data_out[0];


--PD1L9 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w8_n0_mux_dataout~25 at LCCOMB_X25_Y24_N22
PD1L9 = MD1_ram_block1a40 & MD1_ram_block1a8 & ( !MD1_address_reg_a[1] # !MD1_address_reg_a[0] & (MD1_ram_block1a72) # MD1_address_reg_a[0] & MD1_ram_block1a104 ) # !MD1_ram_block1a40 & MD1_ram_block1a8 & ( !MD1_address_reg_a[1] & !MD1_address_reg_a[0] # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & (MD1_ram_block1a72) # MD1_address_reg_a[0] & MD1_ram_block1a104) ) # MD1_ram_block1a40 & !MD1_ram_block1a8 & ( !MD1_address_reg_a[1] & MD1_address_reg_a[0] # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & (MD1_ram_block1a72) # MD1_address_reg_a[0] & MD1_ram_block1a104) ) # !MD1_ram_block1a40 & !MD1_ram_block1a8 & ( MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & (MD1_ram_block1a72) # MD1_address_reg_a[0] & MD1_ram_block1a104) );


--J1_dbs_8_reg_segment_1[0] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0] at LCFF_X24_Y19_N9
J1_dbs_8_reg_segment_1[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L2, M1_incoming_ext_flash_bus_data[0],  ,  , VCC);


--J1L87 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[8]~3164 at LCCOMB_X24_Y19_N8
J1L87 = J1_registered_cpu_data_master_readdata[8] & ( !M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_1[0] ) # !J1_registered_cpu_data_master_readdata[8] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_1[0]) );


--J1L97 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[8]~3165 at LCCOMB_X24_Y19_N4
J1L97 = Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L9 & ( J1L87 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[8]) ) # !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L9 & ( J1L87 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[8]) ) # !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & !PD1L9 & ( J1L87 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[8]) );


--J1L08 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[8]~3166 at LCCOMB_X24_Y19_N28
J1L08 = FB1_readdata[8] & J1L97 & ( J1L77 & !JB1_cpu_data_master_qualified_request_sysid_control_slave ) # !FB1_readdata[8] & J1L97 & ( !GB1_cpu_data_master_requests_sys_clk_timer_s1 & J1L77 & !JB1_cpu_data_master_qualified_request_sysid_control_slave );


--ZC1_q_a[8] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[8] at M4K_X31_Y12
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 16, Port B Depth: 256, Port B Width: 16
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[8] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_b[8] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[8] at M4K_X31_Y12
ZC1_q_b[8] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_a[15] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[15] at M4K_X31_Y12
ZC1_q_a[15] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_a[14] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[14] at M4K_X31_Y12
ZC1_q_a[14] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_a[13] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[13] at M4K_X31_Y12
ZC1_q_a[13] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_a[12] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[12] at M4K_X31_Y12
ZC1_q_a[12] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_a[11] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[11] at M4K_X31_Y12
ZC1_q_a[11] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_a[10] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[10] at M4K_X31_Y12
ZC1_q_a[10] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_a[9] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[9] at M4K_X31_Y12
ZC1_q_a[9] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_b[15] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[15] at M4K_X31_Y12
ZC1_q_b[15] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_b[14] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[14] at M4K_X31_Y12
ZC1_q_b[14] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_b[13] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[13] at M4K_X31_Y12
ZC1_q_b[13] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_b[12] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[12] at M4K_X31_Y12
ZC1_q_b[12] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_b[11] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[11] at M4K_X31_Y12
ZC1_q_b[11] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_b[10] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[10] at M4K_X31_Y12
ZC1_q_b[10] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_b[9] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[9] at M4K_X31_Y12
ZC1_q_b[9] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31]);

--ZC1_q_a[31] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[31] at M4K_X31_Y12
ZC1_q_a[31] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_a[30] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[30] at M4K_X31_Y12
ZC1_q_a[30] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_a[29] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[29] at M4K_X31_Y12
ZC1_q_a[29] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_a[28] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[28] at M4K_X31_Y12
ZC1_q_a[28] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_a[27] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[27] at M4K_X31_Y12
ZC1_q_a[27] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_a[26] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[26] at M4K_X31_Y12
ZC1_q_a[26] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_a[25] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[25] at M4K_X31_Y12
ZC1_q_a[25] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_a[24] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[24] at M4K_X31_Y12
ZC1_q_a[24] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_b[31] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[31] at M4K_X31_Y12
ZC1_q_b[31] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_b[30] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[30] at M4K_X31_Y12
ZC1_q_b[30] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_b[29] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[29] at M4K_X31_Y12
ZC1_q_b[29] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_b[28] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[28] at M4K_X31_Y12
ZC1_q_b[28] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_b[27] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[27] at M4K_X31_Y12
ZC1_q_b[27] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_b[26] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[26] at M4K_X31_Y12
ZC1_q_b[26] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_b[25] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[25] at M4K_X31_Y12
ZC1_q_b[25] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);

--ZC1_q_b[24] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[24] at M4K_X31_Y12
ZC1_q_b[24] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[9], H1_M_st_data[10], H1_M_st_data[11], H1_M_st_data[12], H1_M_st_data[13], H1_M_st_data[14], H1_M_st_data[15], NC1_MonDReg[9], NC1_MonDReg[10], NC1_MonDReg[11], NC1_MonDReg[12], NC1_MonDReg[13], NC1_MonDReg[14], NC1_MonDReg[15], H1_M_st_data[24], H1_M_st_data[25], H1_M_st_data[26], H1_M_st_data[27], H1_M_st_data[28], H1_M_st_data[29], H1_M_st_data[30], H1_M_st_data[31], NC1_MonDReg[24], NC1_MonDReg[25], NC1_MonDReg[26], NC1_MonDReg[27], NC1_MonDReg[28], NC1_MonDReg[29], NC1_MonDReg[30], NC1_MonDReg[31], L1L82);


--J1_cpu_data_master_readdata[8] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[8] at LCCOMB_X25_Y19_N8
J1_cpu_data_master_readdata[8] = J1L881 & J1L08 & ( ZC1_q_a[8] & J1L67 & !L1L81 ) # !J1L881 & J1L08 & ( J1L67 );


--FB1_readdata[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[0] at LCFF_X25_Y26_N19
FB1_readdata[0] = DFFEAS(FB1_read_mux_out[0], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L22 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3167 at LCCOMB_X25_Y25_N4
J1L22 = U1L23 & LB1L2 & ( T1_readdata[0] & (FB1_readdata[0] # H1_M_alu_result[6]) ) # !U1L23 & LB1L2 & ( FB1_readdata[0] # H1_M_alu_result[6] ) # U1L23 & !LB1L2 & ( T1_readdata[0] ) # !U1L23 & !LB1L2;


--P1_readdata[0] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[0] at LCFF_X25_Y25_N13
P1_readdata[0] = DFFEAS(P1_read_mux_out[0], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_registered_cpu_data_master_readdata[0] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[0] at LCFF_X26_Y15_N25
J1_registered_cpu_data_master_readdata[0] = DFFEAS(J1L132, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L32 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3168 at LCCOMB_X25_Y25_N20
J1L32 = Q1_cpu_data_master_requests_high_res_timer_s1 & J1L22 & ( P1_readdata[0] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[0]) ) # !Q1_cpu_data_master_requests_high_res_timer_s1 & J1L22 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[0] );


--Z1_readdata is std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|readdata at LCFF_X26_Y28_N9
Z1_readdata = DFFEAS(Z1_read_mux_out, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--RD1_readdata[0] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[0] at LCFF_X26_Y28_N1
RD1_readdata[0] = DFFEAS(RD1_selected_read_data[0], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L42 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3169 at LCCOMB_X26_Y21_N6
J1L42 = LB1_cpu_data_master_qualified_request_uart1_s1 & ( RD1_readdata[0] & (!S1L5 # H1_M_alu_result[4] # Z1_readdata) ) # !LB1_cpu_data_master_qualified_request_uart1_s1 & ( !S1L5 # H1_M_alu_result[4] # Z1_readdata );


--F1_readdata[0] is std_2s60:inst|button_pio:the_button_pio|readdata[0] at LCFF_X24_Y22_N13
F1_readdata[0] = DFFEAS(F1L92, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_0[0] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0] at LCFF_X26_Y15_N15
J1_dbs_8_reg_segment_0[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L1, M1_incoming_ext_flash_bus_data[0],  ,  , VCC);


--J1L52 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3170 at LCCOMB_X26_Y15_N14
J1L52 = J1_dbs_8_reg_segment_0[0] & CB1_cpu_data_master_requests_sdram_s1 & ( J1_registered_cpu_data_master_readdata[0] ) # !J1_dbs_8_reg_segment_0[0] & CB1_cpu_data_master_requests_sdram_s1 & ( J1_registered_cpu_data_master_readdata[0] & !M1_cpu_data_master_requests_ext_flash_s1 ) # J1_dbs_8_reg_segment_0[0] & !CB1_cpu_data_master_requests_sdram_s1 # !J1_dbs_8_reg_segment_0[0] & !CB1_cpu_data_master_requests_sdram_s1 & ( !M1_cpu_data_master_requests_ext_flash_s1 );


--MD1_ram_block1a0 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a0 at M4K_X31_Y37
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a0_PORT_A_data_in = H1_M_st_data[0];
MD1_ram_block1a0_PORT_A_data_in_reg = DFFE(MD1_ram_block1a0_PORT_A_data_in, MD1_ram_block1a0_clock_0, , , );
MD1_ram_block1a0_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a0_PORT_A_address_reg = DFFE(MD1_ram_block1a0_PORT_A_address, MD1_ram_block1a0_clock_0, , , );
MD1_ram_block1a0_PORT_A_write_enable = ND1L1;
MD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a0_PORT_A_write_enable, MD1_ram_block1a0_clock_0, , , );
MD1_ram_block1a0_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a0_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a0_PORT_A_byte_mask, MD1_ram_block1a0_clock_0, , , );
MD1_ram_block1a0_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a0_PORT_A_data_out = MEMORY(MD1_ram_block1a0_PORT_A_data_in_reg, , MD1_ram_block1a0_PORT_A_address_reg, , MD1_ram_block1a0_PORT_A_write_enable_reg, , MD1_ram_block1a0_PORT_A_byte_mask_reg, , MD1_ram_block1a0_clock_0, , , , , );
MD1_ram_block1a0 = MD1_ram_block1a0_PORT_A_data_out[0];


--MD1_ram_block1a64 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a64 at M4K_X39_Y33
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a64_PORT_A_data_in = H1_M_st_data[0];
MD1_ram_block1a64_PORT_A_data_in_reg = DFFE(MD1_ram_block1a64_PORT_A_data_in, MD1_ram_block1a64_clock_0, , , );
MD1_ram_block1a64_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a64_PORT_A_address_reg = DFFE(MD1_ram_block1a64_PORT_A_address, MD1_ram_block1a64_clock_0, , , );
MD1_ram_block1a64_PORT_A_write_enable = ND1L3;
MD1_ram_block1a64_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a64_PORT_A_write_enable, MD1_ram_block1a64_clock_0, , , );
MD1_ram_block1a64_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a64_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a64_PORT_A_byte_mask, MD1_ram_block1a64_clock_0, , , );
MD1_ram_block1a64_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a64_PORT_A_data_out = MEMORY(MD1_ram_block1a64_PORT_A_data_in_reg, , MD1_ram_block1a64_PORT_A_address_reg, , MD1_ram_block1a64_PORT_A_write_enable_reg, , MD1_ram_block1a64_PORT_A_byte_mask_reg, , MD1_ram_block1a64_clock_0, , , , , );
MD1_ram_block1a64 = MD1_ram_block1a64_PORT_A_data_out[0];


--MD1_ram_block1a32 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a32 at M4K_X8_Y34
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a32_PORT_A_data_in = H1_M_st_data[0];
MD1_ram_block1a32_PORT_A_data_in_reg = DFFE(MD1_ram_block1a32_PORT_A_data_in, MD1_ram_block1a32_clock_0, , , );
MD1_ram_block1a32_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a32_PORT_A_address_reg = DFFE(MD1_ram_block1a32_PORT_A_address, MD1_ram_block1a32_clock_0, , , );
MD1_ram_block1a32_PORT_A_write_enable = ND1L2;
MD1_ram_block1a32_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a32_PORT_A_write_enable, MD1_ram_block1a32_clock_0, , , );
MD1_ram_block1a32_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a32_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a32_PORT_A_byte_mask, MD1_ram_block1a32_clock_0, , , );
MD1_ram_block1a32_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a32_PORT_A_data_out = MEMORY(MD1_ram_block1a32_PORT_A_data_in_reg, , MD1_ram_block1a32_PORT_A_address_reg, , MD1_ram_block1a32_PORT_A_write_enable_reg, , MD1_ram_block1a32_PORT_A_byte_mask_reg, , MD1_ram_block1a32_clock_0, , , , , );
MD1_ram_block1a32 = MD1_ram_block1a32_PORT_A_data_out[0];


--MD1_ram_block1a96 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a96 at M4K_X39_Y31
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a96_PORT_A_data_in = H1_M_st_data[0];
MD1_ram_block1a96_PORT_A_data_in_reg = DFFE(MD1_ram_block1a96_PORT_A_data_in, MD1_ram_block1a96_clock_0, , , );
MD1_ram_block1a96_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a96_PORT_A_address_reg = DFFE(MD1_ram_block1a96_PORT_A_address, MD1_ram_block1a96_clock_0, , , );
MD1_ram_block1a96_PORT_A_write_enable = ND1L4;
MD1_ram_block1a96_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a96_PORT_A_write_enable, MD1_ram_block1a96_clock_0, , , );
MD1_ram_block1a96_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a96_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a96_PORT_A_byte_mask, MD1_ram_block1a96_clock_0, , , );
MD1_ram_block1a96_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a96_PORT_A_data_out = MEMORY(MD1_ram_block1a96_PORT_A_data_in_reg, , MD1_ram_block1a96_PORT_A_address_reg, , MD1_ram_block1a96_PORT_A_write_enable_reg, , MD1_ram_block1a96_PORT_A_byte_mask_reg, , MD1_ram_block1a96_clock_0, , , , , );
MD1_ram_block1a96 = MD1_ram_block1a96_PORT_A_data_out[0];


--PD1L1 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w0_n0_mux_dataout~29 at LCCOMB_X25_Y24_N0
PD1L1 = MD1_ram_block1a96 & MD1_ram_block1a64 & ( !MD1_address_reg_a[0] & MD1_ram_block1a0 # MD1_address_reg_a[0] & (MD1_ram_block1a32) # MD1_address_reg_a[1] ) # !MD1_ram_block1a96 & MD1_ram_block1a64 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & MD1_ram_block1a0 # MD1_address_reg_a[0] & (MD1_ram_block1a32)) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] ) # MD1_ram_block1a96 & !MD1_ram_block1a64 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & MD1_ram_block1a0 # MD1_address_reg_a[0] & (MD1_ram_block1a32)) # MD1_address_reg_a[1] & MD1_address_reg_a[0] ) # !MD1_ram_block1a96 & !MD1_ram_block1a64 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & MD1_ram_block1a0 # MD1_address_reg_a[0] & (MD1_ram_block1a32)) );


--J1L62 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3171 at LCCOMB_X25_Y21_N30
J1L62 = N1_cpu_data_master_requests_ext_ram_s1 & PD1L1 & ( J1L52 & N1_incoming_ext_ram_bus_data[0] ) # !N1_cpu_data_master_requests_ext_ram_s1 & PD1L1 & ( J1L52 ) # N1_cpu_data_master_requests_ext_ram_s1 & !PD1L1 & ( J1L52 & N1_incoming_ext_ram_bus_data[0] & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 ) # !N1_cpu_data_master_requests_ext_ram_s1 & !PD1L1 & ( J1L52 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 );


--J1L72 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3172 at LCCOMB_X25_Y21_N10
J1L72 = J1L62 & ( !JB1_cpu_data_master_qualified_request_sysid_control_slave & (!N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[0]) );


--J1L82 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3173 at LCCOMB_X25_Y21_N24
J1L82 = J1L72 & ( J1L42 & J1L32 & (!G1_cpu_data_master_requests_button_pio_s1 # F1_readdata[0]) );


--FC1_monitor_error is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error at LCFF_X30_Y13_N5
FC1_monitor_error = AMPP_FUNCTION(VD1L2, FC1L9, FC1L4);


--ZC1_q_a[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[0] at M4K_X31_Y13
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 16, Port B Depth: 256, Port B Width: 16
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[0] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_b[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[0] at M4K_X31_Y13
ZC1_q_b[0] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_a[7] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[7] at M4K_X31_Y13
ZC1_q_a[7] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_a[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[6] at M4K_X31_Y13
ZC1_q_a[6] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_a[5] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[5] at M4K_X31_Y13
ZC1_q_a[5] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_a[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[4] at M4K_X31_Y13
ZC1_q_a[4] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_a[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[3] at M4K_X31_Y13
ZC1_q_a[3] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_a[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[2] at M4K_X31_Y13
ZC1_q_a[2] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_a[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[1] at M4K_X31_Y13
ZC1_q_a[1] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_b[7] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[7] at M4K_X31_Y13
ZC1_q_b[7] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_b[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[6] at M4K_X31_Y13
ZC1_q_b[6] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_b[5] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[5] at M4K_X31_Y13
ZC1_q_b[5] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_b[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[4] at M4K_X31_Y13
ZC1_q_b[4] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_b[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[3] at M4K_X31_Y13
ZC1_q_b[3] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_b[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[2] at M4K_X31_Y13
ZC1_q_b[2] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_b[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[1] at M4K_X31_Y13
ZC1_q_b[1] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23]);

--ZC1_q_a[23] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[23] at M4K_X31_Y13
ZC1_q_a[23] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_a[22] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[22] at M4K_X31_Y13
ZC1_q_a[22] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_a[21] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[21] at M4K_X31_Y13
ZC1_q_a[21] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_a[20] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[20] at M4K_X31_Y13
ZC1_q_a[20] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_a[19] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[19] at M4K_X31_Y13
ZC1_q_a[19] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_a[18] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[18] at M4K_X31_Y13
ZC1_q_a[18] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_a[17] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[17] at M4K_X31_Y13
ZC1_q_a[17] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_a[16] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[16] at M4K_X31_Y13
ZC1_q_a[16] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_b[23] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[23] at M4K_X31_Y13
ZC1_q_b[23] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_b[22] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[22] at M4K_X31_Y13
ZC1_q_b[22] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_b[21] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[21] at M4K_X31_Y13
ZC1_q_b[21] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_b[20] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[20] at M4K_X31_Y13
ZC1_q_b[20] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_b[19] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[19] at M4K_X31_Y13
ZC1_q_b[19] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_b[18] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[18] at M4K_X31_Y13
ZC1_q_b[18] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_b[17] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[17] at M4K_X31_Y13
ZC1_q_b[17] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);

--ZC1_q_b[16] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[16] at M4K_X31_Y13
ZC1_q_b[16] = AMPP_FUNCTION(NC1L421, NC1_MonWr, VD1L2, VD1L2, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7], NC1_MonDReg[1], NC1_MonDReg[2], NC1_MonDReg[3], NC1_MonDReg[4], NC1_MonDReg[5], NC1_MonDReg[6], NC1_MonDReg[7], H1_M_st_data[16], H1_M_st_data[17], H1_M_st_data[18], H1_M_st_data[19], H1_M_st_data[20], H1_M_st_data[21], H1_M_st_data[22], H1_M_st_data[23], NC1_MonDReg[16], NC1_MonDReg[17], NC1_MonDReg[18], NC1_MonDReg[19], NC1_MonDReg[20], NC1_MonDReg[21], NC1_MonDReg[22], NC1_MonDReg[23], L1L72);


--CC1_oci_ienable[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0] at LCFF_X25_Y21_N23
CC1_oci_ienable[0] = AMPP_FUNCTION(VD1L2, CC1L3, E1L4, GND, CC1L81);


--SB1L1 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[0]~1338 at LCCOMB_X25_Y21_N22
SB1L1 = AMPP_FUNCTION(!L1L01, !ZC1_q_a[0], !L1L81, !CC1L51, !CC1_oci_ienable[0], !CC1L61);


--J1_cpu_data_master_readdata[0] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0] at LCCOMB_X25_Y21_N18
J1_cpu_data_master_readdata[0] = J1L82 & SB1L4 & ( !L1_cpu_data_master_requests_cpu_jtag_debug_module # SB1L1 # FC1_monitor_error ) # J1L82 & !SB1L4 & ( !L1_cpu_data_master_requests_cpu_jtag_debug_module # SB1L1 );


--MD1_ram_block1a16 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a16 at M4K_X39_Y16
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a16_PORT_A_data_in = H1_M_st_data[16];
MD1_ram_block1a16_PORT_A_data_in_reg = DFFE(MD1_ram_block1a16_PORT_A_data_in, MD1_ram_block1a16_clock_0, , , );
MD1_ram_block1a16_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a16_PORT_A_address_reg = DFFE(MD1_ram_block1a16_PORT_A_address, MD1_ram_block1a16_clock_0, , , );
MD1_ram_block1a16_PORT_A_write_enable = ND1L1;
MD1_ram_block1a16_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a16_PORT_A_write_enable, MD1_ram_block1a16_clock_0, , , );
MD1_ram_block1a16_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a16_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a16_PORT_A_byte_mask, MD1_ram_block1a16_clock_0, , , );
MD1_ram_block1a16_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a16_PORT_A_data_out = MEMORY(MD1_ram_block1a16_PORT_A_data_in_reg, , MD1_ram_block1a16_PORT_A_address_reg, , MD1_ram_block1a16_PORT_A_write_enable_reg, , MD1_ram_block1a16_PORT_A_byte_mask_reg, , MD1_ram_block1a16_clock_0, , , , , );
MD1_ram_block1a16 = MD1_ram_block1a16_PORT_A_data_out[0];


--MD1_ram_block1a80 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a80 at M4K_X39_Y14
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a80_PORT_A_data_in = H1_M_st_data[16];
MD1_ram_block1a80_PORT_A_data_in_reg = DFFE(MD1_ram_block1a80_PORT_A_data_in, MD1_ram_block1a80_clock_0, , , );
MD1_ram_block1a80_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a80_PORT_A_address_reg = DFFE(MD1_ram_block1a80_PORT_A_address, MD1_ram_block1a80_clock_0, , , );
MD1_ram_block1a80_PORT_A_write_enable = ND1L3;
MD1_ram_block1a80_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a80_PORT_A_write_enable, MD1_ram_block1a80_clock_0, , , );
MD1_ram_block1a80_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a80_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a80_PORT_A_byte_mask, MD1_ram_block1a80_clock_0, , , );
MD1_ram_block1a80_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a80_PORT_A_data_out = MEMORY(MD1_ram_block1a80_PORT_A_data_in_reg, , MD1_ram_block1a80_PORT_A_address_reg, , MD1_ram_block1a80_PORT_A_write_enable_reg, , MD1_ram_block1a80_PORT_A_byte_mask_reg, , MD1_ram_block1a80_clock_0, , , , , );
MD1_ram_block1a80 = MD1_ram_block1a80_PORT_A_data_out[0];


--MD1_ram_block1a48 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a48 at M4K_X39_Y15
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a48_PORT_A_data_in = H1_M_st_data[16];
MD1_ram_block1a48_PORT_A_data_in_reg = DFFE(MD1_ram_block1a48_PORT_A_data_in, MD1_ram_block1a48_clock_0, , , );
MD1_ram_block1a48_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a48_PORT_A_address_reg = DFFE(MD1_ram_block1a48_PORT_A_address, MD1_ram_block1a48_clock_0, , , );
MD1_ram_block1a48_PORT_A_write_enable = ND1L2;
MD1_ram_block1a48_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a48_PORT_A_write_enable, MD1_ram_block1a48_clock_0, , , );
MD1_ram_block1a48_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a48_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a48_PORT_A_byte_mask, MD1_ram_block1a48_clock_0, , , );
MD1_ram_block1a48_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a48_PORT_A_data_out = MEMORY(MD1_ram_block1a48_PORT_A_data_in_reg, , MD1_ram_block1a48_PORT_A_address_reg, , MD1_ram_block1a48_PORT_A_write_enable_reg, , MD1_ram_block1a48_PORT_A_byte_mask_reg, , MD1_ram_block1a48_clock_0, , , , , );
MD1_ram_block1a48 = MD1_ram_block1a48_PORT_A_data_out[0];


--MD1_ram_block1a112 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a112 at M4K_X39_Y17
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a112_PORT_A_data_in = H1_M_st_data[16];
MD1_ram_block1a112_PORT_A_data_in_reg = DFFE(MD1_ram_block1a112_PORT_A_data_in, MD1_ram_block1a112_clock_0, , , );
MD1_ram_block1a112_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a112_PORT_A_address_reg = DFFE(MD1_ram_block1a112_PORT_A_address, MD1_ram_block1a112_clock_0, , , );
MD1_ram_block1a112_PORT_A_write_enable = ND1L4;
MD1_ram_block1a112_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a112_PORT_A_write_enable, MD1_ram_block1a112_clock_0, , , );
MD1_ram_block1a112_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a112_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a112_PORT_A_byte_mask, MD1_ram_block1a112_clock_0, , , );
MD1_ram_block1a112_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a112_PORT_A_data_out = MEMORY(MD1_ram_block1a112_PORT_A_data_in_reg, , MD1_ram_block1a112_PORT_A_address_reg, , MD1_ram_block1a112_PORT_A_write_enable_reg, , MD1_ram_block1a112_PORT_A_byte_mask_reg, , MD1_ram_block1a112_clock_0, , , , , );
MD1_ram_block1a112 = MD1_ram_block1a112_PORT_A_data_out[0];


--PD1L71 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w16_n0_mux_dataout~25 at LCCOMB_X38_Y14_N10
PD1L71 = MD1_ram_block1a80 & MD1_ram_block1a48 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a16 # MD1_address_reg_a[0]) # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a112) ) # !MD1_ram_block1a80 & MD1_ram_block1a48 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a16 # MD1_address_reg_a[0]) # MD1_address_reg_a[1] & MD1_address_reg_a[0] & (MD1_ram_block1a112) ) # MD1_ram_block1a80 & !MD1_ram_block1a48 & ( !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & MD1_ram_block1a16 # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a112) ) # !MD1_ram_block1a80 & !MD1_ram_block1a48 & ( !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & MD1_ram_block1a16 # MD1_address_reg_a[1] & MD1_address_reg_a[0] & (MD1_ram_block1a112) );


--J1_registered_cpu_data_master_readdata[16] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[16] at LCFF_X24_Y12_N23
J1_registered_cpu_data_master_readdata[16] = DFFEAS(J1L742, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[0] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[0] at LCFF_X24_Y9_N11
J1_dbs_8_reg_segment_2[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L3, M1_incoming_ext_flash_bus_data[0],  ,  , VCC);


--J1L121 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~3174 at LCCOMB_X24_Y9_N10
J1L121 = !CB1_cpu_data_master_requests_sdram_s1 & (!M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_2[0]) # CB1_cpu_data_master_requests_sdram_s1 & J1_registered_cpu_data_master_readdata[16] & (!M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_2[0]);


--J1L221 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~3175 at LCCOMB_X24_Y9_N20
J1L221 = J1L121 & ( !N1_cpu_data_master_requests_lan91c111_s1 & !N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[16] );


--J1L321 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~3176 at LCCOMB_X28_Y12_N14
J1L321 = PD1L71 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( J1_registered_cpu_data_master_readdata[16] & J1L221 ) # !PD1L71 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1_registered_cpu_data_master_readdata[16] & J1L221 ) # PD1L71 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( J1L221 ) # !PD1L71 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L221 );


--J1_cpu_data_master_readdata[16] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16] at LCCOMB_X29_Y13_N0
J1_cpu_data_master_readdata[16] = L1L81 & ( J1L021 & !J1L881 & J1L321 ) # !L1L81 & ( J1L021 & J1L321 & (!J1L881 # ZC1_q_a[16]) );


--VB1_q_b[6] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[6] at M4K_X31_Y19
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[6] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[6], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[15], H1_i_readdata_d1[16], H1_i_readdata_d1[19]);

--VB1_q_b[19] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[19] at M4K_X31_Y19
VB1_q_b[19] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[6], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[15], H1_i_readdata_d1[16], H1_i_readdata_d1[19]);

--VB1_q_b[16] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[16] at M4K_X31_Y19
VB1_q_b[16] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[6], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[15], H1_i_readdata_d1[16], H1_i_readdata_d1[19]);

--VB1_q_b[15] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[15] at M4K_X31_Y19
VB1_q_b[15] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[6], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[15], H1_i_readdata_d1[16], H1_i_readdata_d1[19]);


--H1L178 is std_2s60:inst|cpu:the_cpu|F_iw[6]~954 at LCCOMB_X30_Y23_N14
H1L178 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[6]);


--H1L0761 is std_2s60:inst|cpu:the_cpu|add~2364 at LCCOMB_X32_Y19_N0
H1L0761 = AMPP_FUNCTION(!H1_F_pc[0]);

--H1L1761 is std_2s60:inst|cpu:the_cpu|add~2365 at LCCOMB_X32_Y19_N0
H1L1761 = AMPP_FUNCTION(!H1_F_pc[0]);


--H1L4761 is std_2s60:inst|cpu:the_cpu|add~2368 at LCCOMB_X32_Y20_N0
H1L4761 = AMPP_FUNCTION(!H1_F_pc[0], !VB1_q_b[8]);

--H1L5761 is std_2s60:inst|cpu:the_cpu|add~2369 at LCCOMB_X32_Y20_N0
H1L5761 = AMPP_FUNCTION(!H1_F_pc[0], !VB1_q_b[8]);


--H1L688 is std_2s60:inst|cpu:the_cpu|F_iw[21]~955 at LCCOMB_X30_Y18_N26
H1L688 = AMPP_FUNCTION(!H1L798, !H1L6702, !VB1_q_b[21]);


--H1_E_iw[6] is std_2s60:inst|cpu:the_cpu|E_iw[6] at LCFF_X28_Y19_N1
H1_E_iw[6] = AMPP_FUNCTION(VD1L2, H1_D_iw[6], E1L4, GND, H1_M_stall);


--H1_E_iw[7] is std_2s60:inst|cpu:the_cpu|E_iw[7] at LCFF_X28_Y19_N11
H1_E_iw[7] = AMPP_FUNCTION(VD1L2, H1_D_iw[7], E1L4, GND, H1_M_stall);


--H1_E_ctrl_wrctl_inst is std_2s60:inst|cpu:the_cpu|E_ctrl_wrctl_inst at LCFF_X28_Y27_N23
H1_E_ctrl_wrctl_inst = AMPP_FUNCTION(VD1L2, H1_D_op_wrctl, E1L4, H1_M_stall);


--H1_E_iw[8] is std_2s60:inst|cpu:the_cpu|E_iw[8] at LCFF_X28_Y19_N13
H1_E_iw[8] = AMPP_FUNCTION(VD1L2, H1_D_iw[8], E1L4, GND, H1_M_stall);


--H1L5201 is std_2s60:inst|cpu:the_cpu|M_ienable_reg[2]~99 at LCCOMB_X28_Y19_N6
H1L5201 = AMPP_FUNCTION(!H1_E_iw[8], !H1_E_iw[7], !H1_E_iw[6], !H1_E_ctrl_wrctl_inst, !H1L2521);


--F1_irq_mask[2] is std_2s60:inst|button_pio:the_button_pio|irq_mask[2] at LCFF_X24_Y22_N19
F1_irq_mask[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , F1L2, H1_M_st_data[2],  ,  , VCC);


--F1_edge_capture[2] is std_2s60:inst|button_pio:the_button_pio|edge_capture[2] at LCFF_X24_Y15_N13
F1_edge_capture[2] = DFFEAS(F1L91, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--F1_irq_mask[3] is std_2s60:inst|button_pio:the_button_pio|irq_mask[3] at LCFF_X23_Y22_N27
F1_irq_mask[3] = DFFEAS(F1L82, GLOBAL(VD1L2), !GLOBAL(E1L4),  , F1L2,  ,  ,  ,  );


--F1_edge_capture[3] is std_2s60:inst|button_pio:the_button_pio|edge_capture[3] at LCFF_X24_Y22_N9
F1_edge_capture[3] = DFFEAS(F1L02, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--H1L9301 is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[2]~150 at LCCOMB_X24_Y22_N18
H1L9301 = AMPP_FUNCTION(!F1_edge_capture[3], !F1_irq_mask[3], !F1_irq_mask[2], !F1_edge_capture[2]);


--F1_irq_mask[0] is std_2s60:inst|button_pio:the_button_pio|irq_mask[0] at LCFF_X24_Y22_N1
F1_irq_mask[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , F1L2, H1_M_st_data[0],  ,  , VCC);


--F1_edge_capture[0] is std_2s60:inst|button_pio:the_button_pio|edge_capture[0] at LCFF_X24_Y22_N21
F1_edge_capture[0] = DFFEAS(F1L12, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--F1_irq_mask[1] is std_2s60:inst|button_pio:the_button_pio|irq_mask[1] at LCFF_X24_Y22_N27
F1_irq_mask[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , F1L2, H1_M_st_data[1],  ,  , VCC);


--F1_edge_capture[1] is std_2s60:inst|button_pio:the_button_pio|edge_capture[1] at LCFF_X23_Y22_N31
F1_edge_capture[1] = DFFEAS(F1L22, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--H1L0401 is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[2]~151 at LCCOMB_X24_Y22_N0
H1L0401 = AMPP_FUNCTION(!F1_irq_mask[1], !F1_edge_capture[1], !F1_irq_mask[0], !F1_edge_capture[0]);


--H1L1401 is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[2]~152 at LCCOMB_X24_Y23_N20
H1L1401 = AMPP_FUNCTION(!H1L0401, !H1_M_ienable_reg[2], !CC1_oci_ienable[2], !H1L9301);


--H1_E_valid_mul_shift_rot_entering_M is std_2s60:inst|cpu:the_cpu|E_valid_mul_shift_rot_entering_M at LCCOMB_X29_Y27_N16
H1_E_valid_mul_shift_rot_entering_M = AMPP_FUNCTION(!H1_E_ctrl_mul_shift_rot, !H1L2521);


--R1L86 is std_2s60:inst|jtag_uart:the_jtag_uart|av_waitrequest~50 at LCCOMB_X25_Y16_N20
R1L86 = !R1_av_waitrequest & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !J1_cpu_data_master_waitrequest );


--MD1_ram_block1a27 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a27 at M4K_X47_Y4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a27_PORT_A_data_in = H1_M_st_data[27];
MD1_ram_block1a27_PORT_A_data_in_reg = DFFE(MD1_ram_block1a27_PORT_A_data_in, MD1_ram_block1a27_clock_0, , , );
MD1_ram_block1a27_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a27_PORT_A_address_reg = DFFE(MD1_ram_block1a27_PORT_A_address, MD1_ram_block1a27_clock_0, , , );
MD1_ram_block1a27_PORT_A_write_enable = ND1L1;
MD1_ram_block1a27_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a27_PORT_A_write_enable, MD1_ram_block1a27_clock_0, , , );
MD1_ram_block1a27_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a27_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a27_PORT_A_byte_mask, MD1_ram_block1a27_clock_0, , , );
MD1_ram_block1a27_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a27_PORT_A_data_out = MEMORY(MD1_ram_block1a27_PORT_A_data_in_reg, , MD1_ram_block1a27_PORT_A_address_reg, , MD1_ram_block1a27_PORT_A_write_enable_reg, , MD1_ram_block1a27_PORT_A_byte_mask_reg, , MD1_ram_block1a27_clock_0, , , , , );
MD1_ram_block1a27 = MD1_ram_block1a27_PORT_A_data_out[0];


--MD1_ram_block1a91 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a91 at M4K_X47_Y13
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a91_PORT_A_data_in = H1_M_st_data[27];
MD1_ram_block1a91_PORT_A_data_in_reg = DFFE(MD1_ram_block1a91_PORT_A_data_in, MD1_ram_block1a91_clock_0, , , );
MD1_ram_block1a91_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a91_PORT_A_address_reg = DFFE(MD1_ram_block1a91_PORT_A_address, MD1_ram_block1a91_clock_0, , , );
MD1_ram_block1a91_PORT_A_write_enable = ND1L3;
MD1_ram_block1a91_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a91_PORT_A_write_enable, MD1_ram_block1a91_clock_0, , , );
MD1_ram_block1a91_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a91_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a91_PORT_A_byte_mask, MD1_ram_block1a91_clock_0, , , );
MD1_ram_block1a91_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a91_PORT_A_data_out = MEMORY(MD1_ram_block1a91_PORT_A_data_in_reg, , MD1_ram_block1a91_PORT_A_address_reg, , MD1_ram_block1a91_PORT_A_write_enable_reg, , MD1_ram_block1a91_PORT_A_byte_mask_reg, , MD1_ram_block1a91_clock_0, , , , , );
MD1_ram_block1a91 = MD1_ram_block1a91_PORT_A_data_out[0];


--MD1_ram_block1a59 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a59 at M4K_X47_Y26
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a59_PORT_A_data_in = H1_M_st_data[27];
MD1_ram_block1a59_PORT_A_data_in_reg = DFFE(MD1_ram_block1a59_PORT_A_data_in, MD1_ram_block1a59_clock_0, , , );
MD1_ram_block1a59_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a59_PORT_A_address_reg = DFFE(MD1_ram_block1a59_PORT_A_address, MD1_ram_block1a59_clock_0, , , );
MD1_ram_block1a59_PORT_A_write_enable = ND1L2;
MD1_ram_block1a59_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a59_PORT_A_write_enable, MD1_ram_block1a59_clock_0, , , );
MD1_ram_block1a59_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a59_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a59_PORT_A_byte_mask, MD1_ram_block1a59_clock_0, , , );
MD1_ram_block1a59_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a59_PORT_A_data_out = MEMORY(MD1_ram_block1a59_PORT_A_data_in_reg, , MD1_ram_block1a59_PORT_A_address_reg, , MD1_ram_block1a59_PORT_A_write_enable_reg, , MD1_ram_block1a59_PORT_A_byte_mask_reg, , MD1_ram_block1a59_clock_0, , , , , );
MD1_ram_block1a59 = MD1_ram_block1a59_PORT_A_data_out[0];


--MD1_ram_block1a123 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a123 at M4K_X47_Y14
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a123_PORT_A_data_in = H1_M_st_data[27];
MD1_ram_block1a123_PORT_A_data_in_reg = DFFE(MD1_ram_block1a123_PORT_A_data_in, MD1_ram_block1a123_clock_0, , , );
MD1_ram_block1a123_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a123_PORT_A_address_reg = DFFE(MD1_ram_block1a123_PORT_A_address, MD1_ram_block1a123_clock_0, , , );
MD1_ram_block1a123_PORT_A_write_enable = ND1L4;
MD1_ram_block1a123_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a123_PORT_A_write_enable, MD1_ram_block1a123_clock_0, , , );
MD1_ram_block1a123_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a123_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a123_PORT_A_byte_mask, MD1_ram_block1a123_clock_0, , , );
MD1_ram_block1a123_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a123_PORT_A_data_out = MEMORY(MD1_ram_block1a123_PORT_A_data_in_reg, , MD1_ram_block1a123_PORT_A_address_reg, , MD1_ram_block1a123_PORT_A_write_enable_reg, , MD1_ram_block1a123_PORT_A_byte_mask_reg, , MD1_ram_block1a123_clock_0, , , , , );
MD1_ram_block1a123 = MD1_ram_block1a123_PORT_A_data_out[0];


--PD1L82 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w27_n0_mux_dataout~25 at LCCOMB_X46_Y12_N14
PD1L82 = MD1_ram_block1a123 & MD1_ram_block1a59 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a27) # MD1_address_reg_a[1] & MD1_ram_block1a91 # MD1_address_reg_a[0] ) # !MD1_ram_block1a123 & MD1_ram_block1a59 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a27) # MD1_address_reg_a[1] & MD1_ram_block1a91) # MD1_address_reg_a[0] & !MD1_address_reg_a[1] ) # MD1_ram_block1a123 & !MD1_ram_block1a59 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a27) # MD1_address_reg_a[1] & MD1_ram_block1a91) # MD1_address_reg_a[0] & MD1_address_reg_a[1] ) # !MD1_ram_block1a123 & !MD1_ram_block1a59 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a27) # MD1_address_reg_a[1] & MD1_ram_block1a91) );


--J1_registered_cpu_data_master_readdata[27] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[27] at LCFF_X28_Y12_N25
J1_registered_cpu_data_master_readdata[27] = DFFEAS(J1L852, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L661 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[27]~3177 at LCCOMB_X24_Y11_N8
J1L661 = J1_registered_cpu_data_master_readdata[27] & M1_incoming_ext_flash_bus_data[3] # !J1_registered_cpu_data_master_readdata[27] & M1_incoming_ext_flash_bus_data[3] & ( !CB1_cpu_data_master_requests_sdram_s1 ) # J1_registered_cpu_data_master_readdata[27] & !M1_incoming_ext_flash_bus_data[3] & ( !M1_cpu_data_master_requests_ext_flash_s1 ) # !J1_registered_cpu_data_master_readdata[27] & !M1_incoming_ext_flash_bus_data[3] & ( !CB1_cpu_data_master_requests_sdram_s1 & !M1_cpu_data_master_requests_ext_flash_s1 );


--J1L761 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[27]~3178 at LCCOMB_X24_Y11_N16
J1L761 = N1_cpu_data_master_requests_ext_ram_s1 & N1_incoming_ext_ram_bus_data[27] & ( J1L661 ) # !N1_cpu_data_master_requests_ext_ram_s1 & N1_incoming_ext_ram_bus_data[27] & ( J1L661 ) # !N1_cpu_data_master_requests_ext_ram_s1 & !N1_incoming_ext_ram_bus_data[27] & ( J1L661 & !N1_cpu_data_master_requests_lan91c111_s1 );


--J1L861 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[27]~3179 at LCCOMB_X28_Y12_N8
J1L861 = PD1L82 & ( J1L761 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[27]) ) # !PD1L82 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L761 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[27]) );


--J1_cpu_data_master_readdata[27] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[27] at LCCOMB_X29_Y12_N26
J1_cpu_data_master_readdata[27] = J1L881 & J1L281 & ( !L1L81 & ZC1_q_a[27] & J1L861 ) # !J1L881 & J1L281 & ( J1L861 );


--J1_registered_cpu_data_master_readdata[11] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[11] at LCFF_X26_Y12_N17
J1_registered_cpu_data_master_readdata[11] = DFFEAS(J1L242, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--MD1_ram_block1a11 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a11 at M4K_X39_Y30
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a11_PORT_A_data_in = H1_M_st_data[11];
MD1_ram_block1a11_PORT_A_data_in_reg = DFFE(MD1_ram_block1a11_PORT_A_data_in, MD1_ram_block1a11_clock_0, , , );
MD1_ram_block1a11_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a11_PORT_A_address_reg = DFFE(MD1_ram_block1a11_PORT_A_address, MD1_ram_block1a11_clock_0, , , );
MD1_ram_block1a11_PORT_A_write_enable = ND1L1;
MD1_ram_block1a11_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a11_PORT_A_write_enable, MD1_ram_block1a11_clock_0, , , );
MD1_ram_block1a11_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a11_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a11_PORT_A_byte_mask, MD1_ram_block1a11_clock_0, , , );
MD1_ram_block1a11_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a11_PORT_A_data_out = MEMORY(MD1_ram_block1a11_PORT_A_data_in_reg, , MD1_ram_block1a11_PORT_A_address_reg, , MD1_ram_block1a11_PORT_A_write_enable_reg, , MD1_ram_block1a11_PORT_A_byte_mask_reg, , MD1_ram_block1a11_clock_0, , , , , );
MD1_ram_block1a11 = MD1_ram_block1a11_PORT_A_data_out[0];


--MD1_ram_block1a75 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a75 at M4K_X39_Y21
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a75_PORT_A_data_in = H1_M_st_data[11];
MD1_ram_block1a75_PORT_A_data_in_reg = DFFE(MD1_ram_block1a75_PORT_A_data_in, MD1_ram_block1a75_clock_0, , , );
MD1_ram_block1a75_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a75_PORT_A_address_reg = DFFE(MD1_ram_block1a75_PORT_A_address, MD1_ram_block1a75_clock_0, , , );
MD1_ram_block1a75_PORT_A_write_enable = ND1L3;
MD1_ram_block1a75_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a75_PORT_A_write_enable, MD1_ram_block1a75_clock_0, , , );
MD1_ram_block1a75_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a75_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a75_PORT_A_byte_mask, MD1_ram_block1a75_clock_0, , , );
MD1_ram_block1a75_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a75_PORT_A_data_out = MEMORY(MD1_ram_block1a75_PORT_A_data_in_reg, , MD1_ram_block1a75_PORT_A_address_reg, , MD1_ram_block1a75_PORT_A_write_enable_reg, , MD1_ram_block1a75_PORT_A_byte_mask_reg, , MD1_ram_block1a75_clock_0, , , , , );
MD1_ram_block1a75 = MD1_ram_block1a75_PORT_A_data_out[0];


--MD1_ram_block1a43 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a43 at M4K_X39_Y23
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a43_PORT_A_data_in = H1_M_st_data[11];
MD1_ram_block1a43_PORT_A_data_in_reg = DFFE(MD1_ram_block1a43_PORT_A_data_in, MD1_ram_block1a43_clock_0, , , );
MD1_ram_block1a43_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a43_PORT_A_address_reg = DFFE(MD1_ram_block1a43_PORT_A_address, MD1_ram_block1a43_clock_0, , , );
MD1_ram_block1a43_PORT_A_write_enable = ND1L2;
MD1_ram_block1a43_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a43_PORT_A_write_enable, MD1_ram_block1a43_clock_0, , , );
MD1_ram_block1a43_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a43_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a43_PORT_A_byte_mask, MD1_ram_block1a43_clock_0, , , );
MD1_ram_block1a43_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a43_PORT_A_data_out = MEMORY(MD1_ram_block1a43_PORT_A_data_in_reg, , MD1_ram_block1a43_PORT_A_address_reg, , MD1_ram_block1a43_PORT_A_write_enable_reg, , MD1_ram_block1a43_PORT_A_byte_mask_reg, , MD1_ram_block1a43_clock_0, , , , , );
MD1_ram_block1a43 = MD1_ram_block1a43_PORT_A_data_out[0];


--MD1_ram_block1a107 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a107 at M4K_X8_Y29
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a107_PORT_A_data_in = H1_M_st_data[11];
MD1_ram_block1a107_PORT_A_data_in_reg = DFFE(MD1_ram_block1a107_PORT_A_data_in, MD1_ram_block1a107_clock_0, , , );
MD1_ram_block1a107_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a107_PORT_A_address_reg = DFFE(MD1_ram_block1a107_PORT_A_address, MD1_ram_block1a107_clock_0, , , );
MD1_ram_block1a107_PORT_A_write_enable = ND1L4;
MD1_ram_block1a107_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a107_PORT_A_write_enable, MD1_ram_block1a107_clock_0, , , );
MD1_ram_block1a107_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a107_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a107_PORT_A_byte_mask, MD1_ram_block1a107_clock_0, , , );
MD1_ram_block1a107_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a107_PORT_A_data_out = MEMORY(MD1_ram_block1a107_PORT_A_data_in_reg, , MD1_ram_block1a107_PORT_A_address_reg, , MD1_ram_block1a107_PORT_A_write_enable_reg, , MD1_ram_block1a107_PORT_A_byte_mask_reg, , MD1_ram_block1a107_clock_0, , , , , );
MD1_ram_block1a107 = MD1_ram_block1a107_PORT_A_data_out[0];


--PD1L21 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w11_n0_mux_dataout~25 at LCCOMB_X24_Y21_N16
PD1L21 = MD1_ram_block1a107 & MD1_ram_block1a11 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a75) # MD1_address_reg_a[0] & (MD1_ram_block1a43 # MD1_address_reg_a[1]) ) # !MD1_ram_block1a107 & MD1_ram_block1a11 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a75) # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & MD1_ram_block1a43) ) # MD1_ram_block1a107 & !MD1_ram_block1a11 & ( !MD1_address_reg_a[0] & MD1_ram_block1a75 & MD1_address_reg_a[1] # MD1_address_reg_a[0] & (MD1_ram_block1a43 # MD1_address_reg_a[1]) ) # !MD1_ram_block1a107 & !MD1_ram_block1a11 & ( !MD1_address_reg_a[0] & MD1_ram_block1a75 & MD1_address_reg_a[1] # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & MD1_ram_block1a43) );


--J1_dbs_8_reg_segment_1[3] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[3] at LCFF_X24_Y13_N5
J1_dbs_8_reg_segment_1[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L2, M1_incoming_ext_flash_bus_data[3],  ,  , VCC);


--J1L49 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~3180 at LCCOMB_X24_Y13_N4
J1L49 = J1_dbs_8_reg_segment_1[3] & J1_registered_cpu_data_master_readdata[11] # !J1_dbs_8_reg_segment_1[3] & J1_registered_cpu_data_master_readdata[11] & ( !M1_cpu_data_master_requests_ext_flash_s1 ) # J1_dbs_8_reg_segment_1[3] & !J1_registered_cpu_data_master_readdata[11] & ( !CB1_cpu_data_master_requests_sdram_s1 ) # !J1_dbs_8_reg_segment_1[3] & !J1_registered_cpu_data_master_readdata[11] & ( !M1_cpu_data_master_requests_ext_flash_s1 & !CB1_cpu_data_master_requests_sdram_s1 );


--J1L59 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~3181 at LCCOMB_X24_Y13_N20
J1L59 = J1L49 & ( !N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[11] );


--P1_readdata[11] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[11] at LCFF_X25_Y25_N27
P1_readdata[11] = DFFEAS(P1_read_mux_out[11], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L69 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~3182 at LCCOMB_X24_Y21_N4
J1L69 = PD1L21 & ( J1L59 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[11]) ) # !PD1L21 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L59 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[11]) );


--FB1_readdata[11] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[11] at LCFF_X25_Y27_N23
FB1_readdata[11] = DFFEAS(FB1_read_mux_out[11], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L79 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~3183 at LCCOMB_X24_Y21_N26
J1L79 = J1L69 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[11]) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & J1_registered_cpu_data_master_readdata[11] & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[11]) );


--J1_cpu_data_master_readdata[11] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11] at LCCOMB_X24_Y21_N12
J1_cpu_data_master_readdata[11] = J1L79 & ( J1L88 & (!J1L881 # !L1L81 & ZC1_q_a[11]) );


--FB1_readdata[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[3] at LCFF_X25_Y27_N15
FB1_readdata[3] = DFFEAS(FB1_read_mux_out[3], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--P1_readdata[3] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[3] at LCFF_X24_Y26_N1
P1_readdata[3] = DFFEAS(P1_read_mux_out[3], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--F1_readdata[3] is std_2s60:inst|button_pio:the_button_pio|readdata[3] at LCFF_X24_Y22_N17
F1_readdata[3] = DFFEAS(F1L23, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L54 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]~3184 at LCCOMB_X24_Y22_N24
J1L54 = GB1_cpu_data_master_requests_sys_clk_timer_s1 & G1_cpu_data_master_requests_button_pio_s1 & ( F1_readdata[3] & FB1_readdata[3] & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[3]) ) # !GB1_cpu_data_master_requests_sys_clk_timer_s1 & G1_cpu_data_master_requests_button_pio_s1 & ( F1_readdata[3] & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[3]) ) # GB1_cpu_data_master_requests_sys_clk_timer_s1 & !G1_cpu_data_master_requests_button_pio_s1 & ( FB1_readdata[3] & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[3]) ) # !GB1_cpu_data_master_requests_sys_clk_timer_s1 & !G1_cpu_data_master_requests_button_pio_s1 & ( !Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[3] );


--RD1_readdata[3] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[3] at LCFF_X27_Y29_N3
RD1_readdata[3] = DFFEAS(RD1_selected_read_data[3], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_registered_cpu_data_master_readdata[3] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[3] at LCFF_X25_Y13_N21
J1_registered_cpu_data_master_readdata[3] = DFFEAS(J1L432, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_0[3] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[3] at LCFF_X24_Y20_N11
J1_dbs_8_reg_segment_0[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L1, M1_incoming_ext_flash_bus_data[3],  ,  , VCC);


--J1L64 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]~3185 at LCCOMB_X24_Y20_N10
J1L64 = M1_cpu_data_master_requests_ext_flash_s1 & ( J1_dbs_8_reg_segment_0[3] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[3]) ) # !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[3] );


--MD1_ram_block1a3 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a3 at M4K_X31_Y30
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a3_PORT_A_data_in = H1_M_st_data[3];
MD1_ram_block1a3_PORT_A_data_in_reg = DFFE(MD1_ram_block1a3_PORT_A_data_in, MD1_ram_block1a3_clock_0, , , );
MD1_ram_block1a3_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a3_PORT_A_address_reg = DFFE(MD1_ram_block1a3_PORT_A_address, MD1_ram_block1a3_clock_0, , , );
MD1_ram_block1a3_PORT_A_write_enable = ND1L1;
MD1_ram_block1a3_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a3_PORT_A_write_enable, MD1_ram_block1a3_clock_0, , , );
MD1_ram_block1a3_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a3_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a3_PORT_A_byte_mask, MD1_ram_block1a3_clock_0, , , );
MD1_ram_block1a3_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a3_PORT_A_data_out = MEMORY(MD1_ram_block1a3_PORT_A_data_in_reg, , MD1_ram_block1a3_PORT_A_address_reg, , MD1_ram_block1a3_PORT_A_write_enable_reg, , MD1_ram_block1a3_PORT_A_byte_mask_reg, , MD1_ram_block1a3_clock_0, , , , , );
MD1_ram_block1a3 = MD1_ram_block1a3_PORT_A_data_out[0];


--MD1_ram_block1a67 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a67 at M4K_X47_Y24
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a67_PORT_A_data_in = H1_M_st_data[3];
MD1_ram_block1a67_PORT_A_data_in_reg = DFFE(MD1_ram_block1a67_PORT_A_data_in, MD1_ram_block1a67_clock_0, , , );
MD1_ram_block1a67_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a67_PORT_A_address_reg = DFFE(MD1_ram_block1a67_PORT_A_address, MD1_ram_block1a67_clock_0, , , );
MD1_ram_block1a67_PORT_A_write_enable = ND1L3;
MD1_ram_block1a67_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a67_PORT_A_write_enable, MD1_ram_block1a67_clock_0, , , );
MD1_ram_block1a67_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a67_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a67_PORT_A_byte_mask, MD1_ram_block1a67_clock_0, , , );
MD1_ram_block1a67_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a67_PORT_A_data_out = MEMORY(MD1_ram_block1a67_PORT_A_data_in_reg, , MD1_ram_block1a67_PORT_A_address_reg, , MD1_ram_block1a67_PORT_A_write_enable_reg, , MD1_ram_block1a67_PORT_A_byte_mask_reg, , MD1_ram_block1a67_clock_0, , , , , );
MD1_ram_block1a67 = MD1_ram_block1a67_PORT_A_data_out[0];


--MD1_ram_block1a35 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a35 at M4K_X31_Y36
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a35_PORT_A_data_in = H1_M_st_data[3];
MD1_ram_block1a35_PORT_A_data_in_reg = DFFE(MD1_ram_block1a35_PORT_A_data_in, MD1_ram_block1a35_clock_0, , , );
MD1_ram_block1a35_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a35_PORT_A_address_reg = DFFE(MD1_ram_block1a35_PORT_A_address, MD1_ram_block1a35_clock_0, , , );
MD1_ram_block1a35_PORT_A_write_enable = ND1L2;
MD1_ram_block1a35_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a35_PORT_A_write_enable, MD1_ram_block1a35_clock_0, , , );
MD1_ram_block1a35_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a35_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a35_PORT_A_byte_mask, MD1_ram_block1a35_clock_0, , , );
MD1_ram_block1a35_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a35_PORT_A_data_out = MEMORY(MD1_ram_block1a35_PORT_A_data_in_reg, , MD1_ram_block1a35_PORT_A_address_reg, , MD1_ram_block1a35_PORT_A_write_enable_reg, , MD1_ram_block1a35_PORT_A_byte_mask_reg, , MD1_ram_block1a35_clock_0, , , , , );
MD1_ram_block1a35 = MD1_ram_block1a35_PORT_A_data_out[0];


--MD1_ram_block1a99 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a99 at M4K_X47_Y34
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a99_PORT_A_data_in = H1_M_st_data[3];
MD1_ram_block1a99_PORT_A_data_in_reg = DFFE(MD1_ram_block1a99_PORT_A_data_in, MD1_ram_block1a99_clock_0, , , );
MD1_ram_block1a99_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a99_PORT_A_address_reg = DFFE(MD1_ram_block1a99_PORT_A_address, MD1_ram_block1a99_clock_0, , , );
MD1_ram_block1a99_PORT_A_write_enable = ND1L4;
MD1_ram_block1a99_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a99_PORT_A_write_enable, MD1_ram_block1a99_clock_0, , , );
MD1_ram_block1a99_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a99_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a99_PORT_A_byte_mask, MD1_ram_block1a99_clock_0, , , );
MD1_ram_block1a99_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a99_PORT_A_data_out = MEMORY(MD1_ram_block1a99_PORT_A_data_in_reg, , MD1_ram_block1a99_PORT_A_address_reg, , MD1_ram_block1a99_PORT_A_write_enable_reg, , MD1_ram_block1a99_PORT_A_byte_mask_reg, , MD1_ram_block1a99_clock_0, , , , , );
MD1_ram_block1a99 = MD1_ram_block1a99_PORT_A_data_out[0];


--PD1L4 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w3_n0_mux_dataout~25 at LCCOMB_X24_Y20_N20
PD1L4 = MD1_ram_block1a35 & MD1_ram_block1a99 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a3) # MD1_address_reg_a[1] & MD1_ram_block1a67 # MD1_address_reg_a[0] ) # !MD1_ram_block1a35 & MD1_ram_block1a99 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a3) # MD1_address_reg_a[1] & MD1_ram_block1a67) # MD1_address_reg_a[0] & MD1_address_reg_a[1] ) # MD1_ram_block1a35 & !MD1_ram_block1a99 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a3) # MD1_address_reg_a[1] & MD1_ram_block1a67) # MD1_address_reg_a[0] & !MD1_address_reg_a[1] ) # !MD1_ram_block1a35 & !MD1_ram_block1a99 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a3) # MD1_address_reg_a[1] & MD1_ram_block1a67) );


--J1L74 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]~3186 at LCCOMB_X24_Y20_N4
J1L74 = N1_cpu_data_master_requests_lan91c111_s1 & PD1L4 & ( N1_incoming_ext_ram_bus_data[3] & J1L64 ) # !N1_cpu_data_master_requests_lan91c111_s1 & PD1L4 & ( J1L64 & (!N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[3]) ) # N1_cpu_data_master_requests_lan91c111_s1 & !PD1L4 & ( N1_incoming_ext_ram_bus_data[3] & J1L64 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 ) # !N1_cpu_data_master_requests_lan91c111_s1 & !PD1L4 & ( J1L64 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[3]) );


--J1L84 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]~3187 at LCCOMB_X24_Y20_N8
J1L84 = J1L74 & ( !J1_registered_cpu_data_master_readdata[3] & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!U1L23 # T1_readdata[3]) # J1_registered_cpu_data_master_readdata[3] & (!U1L23 # T1_readdata[3]) );


--J1L94 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]~3188 at LCCOMB_X24_Y20_N16
J1L94 = J1L84 & J1L54 & ( J1L03 & (!LB1_cpu_data_master_qualified_request_uart1_s1 # RD1_readdata[3]) );


--CC1_oci_ienable[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3] at LCFF_X26_Y13_N7
CC1_oci_ienable[3] = AMPP_FUNCTION(VD1L2, CC1L9, E1L4, GND, CC1L81);


--SB1L5 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[3]~1339 at LCCOMB_X25_Y14_N8
SB1L5 = AMPP_FUNCTION(!CC1_oci_ienable[3], !L1L01, !ZC1_q_a[3], !CC1L61, !L1L81, !CC1L51);


--J1_cpu_data_master_readdata[3] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3] at LCCOMB_X25_Y17_N18
J1_cpu_data_master_readdata[3] = J1L94 & ( !L1_cpu_data_master_requests_cpu_jtag_debug_module # CC1_oci_single_step_mode & SB1L4 # SB1L5 );


--MD1_ram_block1a19 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a19 at M4K_X31_Y11
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a19_PORT_A_data_in = H1_M_st_data[19];
MD1_ram_block1a19_PORT_A_data_in_reg = DFFE(MD1_ram_block1a19_PORT_A_data_in, MD1_ram_block1a19_clock_0, , , );
MD1_ram_block1a19_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a19_PORT_A_address_reg = DFFE(MD1_ram_block1a19_PORT_A_address, MD1_ram_block1a19_clock_0, , , );
MD1_ram_block1a19_PORT_A_write_enable = ND1L1;
MD1_ram_block1a19_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a19_PORT_A_write_enable, MD1_ram_block1a19_clock_0, , , );
MD1_ram_block1a19_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a19_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a19_PORT_A_byte_mask, MD1_ram_block1a19_clock_0, , , );
MD1_ram_block1a19_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a19_PORT_A_data_out = MEMORY(MD1_ram_block1a19_PORT_A_data_in_reg, , MD1_ram_block1a19_PORT_A_address_reg, , MD1_ram_block1a19_PORT_A_write_enable_reg, , MD1_ram_block1a19_PORT_A_byte_mask_reg, , MD1_ram_block1a19_clock_0, , , , , );
MD1_ram_block1a19 = MD1_ram_block1a19_PORT_A_data_out[0];


--MD1_ram_block1a83 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a83 at M4K_X39_Y5
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a83_PORT_A_data_in = H1_M_st_data[19];
MD1_ram_block1a83_PORT_A_data_in_reg = DFFE(MD1_ram_block1a83_PORT_A_data_in, MD1_ram_block1a83_clock_0, , , );
MD1_ram_block1a83_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a83_PORT_A_address_reg = DFFE(MD1_ram_block1a83_PORT_A_address, MD1_ram_block1a83_clock_0, , , );
MD1_ram_block1a83_PORT_A_write_enable = ND1L3;
MD1_ram_block1a83_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a83_PORT_A_write_enable, MD1_ram_block1a83_clock_0, , , );
MD1_ram_block1a83_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a83_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a83_PORT_A_byte_mask, MD1_ram_block1a83_clock_0, , , );
MD1_ram_block1a83_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a83_PORT_A_data_out = MEMORY(MD1_ram_block1a83_PORT_A_data_in_reg, , MD1_ram_block1a83_PORT_A_address_reg, , MD1_ram_block1a83_PORT_A_write_enable_reg, , MD1_ram_block1a83_PORT_A_byte_mask_reg, , MD1_ram_block1a83_clock_0, , , , , );
MD1_ram_block1a83 = MD1_ram_block1a83_PORT_A_data_out[0];


--MD1_ram_block1a51 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a51 at M4K_X39_Y7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a51_PORT_A_data_in = H1_M_st_data[19];
MD1_ram_block1a51_PORT_A_data_in_reg = DFFE(MD1_ram_block1a51_PORT_A_data_in, MD1_ram_block1a51_clock_0, , , );
MD1_ram_block1a51_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a51_PORT_A_address_reg = DFFE(MD1_ram_block1a51_PORT_A_address, MD1_ram_block1a51_clock_0, , , );
MD1_ram_block1a51_PORT_A_write_enable = ND1L2;
MD1_ram_block1a51_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a51_PORT_A_write_enable, MD1_ram_block1a51_clock_0, , , );
MD1_ram_block1a51_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a51_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a51_PORT_A_byte_mask, MD1_ram_block1a51_clock_0, , , );
MD1_ram_block1a51_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a51_PORT_A_data_out = MEMORY(MD1_ram_block1a51_PORT_A_data_in_reg, , MD1_ram_block1a51_PORT_A_address_reg, , MD1_ram_block1a51_PORT_A_write_enable_reg, , MD1_ram_block1a51_PORT_A_byte_mask_reg, , MD1_ram_block1a51_clock_0, , , , , );
MD1_ram_block1a51 = MD1_ram_block1a51_PORT_A_data_out[0];


--MD1_ram_block1a115 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a115 at M4K_X39_Y11
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a115_PORT_A_data_in = H1_M_st_data[19];
MD1_ram_block1a115_PORT_A_data_in_reg = DFFE(MD1_ram_block1a115_PORT_A_data_in, MD1_ram_block1a115_clock_0, , , );
MD1_ram_block1a115_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a115_PORT_A_address_reg = DFFE(MD1_ram_block1a115_PORT_A_address, MD1_ram_block1a115_clock_0, , , );
MD1_ram_block1a115_PORT_A_write_enable = ND1L4;
MD1_ram_block1a115_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a115_PORT_A_write_enable, MD1_ram_block1a115_clock_0, , , );
MD1_ram_block1a115_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a115_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a115_PORT_A_byte_mask, MD1_ram_block1a115_clock_0, , , );
MD1_ram_block1a115_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a115_PORT_A_data_out = MEMORY(MD1_ram_block1a115_PORT_A_data_in_reg, , MD1_ram_block1a115_PORT_A_address_reg, , MD1_ram_block1a115_PORT_A_write_enable_reg, , MD1_ram_block1a115_PORT_A_byte_mask_reg, , MD1_ram_block1a115_clock_0, , , , , );
MD1_ram_block1a115 = MD1_ram_block1a115_PORT_A_data_out[0];


--PD1L02 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w19_n0_mux_dataout~25 at LCCOMB_X38_Y8_N10
PD1L02 = MD1_ram_block1a83 & MD1_ram_block1a19 & ( !MD1_address_reg_a[0] # !MD1_address_reg_a[1] & MD1_ram_block1a51 # MD1_address_reg_a[1] & (MD1_ram_block1a115) ) # !MD1_ram_block1a83 & MD1_ram_block1a19 & ( !MD1_address_reg_a[0] & !MD1_address_reg_a[1] # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & MD1_ram_block1a51 # MD1_address_reg_a[1] & (MD1_ram_block1a115)) ) # MD1_ram_block1a83 & !MD1_ram_block1a19 & ( !MD1_address_reg_a[0] & MD1_address_reg_a[1] # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & MD1_ram_block1a51 # MD1_address_reg_a[1] & (MD1_ram_block1a115)) ) # !MD1_ram_block1a83 & !MD1_ram_block1a19 & ( MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & MD1_ram_block1a51 # MD1_address_reg_a[1] & (MD1_ram_block1a115)) );


--J1_registered_cpu_data_master_readdata[19] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[19] at LCFF_X28_Y11_N11
J1_registered_cpu_data_master_readdata[19] = DFFEAS(J1L052, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[3] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[3] at LCFF_X24_Y9_N9
J1_dbs_8_reg_segment_2[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L3, M1_incoming_ext_flash_bus_data[3],  ,  , VCC);


--J1L331 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[19]~3189 at LCCOMB_X24_Y9_N8
J1L331 = !CB1_cpu_data_master_requests_sdram_s1 & (!M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_2[3]) # CB1_cpu_data_master_requests_sdram_s1 & J1_registered_cpu_data_master_readdata[19] & (!M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_2[3]);


--J1L431 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[19]~3190 at LCCOMB_X25_Y11_N8
J1L431 = J1L331 & ( !N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[19] );


--J1L531 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[19]~3191 at LCCOMB_X28_Y12_N0
J1L531 = J1L431 & PD1L02 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[19] ) # J1L431 & !PD1L02 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[19]) );


--J1_cpu_data_master_readdata[19] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[19] at LCCOMB_X29_Y13_N2
J1_cpu_data_master_readdata[19] = J1L531 & ( J1L021 & (!J1L881 # ZC1_q_a[19] & !L1L81) );


--VB1_q_b[9] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[9] at M4K_X31_Y20
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[9] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[9], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[12], H1_i_readdata_d1[14], H1_i_readdata_d1[18]);

--VB1_q_b[18] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[18] at M4K_X31_Y20
VB1_q_b[18] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[9], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[12], H1_i_readdata_d1[14], H1_i_readdata_d1[18]);

--VB1_q_b[14] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[14] at M4K_X31_Y20
VB1_q_b[14] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[9], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[12], H1_i_readdata_d1[14], H1_i_readdata_d1[18]);

--VB1_q_b[12] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[12] at M4K_X31_Y20
VB1_q_b[12] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[9], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[12], H1_i_readdata_d1[14], H1_i_readdata_d1[18]);


--H1L478 is std_2s60:inst|cpu:the_cpu|F_iw[9]~956 at LCCOMB_X32_Y24_N2
H1L478 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[9]);


--H1L8761 is std_2s60:inst|cpu:the_cpu|add~2372 at LCCOMB_X32_Y19_N2
H1L8761 = AMPP_FUNCTION(!H1_F_pc[1], H1L1761);

--H1L9761 is std_2s60:inst|cpu:the_cpu|add~2373 at LCCOMB_X32_Y19_N2
H1L9761 = AMPP_FUNCTION(!H1_F_pc[1], H1L1761);


--H1L2861 is std_2s60:inst|cpu:the_cpu|add~2376 at LCCOMB_X32_Y20_N2
H1L2861 = AMPP_FUNCTION(!H1L8761, !VB1_q_b[9], H1L5761);

--H1L3861 is std_2s60:inst|cpu:the_cpu|add~2377 at LCCOMB_X32_Y20_N2
H1L3861 = AMPP_FUNCTION(!H1L8761, !VB1_q_b[9], H1L5761);


--P1_timeout_occurred is std_2s60:inst|high_res_timer:the_high_res_timer|timeout_occurred at LCFF_X24_Y25_N19
P1_timeout_occurred = DFFEAS(P1L833, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--P1_control_register[0] is std_2s60:inst|high_res_timer:the_high_res_timer|control_register[0] at LCFF_X24_Y26_N11
P1_control_register[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_control_wr_strobe, H1_M_st_data[0],  ,  , VCC);


--H1_M_ipending_reg_nxt[3] is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[3] at LCCOMB_X23_Y24_N2
H1_M_ipending_reg_nxt[3] = AMPP_FUNCTION(!H1_M_ienable_reg[3], !P1_control_register[0], !CC1_oci_ienable[3], !P1_timeout_occurred);


--H1_F_issue is std_2s60:inst|cpu:the_cpu|F_issue at LCCOMB_X33_Y17_N12
H1_F_issue = AMPP_FUNCTION(!H1L998, !H1L898, !H1_D_valid, !H1_F_ic_hit);


--H1L83 is std_2s60:inst|cpu:the_cpu|D_ctrl_flush_pipe_always~328 at LCCOMB_X33_Y27_N20
H1L83 = AMPP_FUNCTION(!H1_D_iw[11], !H1_D_iw[13], !H1L55, !H1_D_iw[16], !H1_D_iw[15], !H1_D_iw[14]);


--H1L031 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1150 at LCCOMB_X30_Y27_N0
H1L031 = AMPP_FUNCTION(!H1_D_iw[1], !H1_D_iw[4], !H1_D_iw[3], !H1_D_iw[2], !H1_D_iw[5], !H1_D_iw[0]);


--H1_D_op_wrctl is std_2s60:inst|cpu:the_cpu|D_op_wrctl at LCCOMB_X28_Y27_N22
H1_D_op_wrctl = AMPP_FUNCTION(!H1_D_iw[16], !H1_D_iw[13], !H1L211, !H1_D_iw[14], !H1L9702);


--H1L93 is std_2s60:inst|cpu:the_cpu|D_ctrl_flush_pipe_always~329 at LCCOMB_X33_Y24_N30
H1L93 = AMPP_FUNCTION(!H1L031, !H1L83, !H1L34, !H1_D_op_wrctl, !H1L801);


--PC1_sr[34] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[34] at LCFF_X32_Y14_N29
PC1_sr[34] = AMPP_FUNCTION(A1L6, PC1L151, !D1L3, PC1L621);


--D1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode at LCFF_X36_Y16_N13
D1_jtag_debug_mode = AMPP_FUNCTION(A1L6, D1L43, AE1L3);


--WD5_Q[0] is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] at LCFF_X36_Y16_N31
WD5_Q[0] = AMPP_FUNCTION(A1L6, BE1_dffe1a[1], !D1L3, GND, D1L1);


--PC1L39 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1504 at LCCOMB_X33_Y15_N0
PC1L39 = AMPP_FUNCTION(!D1_jtag_debug_mode, !WD5_Q[0], !WD6_Q[0], !D1_jtag_debug_mode_usr1);


--PC1_sr[35] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[35] at LCFF_X32_Y14_N17
PC1_sr[35] = AMPP_FUNCTION(A1L6, PC1L101, !D1L3, PC1L69);


--PC1_dr_update2 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|dr_update2 at LCFF_X36_Y13_N11
PC1_dr_update2 = AMPP_FUNCTION(VD1L2, PC1L31);


--PC1_dr_update1 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|dr_update1 at LCFF_X36_Y13_N17
PC1_dr_update1 = AMPP_FUNCTION(VD1L2, PC1L11);


--PC1L29 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jxdr~0 at LCCOMB_X36_Y13_N12
PC1L29 = AMPP_FUNCTION(!PC1_dr_update1, !PC1_dr_update2);


--WD1_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1] at LCFF_X33_Y14_N31
WD1_Q[1] = AMPP_FUNCTION(A1L6, D1L22, !D1L3, D1L52);


--PC1_st_updateir is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updateir at LCFF_X33_Y15_N19
PC1_st_updateir = AMPP_FUNCTION(A1L6, PC1L981, PC1L9, A1L01);


--PC1L91 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[1]~0 at LCCOMB_X36_Y14_N8
PC1L91 = AMPP_FUNCTION(!PC1_st_updateir, !D1L2);


--WD1_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0] at LCFF_X33_Y14_N15
WD1_Q[0] = AMPP_FUNCTION(A1L6, D1L12, !D1L3, D1L52);


--PC1_sr[21] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[21] at LCFF_X33_Y13_N19
PC1_sr[21] = AMPP_FUNCTION(A1L6, PC1L251, !D1L3, PC1L621);


--PC1_sr[20] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[20] at LCFF_X33_Y13_N7
PC1_sr[20] = AMPP_FUNCTION(A1L6, PC1L351, !D1L3, PC1L621);


--PC1L95Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[19]~reg0 at LCFF_X32_Y12_N31
PC1L95Q = AMPP_FUNCTION(A1L01, PC1L06, PC1L39);


--PC1L75Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[18]~reg0 at LCFF_X32_Y12_N19
PC1L75Q = AMPP_FUNCTION(A1L01, PC1L85, PC1L39);


--FC1L11 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent~7 at LCCOMB_X32_Y12_N26
FC1L11 = AMPP_FUNCTION(!PC1L75Q, !FC1_probepresent, !PC1L95Q);


--BE1_dffe1a[7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|dffe1a[7] at LCFF_X34_Y15_N17
BE1_dffe1a[7] = AMPP_FUNCTION(A1L6, BE1_w_anode78w[3], !D1L3, D1L7);


--D1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q at LCFF_X36_Y15_N15
D1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(A1L6, D1L63, D1L83);


--D1L4 is sld_hub:sld_hub_inst|comb~7 at LCCOMB_X36_Y14_N4
D1L4 = AMPP_FUNCTION(!D1_OK_TO_UPDATE_IR_Q, !AE1_state[8], !WD5_Q[0]);


--AE1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] at LCFF_X37_Y15_N25
AE1_state[0] = AMPP_FUNCTION(A1L6, AE1L23);


--AE1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15] at LCFF_X37_Y15_N15
AE1_state[15] = AMPP_FUNCTION(A1L6, AE1L13, !A1L8);


--AE1L91 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 at LCCOMB_X36_Y15_N18
AE1L91 = AMPP_FUNCTION(!AE1_state[0], !AE1_state[15], !AE1_state[1], !AE1_state[8]);


--H1_E_ctrl_break is std_2s60:inst|cpu:the_cpu|E_ctrl_break at LCFF_X33_Y23_N17
H1_E_ctrl_break = AMPP_FUNCTION(VD1L2, H1L52, E1L4, H1_M_stall);


--CC1L91 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|take_action_ocireg~9 at LCCOMB_X30_Y13_N14
CC1L91 = AMPP_FUNCTION(!H1_hbreak_enabled, !H1_d_write, !L1L13, !L1L01, !CC1L51, !CC1L61);


--MD1_ram_block1a28 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a28 at M4K_X47_Y7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a28_PORT_A_data_in = H1_M_st_data[28];
MD1_ram_block1a28_PORT_A_data_in_reg = DFFE(MD1_ram_block1a28_PORT_A_data_in, MD1_ram_block1a28_clock_0, , , );
MD1_ram_block1a28_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a28_PORT_A_address_reg = DFFE(MD1_ram_block1a28_PORT_A_address, MD1_ram_block1a28_clock_0, , , );
MD1_ram_block1a28_PORT_A_write_enable = ND1L1;
MD1_ram_block1a28_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a28_PORT_A_write_enable, MD1_ram_block1a28_clock_0, , , );
MD1_ram_block1a28_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a28_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a28_PORT_A_byte_mask, MD1_ram_block1a28_clock_0, , , );
MD1_ram_block1a28_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a28_PORT_A_data_out = MEMORY(MD1_ram_block1a28_PORT_A_data_in_reg, , MD1_ram_block1a28_PORT_A_address_reg, , MD1_ram_block1a28_PORT_A_write_enable_reg, , MD1_ram_block1a28_PORT_A_byte_mask_reg, , MD1_ram_block1a28_clock_0, , , , , );
MD1_ram_block1a28 = MD1_ram_block1a28_PORT_A_data_out[0];


--MD1_ram_block1a92 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a92 at M4K_X31_Y3
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a92_PORT_A_data_in = H1_M_st_data[28];
MD1_ram_block1a92_PORT_A_data_in_reg = DFFE(MD1_ram_block1a92_PORT_A_data_in, MD1_ram_block1a92_clock_0, , , );
MD1_ram_block1a92_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a92_PORT_A_address_reg = DFFE(MD1_ram_block1a92_PORT_A_address, MD1_ram_block1a92_clock_0, , , );
MD1_ram_block1a92_PORT_A_write_enable = ND1L3;
MD1_ram_block1a92_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a92_PORT_A_write_enable, MD1_ram_block1a92_clock_0, , , );
MD1_ram_block1a92_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a92_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a92_PORT_A_byte_mask, MD1_ram_block1a92_clock_0, , , );
MD1_ram_block1a92_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a92_PORT_A_data_out = MEMORY(MD1_ram_block1a92_PORT_A_data_in_reg, , MD1_ram_block1a92_PORT_A_address_reg, , MD1_ram_block1a92_PORT_A_write_enable_reg, , MD1_ram_block1a92_PORT_A_byte_mask_reg, , MD1_ram_block1a92_clock_0, , , , , );
MD1_ram_block1a92 = MD1_ram_block1a92_PORT_A_data_out[0];


--MD1_ram_block1a60 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a60 at M4K_X31_Y14
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a60_PORT_A_data_in = H1_M_st_data[28];
MD1_ram_block1a60_PORT_A_data_in_reg = DFFE(MD1_ram_block1a60_PORT_A_data_in, MD1_ram_block1a60_clock_0, , , );
MD1_ram_block1a60_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a60_PORT_A_address_reg = DFFE(MD1_ram_block1a60_PORT_A_address, MD1_ram_block1a60_clock_0, , , );
MD1_ram_block1a60_PORT_A_write_enable = ND1L2;
MD1_ram_block1a60_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a60_PORT_A_write_enable, MD1_ram_block1a60_clock_0, , , );
MD1_ram_block1a60_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a60_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a60_PORT_A_byte_mask, MD1_ram_block1a60_clock_0, , , );
MD1_ram_block1a60_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a60_PORT_A_data_out = MEMORY(MD1_ram_block1a60_PORT_A_data_in_reg, , MD1_ram_block1a60_PORT_A_address_reg, , MD1_ram_block1a60_PORT_A_write_enable_reg, , MD1_ram_block1a60_PORT_A_byte_mask_reg, , MD1_ram_block1a60_clock_0, , , , , );
MD1_ram_block1a60 = MD1_ram_block1a60_PORT_A_data_out[0];


--MD1_ram_block1a124 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a124 at M4K_X39_Y13
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a124_PORT_A_data_in = H1_M_st_data[28];
MD1_ram_block1a124_PORT_A_data_in_reg = DFFE(MD1_ram_block1a124_PORT_A_data_in, MD1_ram_block1a124_clock_0, , , );
MD1_ram_block1a124_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a124_PORT_A_address_reg = DFFE(MD1_ram_block1a124_PORT_A_address, MD1_ram_block1a124_clock_0, , , );
MD1_ram_block1a124_PORT_A_write_enable = ND1L4;
MD1_ram_block1a124_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a124_PORT_A_write_enable, MD1_ram_block1a124_clock_0, , , );
MD1_ram_block1a124_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a124_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a124_PORT_A_byte_mask, MD1_ram_block1a124_clock_0, , , );
MD1_ram_block1a124_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a124_PORT_A_data_out = MEMORY(MD1_ram_block1a124_PORT_A_data_in_reg, , MD1_ram_block1a124_PORT_A_address_reg, , MD1_ram_block1a124_PORT_A_write_enable_reg, , MD1_ram_block1a124_PORT_A_byte_mask_reg, , MD1_ram_block1a124_clock_0, , , , , );
MD1_ram_block1a124 = MD1_ram_block1a124_PORT_A_data_out[0];


--PD1L92 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w28_n0_mux_dataout~25 at LCCOMB_X30_Y12_N14
PD1L92 = MD1_ram_block1a28 & MD1_ram_block1a124 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a60) # MD1_address_reg_a[1] & (MD1_ram_block1a92 # MD1_address_reg_a[0]) ) # !MD1_ram_block1a28 & MD1_ram_block1a124 & ( !MD1_address_reg_a[1] & MD1_address_reg_a[0] & MD1_ram_block1a60 # MD1_address_reg_a[1] & (MD1_ram_block1a92 # MD1_address_reg_a[0]) ) # MD1_ram_block1a28 & !MD1_ram_block1a124 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a60) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & (MD1_ram_block1a92) ) # !MD1_ram_block1a28 & !MD1_ram_block1a124 & ( !MD1_address_reg_a[1] & MD1_address_reg_a[0] & MD1_ram_block1a60 # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & (MD1_ram_block1a92) );


--J1_registered_cpu_data_master_readdata[28] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[28] at LCFF_X29_Y11_N31
J1_registered_cpu_data_master_readdata[28] = DFFEAS(J1L952, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L071 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[28]~3192 at LCCOMB_X24_Y10_N18
J1L071 = CB1_cpu_data_master_requests_sdram_s1 & M1_cpu_data_master_requests_ext_flash_s1 & ( M1_incoming_ext_flash_bus_data[4] & J1_registered_cpu_data_master_readdata[28] ) # !CB1_cpu_data_master_requests_sdram_s1 & M1_cpu_data_master_requests_ext_flash_s1 & ( M1_incoming_ext_flash_bus_data[4] ) # CB1_cpu_data_master_requests_sdram_s1 & !M1_cpu_data_master_requests_ext_flash_s1 & ( J1_registered_cpu_data_master_readdata[28] ) # !CB1_cpu_data_master_requests_sdram_s1 & !M1_cpu_data_master_requests_ext_flash_s1;


--J1L171 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[28]~3193 at LCCOMB_X25_Y10_N26
J1L171 = N1_cpu_data_master_requests_lan91c111_s1 & ( J1L071 & N1_incoming_ext_ram_bus_data[28] ) # !N1_cpu_data_master_requests_lan91c111_s1 & ( J1L071 & (!N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[28]) );


--J1L271 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[28]~3194 at LCCOMB_X25_Y9_N20
J1L271 = S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & PD1L92 & ( J1L171 & J1_registered_cpu_data_master_readdata[28] ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & PD1L92 & ( J1L171 ) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !PD1L92 & ( J1L171 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1_registered_cpu_data_master_readdata[28] ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !PD1L92 & ( J1L171 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 );


--J1_cpu_data_master_readdata[28] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[28] at LCCOMB_X25_Y9_N10
J1_cpu_data_master_readdata[28] = J1L021 & J1L271 & ( !J1L881 # ZC1_q_a[28] & !L1L81 );


--J1_registered_cpu_data_master_readdata[12] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[12] at LCFF_X24_Y10_N15
J1_registered_cpu_data_master_readdata[12] = DFFEAS(J1L342, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--MD1_ram_block1a12 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a12 at M4K_X8_Y7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a12_PORT_A_data_in = H1_M_st_data[12];
MD1_ram_block1a12_PORT_A_data_in_reg = DFFE(MD1_ram_block1a12_PORT_A_data_in, MD1_ram_block1a12_clock_0, , , );
MD1_ram_block1a12_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a12_PORT_A_address_reg = DFFE(MD1_ram_block1a12_PORT_A_address, MD1_ram_block1a12_clock_0, , , );
MD1_ram_block1a12_PORT_A_write_enable = ND1L1;
MD1_ram_block1a12_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a12_PORT_A_write_enable, MD1_ram_block1a12_clock_0, , , );
MD1_ram_block1a12_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a12_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a12_PORT_A_byte_mask, MD1_ram_block1a12_clock_0, , , );
MD1_ram_block1a12_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a12_PORT_A_data_out = MEMORY(MD1_ram_block1a12_PORT_A_data_in_reg, , MD1_ram_block1a12_PORT_A_address_reg, , MD1_ram_block1a12_PORT_A_write_enable_reg, , MD1_ram_block1a12_PORT_A_byte_mask_reg, , MD1_ram_block1a12_clock_0, , , , , );
MD1_ram_block1a12 = MD1_ram_block1a12_PORT_A_data_out[0];


--MD1_ram_block1a76 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a76 at M4K_X8_Y5
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a76_PORT_A_data_in = H1_M_st_data[12];
MD1_ram_block1a76_PORT_A_data_in_reg = DFFE(MD1_ram_block1a76_PORT_A_data_in, MD1_ram_block1a76_clock_0, , , );
MD1_ram_block1a76_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a76_PORT_A_address_reg = DFFE(MD1_ram_block1a76_PORT_A_address, MD1_ram_block1a76_clock_0, , , );
MD1_ram_block1a76_PORT_A_write_enable = ND1L3;
MD1_ram_block1a76_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a76_PORT_A_write_enable, MD1_ram_block1a76_clock_0, , , );
MD1_ram_block1a76_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a76_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a76_PORT_A_byte_mask, MD1_ram_block1a76_clock_0, , , );
MD1_ram_block1a76_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a76_PORT_A_data_out = MEMORY(MD1_ram_block1a76_PORT_A_data_in_reg, , MD1_ram_block1a76_PORT_A_address_reg, , MD1_ram_block1a76_PORT_A_write_enable_reg, , MD1_ram_block1a76_PORT_A_byte_mask_reg, , MD1_ram_block1a76_clock_0, , , , , );
MD1_ram_block1a76 = MD1_ram_block1a76_PORT_A_data_out[0];


--MD1_ram_block1a44 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a44 at M4K_X8_Y8
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a44_PORT_A_data_in = H1_M_st_data[12];
MD1_ram_block1a44_PORT_A_data_in_reg = DFFE(MD1_ram_block1a44_PORT_A_data_in, MD1_ram_block1a44_clock_0, , , );
MD1_ram_block1a44_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a44_PORT_A_address_reg = DFFE(MD1_ram_block1a44_PORT_A_address, MD1_ram_block1a44_clock_0, , , );
MD1_ram_block1a44_PORT_A_write_enable = ND1L2;
MD1_ram_block1a44_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a44_PORT_A_write_enable, MD1_ram_block1a44_clock_0, , , );
MD1_ram_block1a44_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a44_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a44_PORT_A_byte_mask, MD1_ram_block1a44_clock_0, , , );
MD1_ram_block1a44_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a44_PORT_A_data_out = MEMORY(MD1_ram_block1a44_PORT_A_data_in_reg, , MD1_ram_block1a44_PORT_A_address_reg, , MD1_ram_block1a44_PORT_A_write_enable_reg, , MD1_ram_block1a44_PORT_A_byte_mask_reg, , MD1_ram_block1a44_clock_0, , , , , );
MD1_ram_block1a44 = MD1_ram_block1a44_PORT_A_data_out[0];


--MD1_ram_block1a108 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a108 at M4K_X8_Y9
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a108_PORT_A_data_in = H1_M_st_data[12];
MD1_ram_block1a108_PORT_A_data_in_reg = DFFE(MD1_ram_block1a108_PORT_A_data_in, MD1_ram_block1a108_clock_0, , , );
MD1_ram_block1a108_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a108_PORT_A_address_reg = DFFE(MD1_ram_block1a108_PORT_A_address, MD1_ram_block1a108_clock_0, , , );
MD1_ram_block1a108_PORT_A_write_enable = ND1L4;
MD1_ram_block1a108_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a108_PORT_A_write_enable, MD1_ram_block1a108_clock_0, , , );
MD1_ram_block1a108_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a108_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a108_PORT_A_byte_mask, MD1_ram_block1a108_clock_0, , , );
MD1_ram_block1a108_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a108_PORT_A_data_out = MEMORY(MD1_ram_block1a108_PORT_A_data_in_reg, , MD1_ram_block1a108_PORT_A_address_reg, , MD1_ram_block1a108_PORT_A_write_enable_reg, , MD1_ram_block1a108_PORT_A_byte_mask_reg, , MD1_ram_block1a108_clock_0, , , , , );
MD1_ram_block1a108 = MD1_ram_block1a108_PORT_A_data_out[0];


--PD1L31 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w12_n0_mux_dataout~25 at LCCOMB_X23_Y8_N16
PD1L31 = MD1_ram_block1a108 & MD1_ram_block1a12 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a76) # MD1_address_reg_a[0] & (MD1_ram_block1a44 # MD1_address_reg_a[1]) ) # !MD1_ram_block1a108 & MD1_ram_block1a12 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a76) # MD1_address_reg_a[0] & !MD1_address_reg_a[1] & (MD1_ram_block1a44) ) # MD1_ram_block1a108 & !MD1_ram_block1a12 & ( !MD1_address_reg_a[0] & MD1_address_reg_a[1] & MD1_ram_block1a76 # MD1_address_reg_a[0] & (MD1_ram_block1a44 # MD1_address_reg_a[1]) ) # !MD1_ram_block1a108 & !MD1_ram_block1a12 & ( !MD1_address_reg_a[0] & MD1_address_reg_a[1] & MD1_ram_block1a76 # MD1_address_reg_a[0] & !MD1_address_reg_a[1] & (MD1_ram_block1a44) );


--J1_dbs_8_reg_segment_1[4] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[4] at LCFF_X24_Y10_N5
J1_dbs_8_reg_segment_1[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L2, M1_incoming_ext_flash_bus_data[4],  ,  , VCC);


--J1L99 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~3195 at LCCOMB_X24_Y10_N4
J1L99 = J1_dbs_8_reg_segment_1[4] & M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[12] ) # J1_dbs_8_reg_segment_1[4] & !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[12] ) # !J1_dbs_8_reg_segment_1[4] & !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[12] );


--J1L001 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~3196 at LCCOMB_X24_Y10_N2
J1L001 = N1_cpu_data_master_requests_ext_ram_s1 & J1L99 & ( N1_incoming_ext_ram_bus_data[12] ) # !N1_cpu_data_master_requests_ext_ram_s1 & J1L99 & ( !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[12] );


--P1_readdata[12] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[12] at LCFF_X25_Y25_N1
P1_readdata[12] = DFFEAS(P1_read_mux_out[12], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L101 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~3197 at LCCOMB_X24_Y21_N6
J1L101 = PD1L31 & ( J1L001 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[12]) ) # !PD1L31 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L001 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[12]) );


--FB1_readdata[12] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[12] at LCFF_X25_Y27_N31
FB1_readdata[12] = DFFEAS(FB1_read_mux_out[12], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L201 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~3198 at LCCOMB_X24_Y21_N20
J1L201 = J1L101 & GB1_cpu_data_master_requests_sys_clk_timer_s1 & ( FB1_readdata[12] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[12]) ) # J1L101 & !GB1_cpu_data_master_requests_sys_clk_timer_s1 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[12] );


--J1_cpu_data_master_readdata[12] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12] at LCCOMB_X24_Y21_N28
J1_cpu_data_master_readdata[12] = J1L881 & J1L201 & ( J1L681 & ZC1_q_a[12] & !L1L81 & J1L88 ) # !J1L881 & J1L201 & ( J1L681 & J1L88 );


--RD1_readdata[4] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[4] at LCFF_X27_Y29_N25
RD1_readdata[4] = DFFEAS(RD1_selected_read_data[4], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--P1_readdata[4] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[4] at LCFF_X24_Y29_N7
P1_readdata[4] = DFFEAS(P1_read_mux_out[4], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L25 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]~3199 at LCCOMB_X24_Y18_N12
J1L25 = J1L681 & LB1_cpu_data_master_qualified_request_uart1_s1 & ( RD1_readdata[4] & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[4]) ) # J1L681 & !LB1_cpu_data_master_qualified_request_uart1_s1 & ( !Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[4] );


--FB1_readdata[4] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[4] at LCFF_X25_Y27_N13
FB1_readdata[4] = DFFEAS(FB1_read_mux_out[4], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_registered_cpu_data_master_readdata[4] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[4] at LCFF_X23_Y18_N15
J1_registered_cpu_data_master_readdata[4] = DFFEAS(J1L532, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L35 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]~3200 at LCCOMB_X24_Y18_N10
J1L35 = FB1_readdata[4] & GB1_cpu_data_master_requests_sys_clk_timer_s1 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[4] ) # FB1_readdata[4] & !GB1_cpu_data_master_requests_sys_clk_timer_s1 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[4] ) # !FB1_readdata[4] & !GB1_cpu_data_master_requests_sys_clk_timer_s1 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[4] );


--MD1_ram_block1a4 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a4 at M4K_X39_Y37
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a4_PORT_A_data_in = H1_M_st_data[4];
MD1_ram_block1a4_PORT_A_data_in_reg = DFFE(MD1_ram_block1a4_PORT_A_data_in, MD1_ram_block1a4_clock_0, , , );
MD1_ram_block1a4_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a4_PORT_A_address_reg = DFFE(MD1_ram_block1a4_PORT_A_address, MD1_ram_block1a4_clock_0, , , );
MD1_ram_block1a4_PORT_A_write_enable = ND1L1;
MD1_ram_block1a4_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a4_PORT_A_write_enable, MD1_ram_block1a4_clock_0, , , );
MD1_ram_block1a4_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a4_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a4_PORT_A_byte_mask, MD1_ram_block1a4_clock_0, , , );
MD1_ram_block1a4_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a4_PORT_A_data_out = MEMORY(MD1_ram_block1a4_PORT_A_data_in_reg, , MD1_ram_block1a4_PORT_A_address_reg, , MD1_ram_block1a4_PORT_A_write_enable_reg, , MD1_ram_block1a4_PORT_A_byte_mask_reg, , MD1_ram_block1a4_clock_0, , , , , );
MD1_ram_block1a4 = MD1_ram_block1a4_PORT_A_data_out[0];


--MD1_ram_block1a68 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a68 at M4K_X39_Y35
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a68_PORT_A_data_in = H1_M_st_data[4];
MD1_ram_block1a68_PORT_A_data_in_reg = DFFE(MD1_ram_block1a68_PORT_A_data_in, MD1_ram_block1a68_clock_0, , , );
MD1_ram_block1a68_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a68_PORT_A_address_reg = DFFE(MD1_ram_block1a68_PORT_A_address, MD1_ram_block1a68_clock_0, , , );
MD1_ram_block1a68_PORT_A_write_enable = ND1L3;
MD1_ram_block1a68_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a68_PORT_A_write_enable, MD1_ram_block1a68_clock_0, , , );
MD1_ram_block1a68_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a68_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a68_PORT_A_byte_mask, MD1_ram_block1a68_clock_0, , , );
MD1_ram_block1a68_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a68_PORT_A_data_out = MEMORY(MD1_ram_block1a68_PORT_A_data_in_reg, , MD1_ram_block1a68_PORT_A_address_reg, , MD1_ram_block1a68_PORT_A_write_enable_reg, , MD1_ram_block1a68_PORT_A_byte_mask_reg, , MD1_ram_block1a68_clock_0, , , , , );
MD1_ram_block1a68 = MD1_ram_block1a68_PORT_A_data_out[0];


--MD1_ram_block1a36 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a36 at M4K_X39_Y36
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a36_PORT_A_data_in = H1_M_st_data[4];
MD1_ram_block1a36_PORT_A_data_in_reg = DFFE(MD1_ram_block1a36_PORT_A_data_in, MD1_ram_block1a36_clock_0, , , );
MD1_ram_block1a36_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a36_PORT_A_address_reg = DFFE(MD1_ram_block1a36_PORT_A_address, MD1_ram_block1a36_clock_0, , , );
MD1_ram_block1a36_PORT_A_write_enable = ND1L2;
MD1_ram_block1a36_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a36_PORT_A_write_enable, MD1_ram_block1a36_clock_0, , , );
MD1_ram_block1a36_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a36_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a36_PORT_A_byte_mask, MD1_ram_block1a36_clock_0, , , );
MD1_ram_block1a36_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a36_PORT_A_data_out = MEMORY(MD1_ram_block1a36_PORT_A_data_in_reg, , MD1_ram_block1a36_PORT_A_address_reg, , MD1_ram_block1a36_PORT_A_write_enable_reg, , MD1_ram_block1a36_PORT_A_byte_mask_reg, , MD1_ram_block1a36_clock_0, , , , , );
MD1_ram_block1a36 = MD1_ram_block1a36_PORT_A_data_out[0];


--MD1_ram_block1a100 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a100 at M4K_X39_Y34
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a100_PORT_A_data_in = H1_M_st_data[4];
MD1_ram_block1a100_PORT_A_data_in_reg = DFFE(MD1_ram_block1a100_PORT_A_data_in, MD1_ram_block1a100_clock_0, , , );
MD1_ram_block1a100_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a100_PORT_A_address_reg = DFFE(MD1_ram_block1a100_PORT_A_address, MD1_ram_block1a100_clock_0, , , );
MD1_ram_block1a100_PORT_A_write_enable = ND1L4;
MD1_ram_block1a100_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a100_PORT_A_write_enable, MD1_ram_block1a100_clock_0, , , );
MD1_ram_block1a100_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a100_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a100_PORT_A_byte_mask, MD1_ram_block1a100_clock_0, , , );
MD1_ram_block1a100_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a100_PORT_A_data_out = MEMORY(MD1_ram_block1a100_PORT_A_data_in_reg, , MD1_ram_block1a100_PORT_A_address_reg, , MD1_ram_block1a100_PORT_A_write_enable_reg, , MD1_ram_block1a100_PORT_A_byte_mask_reg, , MD1_ram_block1a100_clock_0, , , , , );
MD1_ram_block1a100 = MD1_ram_block1a100_PORT_A_data_out[0];


--PD1L5 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w4_n0_mux_dataout~25 at LCCOMB_X38_Y33_N20
PD1L5 = MD1_ram_block1a100 & MD1_ram_block1a36 & ( !MD1_address_reg_a[1] & MD1_ram_block1a4 # MD1_address_reg_a[1] & (MD1_ram_block1a68) # MD1_address_reg_a[0] ) # !MD1_ram_block1a100 & MD1_ram_block1a36 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & MD1_ram_block1a4 # MD1_address_reg_a[1] & (MD1_ram_block1a68)) # MD1_address_reg_a[0] & !MD1_address_reg_a[1] ) # MD1_ram_block1a100 & !MD1_ram_block1a36 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & MD1_ram_block1a4 # MD1_address_reg_a[1] & (MD1_ram_block1a68)) # MD1_address_reg_a[0] & MD1_address_reg_a[1] ) # !MD1_ram_block1a100 & !MD1_ram_block1a36 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & MD1_ram_block1a4 # MD1_address_reg_a[1] & (MD1_ram_block1a68)) );


--J1_dbs_8_reg_segment_0[4] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[4] at LCFF_X23_Y17_N17
J1_dbs_8_reg_segment_0[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L1, M1_incoming_ext_flash_bus_data[4],  ,  , VCC);


--J1L45 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]~3201 at LCCOMB_X23_Y17_N16
J1L45 = J1_dbs_8_reg_segment_0[4] & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[4] ) # !J1_dbs_8_reg_segment_0[4] & ( !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[4]) );


--J1L55 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]~3202 at LCCOMB_X21_Y18_N0
J1L55 = N1_cpu_data_master_requests_ext_ram_s1 & J1L45 & ( N1_incoming_ext_ram_bus_data[4] ) # !N1_cpu_data_master_requests_ext_ram_s1 & J1L45 & ( !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[4] );


--J1L65 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]~3203 at LCCOMB_X23_Y18_N28
J1L65 = U1L23 & PD1L5 & ( T1_readdata[4] & J1L55 ) # !U1L23 & PD1L5 & ( J1L55 ) # U1L23 & !PD1L5 & ( T1_readdata[4] & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L55 ) # !U1L23 & !PD1L5 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L55 );


--CC1_oci_ienable[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4] at LCFF_X26_Y13_N17
CC1_oci_ienable[4] = AMPP_FUNCTION(VD1L2, CC1L11, E1L4, GND, CC1L81);


--K1L021 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata~1325 at LCCOMB_X25_Y18_N10
K1L021 = L1L81 & CC1L51 & ( !CC1_oci_ienable[4] & L1L01 & CC1L61 ) # !L1L81 & CC1L51 & ( ZC1_q_a[4] ) # !L1L81 & !CC1L51 & ( ZC1_q_a[4] );


--J1_cpu_data_master_readdata[4] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4] at LCCOMB_X24_Y18_N20
J1_cpu_data_master_readdata[4] = J1L15 & J1L65 & ( J1L35 & J1L25 & (!L1_cpu_data_master_requests_cpu_jtag_debug_module # K1L021) );


--MD1_ram_block1a20 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a20 at M4K_X47_Y5
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a20_PORT_A_data_in = H1_M_st_data[20];
MD1_ram_block1a20_PORT_A_data_in_reg = DFFE(MD1_ram_block1a20_PORT_A_data_in, MD1_ram_block1a20_clock_0, , , );
MD1_ram_block1a20_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a20_PORT_A_address_reg = DFFE(MD1_ram_block1a20_PORT_A_address, MD1_ram_block1a20_clock_0, , , );
MD1_ram_block1a20_PORT_A_write_enable = ND1L1;
MD1_ram_block1a20_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a20_PORT_A_write_enable, MD1_ram_block1a20_clock_0, , , );
MD1_ram_block1a20_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a20_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a20_PORT_A_byte_mask, MD1_ram_block1a20_clock_0, , , );
MD1_ram_block1a20_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a20_PORT_A_data_out = MEMORY(MD1_ram_block1a20_PORT_A_data_in_reg, , MD1_ram_block1a20_PORT_A_address_reg, , MD1_ram_block1a20_PORT_A_write_enable_reg, , MD1_ram_block1a20_PORT_A_byte_mask_reg, , MD1_ram_block1a20_clock_0, , , , , );
MD1_ram_block1a20 = MD1_ram_block1a20_PORT_A_data_out[0];


--MD1_ram_block1a84 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a84 at M4K_X47_Y15
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a84_PORT_A_data_in = H1_M_st_data[20];
MD1_ram_block1a84_PORT_A_data_in_reg = DFFE(MD1_ram_block1a84_PORT_A_data_in, MD1_ram_block1a84_clock_0, , , );
MD1_ram_block1a84_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a84_PORT_A_address_reg = DFFE(MD1_ram_block1a84_PORT_A_address, MD1_ram_block1a84_clock_0, , , );
MD1_ram_block1a84_PORT_A_write_enable = ND1L3;
MD1_ram_block1a84_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a84_PORT_A_write_enable, MD1_ram_block1a84_clock_0, , , );
MD1_ram_block1a84_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a84_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a84_PORT_A_byte_mask, MD1_ram_block1a84_clock_0, , , );
MD1_ram_block1a84_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a84_PORT_A_data_out = MEMORY(MD1_ram_block1a84_PORT_A_data_in_reg, , MD1_ram_block1a84_PORT_A_address_reg, , MD1_ram_block1a84_PORT_A_write_enable_reg, , MD1_ram_block1a84_PORT_A_byte_mask_reg, , MD1_ram_block1a84_clock_0, , , , , );
MD1_ram_block1a84 = MD1_ram_block1a84_PORT_A_data_out[0];


--MD1_ram_block1a52 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a52 at M4K_X47_Y18
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a52_PORT_A_data_in = H1_M_st_data[20];
MD1_ram_block1a52_PORT_A_data_in_reg = DFFE(MD1_ram_block1a52_PORT_A_data_in, MD1_ram_block1a52_clock_0, , , );
MD1_ram_block1a52_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a52_PORT_A_address_reg = DFFE(MD1_ram_block1a52_PORT_A_address, MD1_ram_block1a52_clock_0, , , );
MD1_ram_block1a52_PORT_A_write_enable = ND1L2;
MD1_ram_block1a52_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a52_PORT_A_write_enable, MD1_ram_block1a52_clock_0, , , );
MD1_ram_block1a52_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a52_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a52_PORT_A_byte_mask, MD1_ram_block1a52_clock_0, , , );
MD1_ram_block1a52_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a52_PORT_A_data_out = MEMORY(MD1_ram_block1a52_PORT_A_data_in_reg, , MD1_ram_block1a52_PORT_A_address_reg, , MD1_ram_block1a52_PORT_A_write_enable_reg, , MD1_ram_block1a52_PORT_A_byte_mask_reg, , MD1_ram_block1a52_clock_0, , , , , );
MD1_ram_block1a52 = MD1_ram_block1a52_PORT_A_data_out[0];


--MD1_ram_block1a116 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a116 at M4K_X47_Y10
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a116_PORT_A_data_in = H1_M_st_data[20];
MD1_ram_block1a116_PORT_A_data_in_reg = DFFE(MD1_ram_block1a116_PORT_A_data_in, MD1_ram_block1a116_clock_0, , , );
MD1_ram_block1a116_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a116_PORT_A_address_reg = DFFE(MD1_ram_block1a116_PORT_A_address, MD1_ram_block1a116_clock_0, , , );
MD1_ram_block1a116_PORT_A_write_enable = ND1L4;
MD1_ram_block1a116_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a116_PORT_A_write_enable, MD1_ram_block1a116_clock_0, , , );
MD1_ram_block1a116_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a116_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a116_PORT_A_byte_mask, MD1_ram_block1a116_clock_0, , , );
MD1_ram_block1a116_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a116_PORT_A_data_out = MEMORY(MD1_ram_block1a116_PORT_A_data_in_reg, , MD1_ram_block1a116_PORT_A_address_reg, , MD1_ram_block1a116_PORT_A_write_enable_reg, , MD1_ram_block1a116_PORT_A_byte_mask_reg, , MD1_ram_block1a116_clock_0, , , , , );
MD1_ram_block1a116 = MD1_ram_block1a116_PORT_A_data_out[0];


--PD1L12 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w20_n0_mux_dataout~25 at LCCOMB_X46_Y10_N0
PD1L12 = MD1_ram_block1a84 & MD1_ram_block1a20 & ( !MD1_address_reg_a[0] # !MD1_address_reg_a[1] & (MD1_ram_block1a52) # MD1_address_reg_a[1] & MD1_ram_block1a116 ) # !MD1_ram_block1a84 & MD1_ram_block1a20 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1]) # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a52) # MD1_address_reg_a[1] & MD1_ram_block1a116) ) # MD1_ram_block1a84 & !MD1_ram_block1a20 & ( !MD1_address_reg_a[0] & (MD1_address_reg_a[1]) # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a52) # MD1_address_reg_a[1] & MD1_ram_block1a116) ) # !MD1_ram_block1a84 & !MD1_ram_block1a20 & ( MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a52) # MD1_address_reg_a[1] & MD1_ram_block1a116) );


--J1_registered_cpu_data_master_readdata[20] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[20] at LCFF_X28_Y12_N5
J1_registered_cpu_data_master_readdata[20] = DFFEAS(J1L152, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[4] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[4] at LCFF_X24_Y9_N15
J1_dbs_8_reg_segment_2[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L3, M1_incoming_ext_flash_bus_data[4],  ,  , VCC);


--J1L731 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[20]~3204 at LCCOMB_X24_Y9_N14
J1L731 = J1_registered_cpu_data_master_readdata[20] & ( !M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_2[4] ) # !J1_registered_cpu_data_master_readdata[20] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_2[4]) );


--J1L831 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[20]~3205 at LCCOMB_X24_Y9_N0
J1L831 = J1L731 & ( !N1_cpu_data_master_requests_lan91c111_s1 & !N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[20] );


--J1L931 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[20]~3206 at LCCOMB_X28_Y12_N20
J1L931 = PD1L12 & ( J1L831 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[20]) ) # !PD1L12 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L831 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[20]) );


--J1_cpu_data_master_readdata[20] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[20] at LCCOMB_X29_Y13_N16
J1_cpu_data_master_readdata[20] = L1L81 & J1L931 & ( J1L281 & !J1L881 ) # !L1L81 & J1L931 & ( J1L281 & (!J1L881 # ZC1_q_a[20]) );


--VB1_q_b[10] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[10] at M4K_X31_Y16
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[10] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[10], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[17], H1_i_readdata_d1[21], H1_i_readdata_d1[28]);

--VB1_q_b[28] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[28] at M4K_X31_Y16
VB1_q_b[28] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[10], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[17], H1_i_readdata_d1[21], H1_i_readdata_d1[28]);

--VB1_q_b[21] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[21] at M4K_X31_Y16
VB1_q_b[21] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[10], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[17], H1_i_readdata_d1[21], H1_i_readdata_d1[28]);

--VB1_q_b[17] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[17] at M4K_X31_Y16
VB1_q_b[17] = AMPP_FUNCTION(GND, GND, VD1L2, VD1L2, H1L3981, H1_M_stall, H1_i_readdata_d1[10], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L738, H1L838, H1L938, H1L848, H1L948, H1L058, H1L158, H1L258, H1L358, H1L558, H1_i_readdata_d1[17], H1_i_readdata_d1[21], H1_i_readdata_d1[28]);


--H1L578 is std_2s60:inst|cpu:the_cpu|F_iw[10]~957 at LCCOMB_X30_Y23_N8
H1L578 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[10]);


--H1L6861 is std_2s60:inst|cpu:the_cpu|add~2380 at LCCOMB_X32_Y19_N4
H1L6861 = AMPP_FUNCTION(!H1_F_pc[2], H1L9761);

--H1L7861 is std_2s60:inst|cpu:the_cpu|add~2381 at LCCOMB_X32_Y19_N4
H1L7861 = AMPP_FUNCTION(!H1_F_pc[2], H1L9761);


--H1L0961 is std_2s60:inst|cpu:the_cpu|add~2384 at LCCOMB_X32_Y20_N4
H1L0961 = AMPP_FUNCTION(!H1L6861, !VB1_q_b[10], H1L3861);

--H1L1961 is std_2s60:inst|cpu:the_cpu|add~2385 at LCCOMB_X32_Y20_N4
H1L1961 = AMPP_FUNCTION(!H1L6861, !VB1_q_b[10], H1L3861);


--RD1_irq is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|irq at LCFF_X27_Y28_N13
RD1_irq = DFFEAS(RD1_qualified_irq, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--H1_M_ipending_reg_nxt[4] is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[4] at LCCOMB_X24_Y18_N24
H1_M_ipending_reg_nxt[4] = AMPP_FUNCTION(!CC1_oci_ienable[4], !H1_M_ienable_reg[4], !RD1_irq);


--MD1_ram_block1a29 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a29 at M4K_X47_Y20
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a29_PORT_A_data_in = H1_M_st_data[29];
MD1_ram_block1a29_PORT_A_data_in_reg = DFFE(MD1_ram_block1a29_PORT_A_data_in, MD1_ram_block1a29_clock_0, , , );
MD1_ram_block1a29_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a29_PORT_A_address_reg = DFFE(MD1_ram_block1a29_PORT_A_address, MD1_ram_block1a29_clock_0, , , );
MD1_ram_block1a29_PORT_A_write_enable = ND1L1;
MD1_ram_block1a29_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a29_PORT_A_write_enable, MD1_ram_block1a29_clock_0, , , );
MD1_ram_block1a29_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a29_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a29_PORT_A_byte_mask, MD1_ram_block1a29_clock_0, , , );
MD1_ram_block1a29_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a29_PORT_A_data_out = MEMORY(MD1_ram_block1a29_PORT_A_data_in_reg, , MD1_ram_block1a29_PORT_A_address_reg, , MD1_ram_block1a29_PORT_A_write_enable_reg, , MD1_ram_block1a29_PORT_A_byte_mask_reg, , MD1_ram_block1a29_clock_0, , , , , );
MD1_ram_block1a29 = MD1_ram_block1a29_PORT_A_data_out[0];


--MD1_ram_block1a93 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a93 at M4K_X47_Y17
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a93_PORT_A_data_in = H1_M_st_data[29];
MD1_ram_block1a93_PORT_A_data_in_reg = DFFE(MD1_ram_block1a93_PORT_A_data_in, MD1_ram_block1a93_clock_0, , , );
MD1_ram_block1a93_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a93_PORT_A_address_reg = DFFE(MD1_ram_block1a93_PORT_A_address, MD1_ram_block1a93_clock_0, , , );
MD1_ram_block1a93_PORT_A_write_enable = ND1L3;
MD1_ram_block1a93_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a93_PORT_A_write_enable, MD1_ram_block1a93_clock_0, , , );
MD1_ram_block1a93_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a93_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a93_PORT_A_byte_mask, MD1_ram_block1a93_clock_0, , , );
MD1_ram_block1a93_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a93_PORT_A_data_out = MEMORY(MD1_ram_block1a93_PORT_A_data_in_reg, , MD1_ram_block1a93_PORT_A_address_reg, , MD1_ram_block1a93_PORT_A_write_enable_reg, , MD1_ram_block1a93_PORT_A_byte_mask_reg, , MD1_ram_block1a93_clock_0, , , , , );
MD1_ram_block1a93 = MD1_ram_block1a93_PORT_A_data_out[0];


--MD1_ram_block1a61 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a61 at M4K_X47_Y25
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a61_PORT_A_data_in = H1_M_st_data[29];
MD1_ram_block1a61_PORT_A_data_in_reg = DFFE(MD1_ram_block1a61_PORT_A_data_in, MD1_ram_block1a61_clock_0, , , );
MD1_ram_block1a61_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a61_PORT_A_address_reg = DFFE(MD1_ram_block1a61_PORT_A_address, MD1_ram_block1a61_clock_0, , , );
MD1_ram_block1a61_PORT_A_write_enable = ND1L2;
MD1_ram_block1a61_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a61_PORT_A_write_enable, MD1_ram_block1a61_clock_0, , , );
MD1_ram_block1a61_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a61_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a61_PORT_A_byte_mask, MD1_ram_block1a61_clock_0, , , );
MD1_ram_block1a61_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a61_PORT_A_data_out = MEMORY(MD1_ram_block1a61_PORT_A_data_in_reg, , MD1_ram_block1a61_PORT_A_address_reg, , MD1_ram_block1a61_PORT_A_write_enable_reg, , MD1_ram_block1a61_PORT_A_byte_mask_reg, , MD1_ram_block1a61_clock_0, , , , , );
MD1_ram_block1a61 = MD1_ram_block1a61_PORT_A_data_out[0];


--MD1_ram_block1a125 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a125 at M4K_X47_Y19
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a125_PORT_A_data_in = H1_M_st_data[29];
MD1_ram_block1a125_PORT_A_data_in_reg = DFFE(MD1_ram_block1a125_PORT_A_data_in, MD1_ram_block1a125_clock_0, , , );
MD1_ram_block1a125_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a125_PORT_A_address_reg = DFFE(MD1_ram_block1a125_PORT_A_address, MD1_ram_block1a125_clock_0, , , );
MD1_ram_block1a125_PORT_A_write_enable = ND1L4;
MD1_ram_block1a125_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a125_PORT_A_write_enable, MD1_ram_block1a125_clock_0, , , );
MD1_ram_block1a125_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a125_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a125_PORT_A_byte_mask, MD1_ram_block1a125_clock_0, , , );
MD1_ram_block1a125_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a125_PORT_A_data_out = MEMORY(MD1_ram_block1a125_PORT_A_data_in_reg, , MD1_ram_block1a125_PORT_A_address_reg, , MD1_ram_block1a125_PORT_A_write_enable_reg, , MD1_ram_block1a125_PORT_A_byte_mask_reg, , MD1_ram_block1a125_clock_0, , , , , );
MD1_ram_block1a125 = MD1_ram_block1a125_PORT_A_data_out[0];


--PD1L03 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w29_n0_mux_dataout~25 at LCCOMB_X46_Y17_N12
PD1L03 = MD1_ram_block1a125 & MD1_ram_block1a61 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a29) # MD1_address_reg_a[1] & MD1_ram_block1a93 # MD1_address_reg_a[0] ) # !MD1_ram_block1a125 & MD1_ram_block1a61 & ( !MD1_address_reg_a[1] & (MD1_address_reg_a[0] # MD1_ram_block1a29) # MD1_address_reg_a[1] & MD1_ram_block1a93 & (!MD1_address_reg_a[0]) ) # MD1_ram_block1a125 & !MD1_ram_block1a61 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a29 & !MD1_address_reg_a[0]) # MD1_address_reg_a[1] & (MD1_address_reg_a[0] # MD1_ram_block1a93) ) # !MD1_ram_block1a125 & !MD1_ram_block1a61 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a29) # MD1_address_reg_a[1] & MD1_ram_block1a93) );


--J1_registered_cpu_data_master_readdata[29] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[29] at LCFF_X26_Y12_N19
J1_registered_cpu_data_master_readdata[29] = DFFEAS(J1L062, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L471 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[29]~3207 at LCCOMB_X25_Y12_N28
J1L471 = M1_incoming_ext_flash_bus_data[5] & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[29] ) # !M1_incoming_ext_flash_bus_data[5] & ( !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[29]) );


--J1L571 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[29]~3208 at LCCOMB_X26_Y12_N10
J1L571 = J1L471 & ( !N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[29] );


--J1L671 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[29]~3209 at LCCOMB_X26_Y12_N4
J1L671 = S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & PD1L03 & ( J1L571 & J1_registered_cpu_data_master_readdata[29] ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & PD1L03 & ( J1L571 ) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !PD1L03 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L571 & J1_registered_cpu_data_master_readdata[29] ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !PD1L03 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L571 );


--J1_cpu_data_master_readdata[29] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[29] at LCCOMB_X27_Y12_N4
J1_cpu_data_master_readdata[29] = J1L671 & ( J1L021 & (!J1L881 # ZC1_q_a[29] & !L1L81) );


--J1_registered_cpu_data_master_readdata[13] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[13] at LCFF_X24_Y13_N17
J1_registered_cpu_data_master_readdata[13] = DFFEAS(J1L442, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--MD1_ram_block1a13 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a13 at M4K_X39_Y29
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a13_PORT_A_data_in = H1_M_st_data[13];
MD1_ram_block1a13_PORT_A_data_in_reg = DFFE(MD1_ram_block1a13_PORT_A_data_in, MD1_ram_block1a13_clock_0, , , );
MD1_ram_block1a13_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a13_PORT_A_address_reg = DFFE(MD1_ram_block1a13_PORT_A_address, MD1_ram_block1a13_clock_0, , , );
MD1_ram_block1a13_PORT_A_write_enable = ND1L1;
MD1_ram_block1a13_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a13_PORT_A_write_enable, MD1_ram_block1a13_clock_0, , , );
MD1_ram_block1a13_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a13_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a13_PORT_A_byte_mask, MD1_ram_block1a13_clock_0, , , );
MD1_ram_block1a13_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a13_PORT_A_data_out = MEMORY(MD1_ram_block1a13_PORT_A_data_in_reg, , MD1_ram_block1a13_PORT_A_address_reg, , MD1_ram_block1a13_PORT_A_write_enable_reg, , MD1_ram_block1a13_PORT_A_byte_mask_reg, , MD1_ram_block1a13_clock_0, , , , , );
MD1_ram_block1a13 = MD1_ram_block1a13_PORT_A_data_out[0];


--MD1_ram_block1a77 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a77 at M4K_X31_Y26
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a77_PORT_A_data_in = H1_M_st_data[13];
MD1_ram_block1a77_PORT_A_data_in_reg = DFFE(MD1_ram_block1a77_PORT_A_data_in, MD1_ram_block1a77_clock_0, , , );
MD1_ram_block1a77_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a77_PORT_A_address_reg = DFFE(MD1_ram_block1a77_PORT_A_address, MD1_ram_block1a77_clock_0, , , );
MD1_ram_block1a77_PORT_A_write_enable = ND1L3;
MD1_ram_block1a77_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a77_PORT_A_write_enable, MD1_ram_block1a77_clock_0, , , );
MD1_ram_block1a77_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a77_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a77_PORT_A_byte_mask, MD1_ram_block1a77_clock_0, , , );
MD1_ram_block1a77_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a77_PORT_A_data_out = MEMORY(MD1_ram_block1a77_PORT_A_data_in_reg, , MD1_ram_block1a77_PORT_A_address_reg, , MD1_ram_block1a77_PORT_A_write_enable_reg, , MD1_ram_block1a77_PORT_A_byte_mask_reg, , MD1_ram_block1a77_clock_0, , , , , );
MD1_ram_block1a77 = MD1_ram_block1a77_PORT_A_data_out[0];


--MD1_ram_block1a45 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a45 at M4K_X8_Y24
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a45_PORT_A_data_in = H1_M_st_data[13];
MD1_ram_block1a45_PORT_A_data_in_reg = DFFE(MD1_ram_block1a45_PORT_A_data_in, MD1_ram_block1a45_clock_0, , , );
MD1_ram_block1a45_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a45_PORT_A_address_reg = DFFE(MD1_ram_block1a45_PORT_A_address, MD1_ram_block1a45_clock_0, , , );
MD1_ram_block1a45_PORT_A_write_enable = ND1L2;
MD1_ram_block1a45_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a45_PORT_A_write_enable, MD1_ram_block1a45_clock_0, , , );
MD1_ram_block1a45_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a45_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a45_PORT_A_byte_mask, MD1_ram_block1a45_clock_0, , , );
MD1_ram_block1a45_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a45_PORT_A_data_out = MEMORY(MD1_ram_block1a45_PORT_A_data_in_reg, , MD1_ram_block1a45_PORT_A_address_reg, , MD1_ram_block1a45_PORT_A_write_enable_reg, , MD1_ram_block1a45_PORT_A_byte_mask_reg, , MD1_ram_block1a45_clock_0, , , , , );
MD1_ram_block1a45 = MD1_ram_block1a45_PORT_A_data_out[0];


--MD1_ram_block1a109 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a109 at M4K_X8_Y26
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a109_PORT_A_data_in = H1_M_st_data[13];
MD1_ram_block1a109_PORT_A_data_in_reg = DFFE(MD1_ram_block1a109_PORT_A_data_in, MD1_ram_block1a109_clock_0, , , );
MD1_ram_block1a109_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a109_PORT_A_address_reg = DFFE(MD1_ram_block1a109_PORT_A_address, MD1_ram_block1a109_clock_0, , , );
MD1_ram_block1a109_PORT_A_write_enable = ND1L4;
MD1_ram_block1a109_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a109_PORT_A_write_enable, MD1_ram_block1a109_clock_0, , , );
MD1_ram_block1a109_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a109_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a109_PORT_A_byte_mask, MD1_ram_block1a109_clock_0, , , );
MD1_ram_block1a109_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a109_PORT_A_data_out = MEMORY(MD1_ram_block1a109_PORT_A_data_in_reg, , MD1_ram_block1a109_PORT_A_address_reg, , MD1_ram_block1a109_PORT_A_write_enable_reg, , MD1_ram_block1a109_PORT_A_byte_mask_reg, , MD1_ram_block1a109_clock_0, , , , , );
MD1_ram_block1a109 = MD1_ram_block1a109_PORT_A_data_out[0];


--PD1L41 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w13_n0_mux_dataout~25 at LCCOMB_X23_Y23_N24
PD1L41 = MD1_ram_block1a45 & MD1_ram_block1a77 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a13 # MD1_address_reg_a[0]) # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a109) ) # !MD1_ram_block1a45 & MD1_ram_block1a77 & ( !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & MD1_ram_block1a13 # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a109) ) # MD1_ram_block1a45 & !MD1_ram_block1a77 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a13 # MD1_address_reg_a[0]) # MD1_address_reg_a[1] & MD1_address_reg_a[0] & (MD1_ram_block1a109) ) # !MD1_ram_block1a45 & !MD1_ram_block1a77 & ( !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & MD1_ram_block1a13 # MD1_address_reg_a[1] & MD1_address_reg_a[0] & (MD1_ram_block1a109) );


--J1_dbs_8_reg_segment_1[5] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[5] at LCFF_X24_Y13_N19
J1_dbs_8_reg_segment_1[5] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L2, M1_incoming_ext_flash_bus_data[5],  ,  , VCC);


--J1L401 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]~3210 at LCCOMB_X24_Y13_N18
J1L401 = M1_cpu_data_master_requests_ext_flash_s1 & ( J1_dbs_8_reg_segment_1[5] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[13]) ) # !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[13] );


--J1L501 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]~3211 at LCCOMB_X23_Y13_N2
J1L501 = N1_incoming_ext_ram_bus_data[13] & J1L401 # !N1_incoming_ext_ram_bus_data[13] & J1L401 & ( !N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 );


--P1_readdata[13] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[13] at LCFF_X24_Y29_N11
P1_readdata[13] = DFFEAS(P1_read_mux_out[13], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L601 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]~3212 at LCCOMB_X23_Y20_N20
J1L601 = PD1L41 & ( J1L501 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[13]) ) # !PD1L41 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L501 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[13]) );


--FB1_readdata[13] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[13] at LCFF_X24_Y29_N1
FB1_readdata[13] = DFFEAS(FB1_read_mux_out[13], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L701 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]~3213 at LCCOMB_X23_Y20_N10
J1L701 = J1L601 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[13]) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & J1_registered_cpu_data_master_readdata[13] & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[13]) );


--J1_cpu_data_master_readdata[13] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13] at LCCOMB_X23_Y20_N6
J1_cpu_data_master_readdata[13] = J1L88 & J1L701 & ( !J1L881 # ZC1_q_a[13] & !L1L81 );


--FB1_readdata[5] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[5] at LCFF_X26_Y27_N7
FB1_readdata[5] = DFFEAS(FB1_read_mux_out[5], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--RD1_readdata[5] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[5] at LCFF_X26_Y27_N17
RD1_readdata[5] = DFFEAS(RD1_selected_read_data[5], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_registered_cpu_data_master_readdata[5] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[5] at LCFF_X24_Y15_N19
J1_registered_cpu_data_master_readdata[5] = DFFEAS(J1L632, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L85 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~3214 at LCCOMB_X25_Y23_N30
J1L85 = S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & LB1L2 & ( J1_registered_cpu_data_master_readdata[5] & (!H1_M_alu_result[6] & FB1_readdata[5] # H1_M_alu_result[6] & (RD1_readdata[5])) ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & LB1L2 & ( !H1_M_alu_result[6] & FB1_readdata[5] # H1_M_alu_result[6] & (RD1_readdata[5]) ) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !LB1L2 & ( J1_registered_cpu_data_master_readdata[5] ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !LB1L2;


--P1_readdata[5] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[5] at LCFF_X25_Y27_N7
P1_readdata[5] = DFFEAS(P1_read_mux_out[5], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--MD1_ram_block1a5 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a5 at M4K_X47_Y32
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a5_PORT_A_data_in = H1_M_st_data[5];
MD1_ram_block1a5_PORT_A_data_in_reg = DFFE(MD1_ram_block1a5_PORT_A_data_in, MD1_ram_block1a5_clock_0, , , );
MD1_ram_block1a5_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a5_PORT_A_address_reg = DFFE(MD1_ram_block1a5_PORT_A_address, MD1_ram_block1a5_clock_0, , , );
MD1_ram_block1a5_PORT_A_write_enable = ND1L1;
MD1_ram_block1a5_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a5_PORT_A_write_enable, MD1_ram_block1a5_clock_0, , , );
MD1_ram_block1a5_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a5_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a5_PORT_A_byte_mask, MD1_ram_block1a5_clock_0, , , );
MD1_ram_block1a5_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a5_PORT_A_data_out = MEMORY(MD1_ram_block1a5_PORT_A_data_in_reg, , MD1_ram_block1a5_PORT_A_address_reg, , MD1_ram_block1a5_PORT_A_write_enable_reg, , MD1_ram_block1a5_PORT_A_byte_mask_reg, , MD1_ram_block1a5_clock_0, , , , , );
MD1_ram_block1a5 = MD1_ram_block1a5_PORT_A_data_out[0];


--MD1_ram_block1a69 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a69 at M4K_X47_Y35
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a69_PORT_A_data_in = H1_M_st_data[5];
MD1_ram_block1a69_PORT_A_data_in_reg = DFFE(MD1_ram_block1a69_PORT_A_data_in, MD1_ram_block1a69_clock_0, , , );
MD1_ram_block1a69_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a69_PORT_A_address_reg = DFFE(MD1_ram_block1a69_PORT_A_address, MD1_ram_block1a69_clock_0, , , );
MD1_ram_block1a69_PORT_A_write_enable = ND1L3;
MD1_ram_block1a69_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a69_PORT_A_write_enable, MD1_ram_block1a69_clock_0, , , );
MD1_ram_block1a69_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a69_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a69_PORT_A_byte_mask, MD1_ram_block1a69_clock_0, , , );
MD1_ram_block1a69_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a69_PORT_A_data_out = MEMORY(MD1_ram_block1a69_PORT_A_data_in_reg, , MD1_ram_block1a69_PORT_A_address_reg, , MD1_ram_block1a69_PORT_A_write_enable_reg, , MD1_ram_block1a69_PORT_A_byte_mask_reg, , MD1_ram_block1a69_clock_0, , , , , );
MD1_ram_block1a69 = MD1_ram_block1a69_PORT_A_data_out[0];


--MD1_ram_block1a37 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a37 at M4K_X39_Y19
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a37_PORT_A_data_in = H1_M_st_data[5];
MD1_ram_block1a37_PORT_A_data_in_reg = DFFE(MD1_ram_block1a37_PORT_A_data_in, MD1_ram_block1a37_clock_0, , , );
MD1_ram_block1a37_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a37_PORT_A_address_reg = DFFE(MD1_ram_block1a37_PORT_A_address, MD1_ram_block1a37_clock_0, , , );
MD1_ram_block1a37_PORT_A_write_enable = ND1L2;
MD1_ram_block1a37_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a37_PORT_A_write_enable, MD1_ram_block1a37_clock_0, , , );
MD1_ram_block1a37_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a37_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a37_PORT_A_byte_mask, MD1_ram_block1a37_clock_0, , , );
MD1_ram_block1a37_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a37_PORT_A_data_out = MEMORY(MD1_ram_block1a37_PORT_A_data_in_reg, , MD1_ram_block1a37_PORT_A_address_reg, , MD1_ram_block1a37_PORT_A_write_enable_reg, , MD1_ram_block1a37_PORT_A_byte_mask_reg, , MD1_ram_block1a37_clock_0, , , , , );
MD1_ram_block1a37 = MD1_ram_block1a37_PORT_A_data_out[0];


--MD1_ram_block1a101 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a101 at M4K_X47_Y33
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a101_PORT_A_data_in = H1_M_st_data[5];
MD1_ram_block1a101_PORT_A_data_in_reg = DFFE(MD1_ram_block1a101_PORT_A_data_in, MD1_ram_block1a101_clock_0, , , );
MD1_ram_block1a101_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a101_PORT_A_address_reg = DFFE(MD1_ram_block1a101_PORT_A_address, MD1_ram_block1a101_clock_0, , , );
MD1_ram_block1a101_PORT_A_write_enable = ND1L4;
MD1_ram_block1a101_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a101_PORT_A_write_enable, MD1_ram_block1a101_clock_0, , , );
MD1_ram_block1a101_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a101_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a101_PORT_A_byte_mask, MD1_ram_block1a101_clock_0, , , );
MD1_ram_block1a101_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a101_PORT_A_data_out = MEMORY(MD1_ram_block1a101_PORT_A_data_in_reg, , MD1_ram_block1a101_PORT_A_address_reg, , MD1_ram_block1a101_PORT_A_write_enable_reg, , MD1_ram_block1a101_PORT_A_byte_mask_reg, , MD1_ram_block1a101_clock_0, , , , , );
MD1_ram_block1a101 = MD1_ram_block1a101_PORT_A_data_out[0];


--PD1L6 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w5_n0_mux_dataout~25 at LCCOMB_X40_Y19_N20
PD1L6 = MD1_ram_block1a5 & MD1_ram_block1a69 & ( !MD1_address_reg_a[0] # !MD1_address_reg_a[1] & MD1_ram_block1a37 # MD1_address_reg_a[1] & (MD1_ram_block1a101) ) # !MD1_ram_block1a5 & MD1_ram_block1a69 & ( !MD1_address_reg_a[1] & MD1_address_reg_a[0] & MD1_ram_block1a37 # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a101) ) # MD1_ram_block1a5 & !MD1_ram_block1a69 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a37) # MD1_address_reg_a[1] & MD1_address_reg_a[0] & (MD1_ram_block1a101) ) # !MD1_ram_block1a5 & !MD1_ram_block1a69 & ( MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & MD1_ram_block1a37 # MD1_address_reg_a[1] & (MD1_ram_block1a101)) );


--J1_dbs_8_reg_segment_0[5] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[5] at LCFF_X23_Y15_N17
J1_dbs_8_reg_segment_0[5] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L1, M1_incoming_ext_flash_bus_data[5],  ,  , VCC);


--J1L95 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~3215 at LCCOMB_X23_Y15_N16
J1L95 = J1_dbs_8_reg_segment_0[5] & M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[5] ) # J1_dbs_8_reg_segment_0[5] & !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[5] ) # !J1_dbs_8_reg_segment_0[5] & !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[5] );


--J1L06 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~3216 at LCCOMB_X21_Y15_N26
J1L06 = N1_cpu_data_master_requests_ext_ram_s1 & N1_cpu_data_master_requests_lan91c111_s1 & ( J1L95 & N1_incoming_ext_ram_bus_data[5] ) # !N1_cpu_data_master_requests_ext_ram_s1 & N1_cpu_data_master_requests_lan91c111_s1 & ( J1L95 & N1_incoming_ext_ram_bus_data[5] ) # N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 & ( J1L95 & N1_incoming_ext_ram_bus_data[5] ) # !N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 & ( J1L95 );


--J1L16 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~3217 at LCCOMB_X21_Y15_N20
J1L16 = U1L23 & PD1L6 & ( T1_readdata[5] & J1L06 ) # !U1L23 & PD1L6 & ( J1L06 ) # U1L23 & !PD1L6 & ( T1_readdata[5] & J1L06 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 ) # !U1L23 & !PD1L6 & ( J1L06 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 );


--J1L26 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~3218 at LCCOMB_X21_Y15_N8
J1L26 = J1L781 & J1L16 & ( J1L15 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[5]) );


--J1_cpu_data_master_readdata[5] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5] at LCCOMB_X21_Y15_N16
J1_cpu_data_master_readdata[5] = J1L26 & J1L85 & ( !J1L881 # ZC1_q_a[5] & !L1L81 );


--MD1_ram_block1a21 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a21 at M4K_X39_Y6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a21_PORT_A_data_in = H1_M_st_data[21];
MD1_ram_block1a21_PORT_A_data_in_reg = DFFE(MD1_ram_block1a21_PORT_A_data_in, MD1_ram_block1a21_clock_0, , , );
MD1_ram_block1a21_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a21_PORT_A_address_reg = DFFE(MD1_ram_block1a21_PORT_A_address, MD1_ram_block1a21_clock_0, , , );
MD1_ram_block1a21_PORT_A_write_enable = ND1L1;
MD1_ram_block1a21_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a21_PORT_A_write_enable, MD1_ram_block1a21_clock_0, , , );
MD1_ram_block1a21_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a21_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a21_PORT_A_byte_mask, MD1_ram_block1a21_clock_0, , , );
MD1_ram_block1a21_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a21_PORT_A_data_out = MEMORY(MD1_ram_block1a21_PORT_A_data_in_reg, , MD1_ram_block1a21_PORT_A_address_reg, , MD1_ram_block1a21_PORT_A_write_enable_reg, , MD1_ram_block1a21_PORT_A_byte_mask_reg, , MD1_ram_block1a21_clock_0, , , , , );
MD1_ram_block1a21 = MD1_ram_block1a21_PORT_A_data_out[0];


--MD1_ram_block1a85 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a85 at M4K_X39_Y10
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a85_PORT_A_data_in = H1_M_st_data[21];
MD1_ram_block1a85_PORT_A_data_in_reg = DFFE(MD1_ram_block1a85_PORT_A_data_in, MD1_ram_block1a85_clock_0, , , );
MD1_ram_block1a85_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a85_PORT_A_address_reg = DFFE(MD1_ram_block1a85_PORT_A_address, MD1_ram_block1a85_clock_0, , , );
MD1_ram_block1a85_PORT_A_write_enable = ND1L3;
MD1_ram_block1a85_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a85_PORT_A_write_enable, MD1_ram_block1a85_clock_0, , , );
MD1_ram_block1a85_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a85_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a85_PORT_A_byte_mask, MD1_ram_block1a85_clock_0, , , );
MD1_ram_block1a85_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a85_PORT_A_data_out = MEMORY(MD1_ram_block1a85_PORT_A_data_in_reg, , MD1_ram_block1a85_PORT_A_address_reg, , MD1_ram_block1a85_PORT_A_write_enable_reg, , MD1_ram_block1a85_PORT_A_byte_mask_reg, , MD1_ram_block1a85_clock_0, , , , , );
MD1_ram_block1a85 = MD1_ram_block1a85_PORT_A_data_out[0];


--MD1_ram_block1a53 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a53 at M4K_X31_Y7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a53_PORT_A_data_in = H1_M_st_data[21];
MD1_ram_block1a53_PORT_A_data_in_reg = DFFE(MD1_ram_block1a53_PORT_A_data_in, MD1_ram_block1a53_clock_0, , , );
MD1_ram_block1a53_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a53_PORT_A_address_reg = DFFE(MD1_ram_block1a53_PORT_A_address, MD1_ram_block1a53_clock_0, , , );
MD1_ram_block1a53_PORT_A_write_enable = ND1L2;
MD1_ram_block1a53_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a53_PORT_A_write_enable, MD1_ram_block1a53_clock_0, , , );
MD1_ram_block1a53_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a53_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a53_PORT_A_byte_mask, MD1_ram_block1a53_clock_0, , , );
MD1_ram_block1a53_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a53_PORT_A_data_out = MEMORY(MD1_ram_block1a53_PORT_A_data_in_reg, , MD1_ram_block1a53_PORT_A_address_reg, , MD1_ram_block1a53_PORT_A_write_enable_reg, , MD1_ram_block1a53_PORT_A_byte_mask_reg, , MD1_ram_block1a53_clock_0, , , , , );
MD1_ram_block1a53 = MD1_ram_block1a53_PORT_A_data_out[0];


--MD1_ram_block1a117 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a117 at M4K_X39_Y9
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a117_PORT_A_data_in = H1_M_st_data[21];
MD1_ram_block1a117_PORT_A_data_in_reg = DFFE(MD1_ram_block1a117_PORT_A_data_in, MD1_ram_block1a117_clock_0, , , );
MD1_ram_block1a117_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a117_PORT_A_address_reg = DFFE(MD1_ram_block1a117_PORT_A_address, MD1_ram_block1a117_clock_0, , , );
MD1_ram_block1a117_PORT_A_write_enable = ND1L4;
MD1_ram_block1a117_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a117_PORT_A_write_enable, MD1_ram_block1a117_clock_0, , , );
MD1_ram_block1a117_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a117_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a117_PORT_A_byte_mask, MD1_ram_block1a117_clock_0, , , );
MD1_ram_block1a117_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a117_PORT_A_data_out = MEMORY(MD1_ram_block1a117_PORT_A_data_in_reg, , MD1_ram_block1a117_PORT_A_address_reg, , MD1_ram_block1a117_PORT_A_write_enable_reg, , MD1_ram_block1a117_PORT_A_byte_mask_reg, , MD1_ram_block1a117_clock_0, , , , , );
MD1_ram_block1a117 = MD1_ram_block1a117_PORT_A_data_out[0];


--PD1L22 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w21_n0_mux_dataout~25 at LCCOMB_X32_Y9_N28
PD1L22 = MD1_ram_block1a85 & MD1_ram_block1a53 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a21 # MD1_address_reg_a[0]) # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a117) ) # !MD1_ram_block1a85 & MD1_ram_block1a53 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a21 # MD1_address_reg_a[0]) # MD1_address_reg_a[1] & MD1_address_reg_a[0] & MD1_ram_block1a117 ) # MD1_ram_block1a85 & !MD1_ram_block1a53 & ( !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & (MD1_ram_block1a21) # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a117) ) # !MD1_ram_block1a85 & !MD1_ram_block1a53 & ( !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & (MD1_ram_block1a21) # MD1_address_reg_a[1] & MD1_address_reg_a[0] & MD1_ram_block1a117 );


--J1_registered_cpu_data_master_readdata[21] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[21] at LCFF_X24_Y12_N17
J1_registered_cpu_data_master_readdata[21] = DFFEAS(J1L252, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[5] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[5] at LCFF_X24_Y9_N23
J1_dbs_8_reg_segment_2[5] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L3, M1_incoming_ext_flash_bus_data[5],  ,  , VCC);


--J1L141 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~3219 at LCCOMB_X24_Y9_N22
J1L141 = M1_cpu_data_master_requests_ext_flash_s1 & ( J1_dbs_8_reg_segment_2[5] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[21]) ) # !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[21] );


--J1L241 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~3220 at LCCOMB_X24_Y9_N2
J1L241 = N1_cpu_data_master_requests_ext_ram_s1 & ( J1L141 & N1_incoming_ext_ram_bus_data[21] ) # !N1_cpu_data_master_requests_ext_ram_s1 & ( J1L141 & (!N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[21]) );


--J1L341 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~3221 at LCCOMB_X25_Y9_N28
J1L341 = S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & PD1L22 & ( J1_registered_cpu_data_master_readdata[21] & J1L241 ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & PD1L22 & ( J1L241 ) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !PD1L22 & ( J1_registered_cpu_data_master_readdata[21] & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L241 ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !PD1L22 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L241 );


--J1_cpu_data_master_readdata[21] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21] at LCCOMB_X29_Y13_N8
J1_cpu_data_master_readdata[21] = J1L341 & J1L881 & ( ZC1_q_a[21] & J1L281 & !L1L81 ) # J1L341 & !J1L881 & ( J1L281 );


--H1_F_pc[3] is std_2s60:inst|cpu:the_cpu|F_pc[3] at LCFF_X30_Y20_N27
H1_F_pc[3] = AMPP_FUNCTION(VD1L2, H1L848, E1L4, H1_M_stall);


--H1L4961 is std_2s60:inst|cpu:the_cpu|add~2388 at LCCOMB_X32_Y19_N6
H1L4961 = AMPP_FUNCTION(!H1_F_pc[3], H1L7861);

--H1L5961 is std_2s60:inst|cpu:the_cpu|add~2389 at LCCOMB_X32_Y19_N6
H1L5961 = AMPP_FUNCTION(!H1_F_pc[3], H1L7861);


--H1L8961 is std_2s60:inst|cpu:the_cpu|add~2392 at LCCOMB_X32_Y20_N6
H1L8961 = AMPP_FUNCTION(!H1L4961, !VB1_q_b[11], H1L1961);

--H1L9961 is std_2s60:inst|cpu:the_cpu|add~2393 at LCCOMB_X32_Y20_N6
H1L9961 = AMPP_FUNCTION(!H1L4961, !VB1_q_b[11], H1L1961);


--MD1_ram_block1a30 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a30 at M4K_X31_Y2
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a30_PORT_A_data_in = H1_M_st_data[30];
MD1_ram_block1a30_PORT_A_data_in_reg = DFFE(MD1_ram_block1a30_PORT_A_data_in, MD1_ram_block1a30_clock_0, , , );
MD1_ram_block1a30_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a30_PORT_A_address_reg = DFFE(MD1_ram_block1a30_PORT_A_address, MD1_ram_block1a30_clock_0, , , );
MD1_ram_block1a30_PORT_A_write_enable = ND1L1;
MD1_ram_block1a30_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a30_PORT_A_write_enable, MD1_ram_block1a30_clock_0, , , );
MD1_ram_block1a30_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a30_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a30_PORT_A_byte_mask, MD1_ram_block1a30_clock_0, , , );
MD1_ram_block1a30_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a30_PORT_A_data_out = MEMORY(MD1_ram_block1a30_PORT_A_data_in_reg, , MD1_ram_block1a30_PORT_A_address_reg, , MD1_ram_block1a30_PORT_A_write_enable_reg, , MD1_ram_block1a30_PORT_A_byte_mask_reg, , MD1_ram_block1a30_clock_0, , , , , );
MD1_ram_block1a30 = MD1_ram_block1a30_PORT_A_data_out[0];


--MD1_ram_block1a94 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a94 at M4K_X39_Y3
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a94_PORT_A_data_in = H1_M_st_data[30];
MD1_ram_block1a94_PORT_A_data_in_reg = DFFE(MD1_ram_block1a94_PORT_A_data_in, MD1_ram_block1a94_clock_0, , , );
MD1_ram_block1a94_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a94_PORT_A_address_reg = DFFE(MD1_ram_block1a94_PORT_A_address, MD1_ram_block1a94_clock_0, , , );
MD1_ram_block1a94_PORT_A_write_enable = ND1L3;
MD1_ram_block1a94_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a94_PORT_A_write_enable, MD1_ram_block1a94_clock_0, , , );
MD1_ram_block1a94_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a94_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a94_PORT_A_byte_mask, MD1_ram_block1a94_clock_0, , , );
MD1_ram_block1a94_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a94_PORT_A_data_out = MEMORY(MD1_ram_block1a94_PORT_A_data_in_reg, , MD1_ram_block1a94_PORT_A_address_reg, , MD1_ram_block1a94_PORT_A_write_enable_reg, , MD1_ram_block1a94_PORT_A_byte_mask_reg, , MD1_ram_block1a94_clock_0, , , , , );
MD1_ram_block1a94 = MD1_ram_block1a94_PORT_A_data_out[0];


--MD1_ram_block1a62 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a62 at M4K_X31_Y5
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a62_PORT_A_data_in = H1_M_st_data[30];
MD1_ram_block1a62_PORT_A_data_in_reg = DFFE(MD1_ram_block1a62_PORT_A_data_in, MD1_ram_block1a62_clock_0, , , );
MD1_ram_block1a62_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a62_PORT_A_address_reg = DFFE(MD1_ram_block1a62_PORT_A_address, MD1_ram_block1a62_clock_0, , , );
MD1_ram_block1a62_PORT_A_write_enable = ND1L2;
MD1_ram_block1a62_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a62_PORT_A_write_enable, MD1_ram_block1a62_clock_0, , , );
MD1_ram_block1a62_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a62_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a62_PORT_A_byte_mask, MD1_ram_block1a62_clock_0, , , );
MD1_ram_block1a62_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a62_PORT_A_data_out = MEMORY(MD1_ram_block1a62_PORT_A_data_in_reg, , MD1_ram_block1a62_PORT_A_address_reg, , MD1_ram_block1a62_PORT_A_write_enable_reg, , MD1_ram_block1a62_PORT_A_byte_mask_reg, , MD1_ram_block1a62_clock_0, , , , , );
MD1_ram_block1a62 = MD1_ram_block1a62_PORT_A_data_out[0];


--MD1_ram_block1a126 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a126 at M4K_X31_Y9
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a126_PORT_A_data_in = H1_M_st_data[30];
MD1_ram_block1a126_PORT_A_data_in_reg = DFFE(MD1_ram_block1a126_PORT_A_data_in, MD1_ram_block1a126_clock_0, , , );
MD1_ram_block1a126_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a126_PORT_A_address_reg = DFFE(MD1_ram_block1a126_PORT_A_address, MD1_ram_block1a126_clock_0, , , );
MD1_ram_block1a126_PORT_A_write_enable = ND1L4;
MD1_ram_block1a126_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a126_PORT_A_write_enable, MD1_ram_block1a126_clock_0, , , );
MD1_ram_block1a126_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a126_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a126_PORT_A_byte_mask, MD1_ram_block1a126_clock_0, , , );
MD1_ram_block1a126_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a126_PORT_A_data_out = MEMORY(MD1_ram_block1a126_PORT_A_data_in_reg, , MD1_ram_block1a126_PORT_A_address_reg, , MD1_ram_block1a126_PORT_A_write_enable_reg, , MD1_ram_block1a126_PORT_A_byte_mask_reg, , MD1_ram_block1a126_clock_0, , , , , );
MD1_ram_block1a126 = MD1_ram_block1a126_PORT_A_data_out[0];


--PD1L13 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w30_n0_mux_dataout~25 at LCCOMB_X32_Y9_N18
PD1L13 = MD1_ram_block1a62 & MD1_ram_block1a94 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a30 # MD1_address_reg_a[0]) # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a126) ) # !MD1_ram_block1a62 & MD1_ram_block1a94 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & MD1_ram_block1a30) # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a126) ) # MD1_ram_block1a62 & !MD1_ram_block1a94 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a30 # MD1_address_reg_a[0]) # MD1_address_reg_a[1] & MD1_ram_block1a126 & MD1_address_reg_a[0] ) # !MD1_ram_block1a62 & !MD1_ram_block1a94 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & MD1_ram_block1a30) # MD1_address_reg_a[1] & MD1_ram_block1a126 & MD1_address_reg_a[0] );


--J1_registered_cpu_data_master_readdata[30] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[30] at LCFF_X25_Y10_N9
J1_registered_cpu_data_master_readdata[30] = DFFEAS(J1L162, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L871 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~3222 at LCCOMB_X25_Y10_N20
J1L871 = M1_cpu_data_master_requests_ext_flash_s1 & M1_incoming_ext_flash_bus_data[6] & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[30] ) # !M1_cpu_data_master_requests_ext_flash_s1 & M1_incoming_ext_flash_bus_data[6] & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[30] ) # !M1_cpu_data_master_requests_ext_flash_s1 & !M1_incoming_ext_flash_bus_data[6] & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[30] );


--J1L971 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~3223 at LCCOMB_X24_Y10_N8
J1L971 = N1_cpu_data_master_requests_ext_ram_s1 & J1L871 & ( N1_incoming_ext_ram_bus_data[30] ) # !N1_cpu_data_master_requests_ext_ram_s1 & J1L871 & ( !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[30] );


--J1L081 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~3224 at LCCOMB_X25_Y16_N4
J1L081 = PD1L13 & ( J1L971 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[30]) ) # !PD1L13 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L971 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[30]) );


--J1_cpu_data_master_readdata[30] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30] at LCCOMB_X26_Y20_N24
J1_cpu_data_master_readdata[30] = J1L081 & ( J1L941 & (!J1L881 # ZC1_q_a[30] & !L1L81) );


--J1_registered_cpu_data_master_readdata[14] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[14] at LCFF_X23_Y16_N25
J1_registered_cpu_data_master_readdata[14] = DFFEAS(J1L542, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--MD1_ram_block1a14 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a14 at M4K_X8_Y18
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a14_PORT_A_data_in = H1_M_st_data[14];
MD1_ram_block1a14_PORT_A_data_in_reg = DFFE(MD1_ram_block1a14_PORT_A_data_in, MD1_ram_block1a14_clock_0, , , );
MD1_ram_block1a14_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a14_PORT_A_address_reg = DFFE(MD1_ram_block1a14_PORT_A_address, MD1_ram_block1a14_clock_0, , , );
MD1_ram_block1a14_PORT_A_write_enable = ND1L1;
MD1_ram_block1a14_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a14_PORT_A_write_enable, MD1_ram_block1a14_clock_0, , , );
MD1_ram_block1a14_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a14_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a14_PORT_A_byte_mask, MD1_ram_block1a14_clock_0, , , );
MD1_ram_block1a14_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a14_PORT_A_data_out = MEMORY(MD1_ram_block1a14_PORT_A_data_in_reg, , MD1_ram_block1a14_PORT_A_address_reg, , MD1_ram_block1a14_PORT_A_write_enable_reg, , MD1_ram_block1a14_PORT_A_byte_mask_reg, , MD1_ram_block1a14_clock_0, , , , , );
MD1_ram_block1a14 = MD1_ram_block1a14_PORT_A_data_out[0];


--MD1_ram_block1a78 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a78 at M4K_X8_Y4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a78_PORT_A_data_in = H1_M_st_data[14];
MD1_ram_block1a78_PORT_A_data_in_reg = DFFE(MD1_ram_block1a78_PORT_A_data_in, MD1_ram_block1a78_clock_0, , , );
MD1_ram_block1a78_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a78_PORT_A_address_reg = DFFE(MD1_ram_block1a78_PORT_A_address, MD1_ram_block1a78_clock_0, , , );
MD1_ram_block1a78_PORT_A_write_enable = ND1L3;
MD1_ram_block1a78_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a78_PORT_A_write_enable, MD1_ram_block1a78_clock_0, , , );
MD1_ram_block1a78_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a78_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a78_PORT_A_byte_mask, MD1_ram_block1a78_clock_0, , , );
MD1_ram_block1a78_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a78_PORT_A_data_out = MEMORY(MD1_ram_block1a78_PORT_A_data_in_reg, , MD1_ram_block1a78_PORT_A_address_reg, , MD1_ram_block1a78_PORT_A_write_enable_reg, , MD1_ram_block1a78_PORT_A_byte_mask_reg, , MD1_ram_block1a78_clock_0, , , , , );
MD1_ram_block1a78 = MD1_ram_block1a78_PORT_A_data_out[0];


--MD1_ram_block1a46 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a46 at M4K_X8_Y13
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a46_PORT_A_data_in = H1_M_st_data[14];
MD1_ram_block1a46_PORT_A_data_in_reg = DFFE(MD1_ram_block1a46_PORT_A_data_in, MD1_ram_block1a46_clock_0, , , );
MD1_ram_block1a46_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a46_PORT_A_address_reg = DFFE(MD1_ram_block1a46_PORT_A_address, MD1_ram_block1a46_clock_0, , , );
MD1_ram_block1a46_PORT_A_write_enable = ND1L2;
MD1_ram_block1a46_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a46_PORT_A_write_enable, MD1_ram_block1a46_clock_0, , , );
MD1_ram_block1a46_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a46_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a46_PORT_A_byte_mask, MD1_ram_block1a46_clock_0, , , );
MD1_ram_block1a46_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a46_PORT_A_data_out = MEMORY(MD1_ram_block1a46_PORT_A_data_in_reg, , MD1_ram_block1a46_PORT_A_address_reg, , MD1_ram_block1a46_PORT_A_write_enable_reg, , MD1_ram_block1a46_PORT_A_byte_mask_reg, , MD1_ram_block1a46_clock_0, , , , , );
MD1_ram_block1a46 = MD1_ram_block1a46_PORT_A_data_out[0];


--MD1_ram_block1a110 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a110 at M4K_X8_Y11
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a110_PORT_A_data_in = H1_M_st_data[14];
MD1_ram_block1a110_PORT_A_data_in_reg = DFFE(MD1_ram_block1a110_PORT_A_data_in, MD1_ram_block1a110_clock_0, , , );
MD1_ram_block1a110_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a110_PORT_A_address_reg = DFFE(MD1_ram_block1a110_PORT_A_address, MD1_ram_block1a110_clock_0, , , );
MD1_ram_block1a110_PORT_A_write_enable = ND1L4;
MD1_ram_block1a110_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a110_PORT_A_write_enable, MD1_ram_block1a110_clock_0, , , );
MD1_ram_block1a110_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a110_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a110_PORT_A_byte_mask, MD1_ram_block1a110_clock_0, , , );
MD1_ram_block1a110_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a110_PORT_A_data_out = MEMORY(MD1_ram_block1a110_PORT_A_data_in_reg, , MD1_ram_block1a110_PORT_A_address_reg, , MD1_ram_block1a110_PORT_A_write_enable_reg, , MD1_ram_block1a110_PORT_A_byte_mask_reg, , MD1_ram_block1a110_clock_0, , , , , );
MD1_ram_block1a110 = MD1_ram_block1a110_PORT_A_data_out[0];


--PD1L51 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w14_n0_mux_dataout~25 at LCCOMB_X23_Y15_N22
PD1L51 = MD1_ram_block1a110 & MD1_ram_block1a78 & ( !MD1_address_reg_a[0] & MD1_ram_block1a14 # MD1_address_reg_a[0] & (MD1_ram_block1a46) # MD1_address_reg_a[1] ) # !MD1_ram_block1a110 & MD1_ram_block1a78 & ( !MD1_address_reg_a[0] & (MD1_address_reg_a[1] # MD1_ram_block1a14) # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & MD1_ram_block1a46) ) # MD1_ram_block1a110 & !MD1_ram_block1a78 & ( !MD1_address_reg_a[0] & MD1_ram_block1a14 & !MD1_address_reg_a[1] # MD1_address_reg_a[0] & (MD1_ram_block1a46 # MD1_address_reg_a[1]) ) # !MD1_ram_block1a110 & !MD1_ram_block1a78 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & MD1_ram_block1a14 # MD1_address_reg_a[0] & (MD1_ram_block1a46)) );


--J1_dbs_8_reg_segment_1[6] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[6] at LCFF_X23_Y16_N15
J1_dbs_8_reg_segment_1[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L2, M1_incoming_ext_flash_bus_data[6],  ,  , VCC);


--J1L901 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~3225 at LCCOMB_X23_Y16_N14
J1L901 = CB1_cpu_data_master_requests_sdram_s1 & ( J1_registered_cpu_data_master_readdata[14] & (!M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_1[6]) ) # !CB1_cpu_data_master_requests_sdram_s1 & ( !M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_1[6] );


--J1L011 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~3226 at LCCOMB_X23_Y16_N0
J1L011 = N1_cpu_data_master_requests_ext_ram_s1 & N1_incoming_ext_ram_bus_data[14] & ( J1L901 ) # !N1_cpu_data_master_requests_ext_ram_s1 & N1_incoming_ext_ram_bus_data[14] & ( J1L901 ) # !N1_cpu_data_master_requests_ext_ram_s1 & !N1_incoming_ext_ram_bus_data[14] & ( !N1_cpu_data_master_requests_lan91c111_s1 & J1L901 );


--P1_readdata[14] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[14] at LCFF_X24_Y27_N13
P1_readdata[14] = DFFEAS(P1_read_mux_out[14], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L111 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~3227 at LCCOMB_X23_Y16_N16
J1L111 = Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L51 & ( J1L011 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[14]) ) # !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L51 & ( J1L011 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[14]) ) # !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & !PD1L51 & ( J1L011 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[14]) );


--FB1_readdata[14] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[14] at LCFF_X24_Y29_N23
FB1_readdata[14] = DFFEAS(FB1_read_mux_out[14], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L211 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~3228 at LCCOMB_X23_Y16_N22
J1L211 = S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & J1L111 & ( J1_registered_cpu_data_master_readdata[14] & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[14]) ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & J1L111 & ( !GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[14] );


--J1_cpu_data_master_readdata[14] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14] at LCCOMB_X23_Y19_N2
J1_cpu_data_master_readdata[14] = J1L211 & J1L881 & ( J1L681 & ZC1_q_a[14] & J1L88 & !L1L81 ) # J1L211 & !J1L881 & ( J1L681 & J1L88 );


--FB1_readdata[6] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[6] at LCFF_X24_Y29_N17
FB1_readdata[6] = DFFEAS(FB1_read_mux_out[6], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L46 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~3229 at LCCOMB_X23_Y21_N0
J1L46 = J1L15 & ( !JB1_cpu_data_master_qualified_request_sysid_control_slave & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[6]) );


--J1_registered_cpu_data_master_readdata[6] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[6] at LCFF_X24_Y12_N31
J1_registered_cpu_data_master_readdata[6] = DFFEAS(J1L732, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--P1_readdata[6] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[6] at LCFF_X24_Y29_N3
P1_readdata[6] = DFFEAS(P1_read_mux_out[6], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L56 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~3230 at LCCOMB_X23_Y21_N24
J1L56 = Q1_cpu_data_master_requests_high_res_timer_s1 & ( P1_readdata[6] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[6]) ) # !Q1_cpu_data_master_requests_high_res_timer_s1 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[6] );


--RD1_readdata[6] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[6] at LCFF_X27_Y29_N9
RD1_readdata[6] = DFFEAS(RD1_selected_read_data[6], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_0[6] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[6] at LCFF_X24_Y12_N7
J1_dbs_8_reg_segment_0[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L1, M1_incoming_ext_flash_bus_data[6],  ,  , VCC);


--J1L66 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~3231 at LCCOMB_X24_Y12_N6
J1L66 = M1_cpu_data_master_requests_ext_flash_s1 & ( J1_dbs_8_reg_segment_0[6] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[6]) ) # !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[6] );


--MD1_ram_block1a6 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a6 at M4K_X8_Y36
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a6_PORT_A_data_in = H1_M_st_data[6];
MD1_ram_block1a6_PORT_A_data_in_reg = DFFE(MD1_ram_block1a6_PORT_A_data_in, MD1_ram_block1a6_clock_0, , , );
MD1_ram_block1a6_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a6_PORT_A_address_reg = DFFE(MD1_ram_block1a6_PORT_A_address, MD1_ram_block1a6_clock_0, , , );
MD1_ram_block1a6_PORT_A_write_enable = ND1L1;
MD1_ram_block1a6_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a6_PORT_A_write_enable, MD1_ram_block1a6_clock_0, , , );
MD1_ram_block1a6_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a6_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a6_PORT_A_byte_mask, MD1_ram_block1a6_clock_0, , , );
MD1_ram_block1a6_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a6_PORT_A_data_out = MEMORY(MD1_ram_block1a6_PORT_A_data_in_reg, , MD1_ram_block1a6_PORT_A_address_reg, , MD1_ram_block1a6_PORT_A_write_enable_reg, , MD1_ram_block1a6_PORT_A_byte_mask_reg, , MD1_ram_block1a6_clock_0, , , , , );
MD1_ram_block1a6 = MD1_ram_block1a6_PORT_A_data_out[0];


--MD1_ram_block1a70 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a70 at M4K_X8_Y31
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a70_PORT_A_data_in = H1_M_st_data[6];
MD1_ram_block1a70_PORT_A_data_in_reg = DFFE(MD1_ram_block1a70_PORT_A_data_in, MD1_ram_block1a70_clock_0, , , );
MD1_ram_block1a70_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a70_PORT_A_address_reg = DFFE(MD1_ram_block1a70_PORT_A_address, MD1_ram_block1a70_clock_0, , , );
MD1_ram_block1a70_PORT_A_write_enable = ND1L3;
MD1_ram_block1a70_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a70_PORT_A_write_enable, MD1_ram_block1a70_clock_0, , , );
MD1_ram_block1a70_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a70_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a70_PORT_A_byte_mask, MD1_ram_block1a70_clock_0, , , );
MD1_ram_block1a70_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a70_PORT_A_data_out = MEMORY(MD1_ram_block1a70_PORT_A_data_in_reg, , MD1_ram_block1a70_PORT_A_address_reg, , MD1_ram_block1a70_PORT_A_write_enable_reg, , MD1_ram_block1a70_PORT_A_byte_mask_reg, , MD1_ram_block1a70_clock_0, , , , , );
MD1_ram_block1a70 = MD1_ram_block1a70_PORT_A_data_out[0];


--MD1_ram_block1a38 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a38 at M4K_X8_Y35
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a38_PORT_A_data_in = H1_M_st_data[6];
MD1_ram_block1a38_PORT_A_data_in_reg = DFFE(MD1_ram_block1a38_PORT_A_data_in, MD1_ram_block1a38_clock_0, , , );
MD1_ram_block1a38_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a38_PORT_A_address_reg = DFFE(MD1_ram_block1a38_PORT_A_address, MD1_ram_block1a38_clock_0, , , );
MD1_ram_block1a38_PORT_A_write_enable = ND1L2;
MD1_ram_block1a38_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a38_PORT_A_write_enable, MD1_ram_block1a38_clock_0, , , );
MD1_ram_block1a38_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a38_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a38_PORT_A_byte_mask, MD1_ram_block1a38_clock_0, , , );
MD1_ram_block1a38_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a38_PORT_A_data_out = MEMORY(MD1_ram_block1a38_PORT_A_data_in_reg, , MD1_ram_block1a38_PORT_A_address_reg, , MD1_ram_block1a38_PORT_A_write_enable_reg, , MD1_ram_block1a38_PORT_A_byte_mask_reg, , MD1_ram_block1a38_clock_0, , , , , );
MD1_ram_block1a38 = MD1_ram_block1a38_PORT_A_data_out[0];


--MD1_ram_block1a102 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a102 at M4K_X31_Y31
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a102_PORT_A_data_in = H1_M_st_data[6];
MD1_ram_block1a102_PORT_A_data_in_reg = DFFE(MD1_ram_block1a102_PORT_A_data_in, MD1_ram_block1a102_clock_0, , , );
MD1_ram_block1a102_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a102_PORT_A_address_reg = DFFE(MD1_ram_block1a102_PORT_A_address, MD1_ram_block1a102_clock_0, , , );
MD1_ram_block1a102_PORT_A_write_enable = ND1L4;
MD1_ram_block1a102_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a102_PORT_A_write_enable, MD1_ram_block1a102_clock_0, , , );
MD1_ram_block1a102_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a102_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a102_PORT_A_byte_mask, MD1_ram_block1a102_clock_0, , , );
MD1_ram_block1a102_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a102_PORT_A_data_out = MEMORY(MD1_ram_block1a102_PORT_A_data_in_reg, , MD1_ram_block1a102_PORT_A_address_reg, , MD1_ram_block1a102_PORT_A_write_enable_reg, , MD1_ram_block1a102_PORT_A_byte_mask_reg, , MD1_ram_block1a102_clock_0, , , , , );
MD1_ram_block1a102 = MD1_ram_block1a102_PORT_A_data_out[0];


--PD1L7 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w6_n0_mux_dataout~25 at LCCOMB_X23_Y23_N0
PD1L7 = MD1_ram_block1a70 & MD1_ram_block1a38 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a6 # MD1_address_reg_a[0]) # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a102) ) # !MD1_ram_block1a70 & MD1_ram_block1a38 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a6 # MD1_address_reg_a[0]) # MD1_address_reg_a[1] & MD1_address_reg_a[0] & (MD1_ram_block1a102) ) # MD1_ram_block1a70 & !MD1_ram_block1a38 & ( !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & MD1_ram_block1a6 # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a102) ) # !MD1_ram_block1a70 & !MD1_ram_block1a38 & ( !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & MD1_ram_block1a6 # MD1_address_reg_a[1] & MD1_address_reg_a[0] & (MD1_ram_block1a102) );


--J1L76 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~3232 at LCCOMB_X23_Y21_N16
J1L76 = N1_cpu_data_master_requests_ext_ram_s1 & PD1L7 & ( N1_incoming_ext_ram_bus_data[6] & J1L66 ) # !N1_cpu_data_master_requests_ext_ram_s1 & PD1L7 & ( J1L66 & (!N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[6]) ) # N1_cpu_data_master_requests_ext_ram_s1 & !PD1L7 & ( N1_incoming_ext_ram_bus_data[6] & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L66 ) # !N1_cpu_data_master_requests_ext_ram_s1 & !PD1L7 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L66 & (!N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[6]) );


--J1L86 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~3233 at LCCOMB_X23_Y21_N12
J1L86 = U1L23 & J1L76 & ( T1_readdata[6] & (!LB1_cpu_data_master_qualified_request_uart1_s1 # RD1_readdata[6]) ) # !U1L23 & J1L76 & ( !LB1_cpu_data_master_qualified_request_uart1_s1 # RD1_readdata[6] );


--CC1_oci_ienable[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6] at LCFF_X26_Y13_N13
CC1_oci_ienable[6] = AMPP_FUNCTION(VD1L2, CC1L31, E1L4, GND, CC1L81);


--K1L121 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata~1326 at LCCOMB_X21_Y13_N8
K1L121 = CC1L61 & CC1L51 & ( !L1L81 & (ZC1_q_a[6]) # L1L81 & !CC1_oci_ienable[6] & L1L01 ) # !CC1L61 & CC1L51 & ( ZC1_q_a[6] & !L1L81 ) # CC1L61 & !CC1L51 & ( ZC1_q_a[6] & !L1L81 ) # !CC1L61 & !CC1L51 & ( ZC1_q_a[6] & !L1L81 );


--J1_cpu_data_master_readdata[6] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6] at LCCOMB_X23_Y21_N8
J1_cpu_data_master_readdata[6] = J1L56 & K1L121 & ( J1L46 & J1L86 ) # J1L56 & !K1L121 & ( J1L46 & J1L86 & !L1_cpu_data_master_requests_cpu_jtag_debug_module );


--MD1_ram_block1a22 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a22 at M4K_X47_Y8
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a22_PORT_A_data_in = H1_M_st_data[22];
MD1_ram_block1a22_PORT_A_data_in_reg = DFFE(MD1_ram_block1a22_PORT_A_data_in, MD1_ram_block1a22_clock_0, , , );
MD1_ram_block1a22_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a22_PORT_A_address_reg = DFFE(MD1_ram_block1a22_PORT_A_address, MD1_ram_block1a22_clock_0, , , );
MD1_ram_block1a22_PORT_A_write_enable = ND1L1;
MD1_ram_block1a22_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a22_PORT_A_write_enable, MD1_ram_block1a22_clock_0, , , );
MD1_ram_block1a22_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a22_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a22_PORT_A_byte_mask, MD1_ram_block1a22_clock_0, , , );
MD1_ram_block1a22_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a22_PORT_A_data_out = MEMORY(MD1_ram_block1a22_PORT_A_data_in_reg, , MD1_ram_block1a22_PORT_A_address_reg, , MD1_ram_block1a22_PORT_A_write_enable_reg, , MD1_ram_block1a22_PORT_A_byte_mask_reg, , MD1_ram_block1a22_clock_0, , , , , );
MD1_ram_block1a22 = MD1_ram_block1a22_PORT_A_data_out[0];


--MD1_ram_block1a86 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a86 at M4K_X47_Y16
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a86_PORT_A_data_in = H1_M_st_data[22];
MD1_ram_block1a86_PORT_A_data_in_reg = DFFE(MD1_ram_block1a86_PORT_A_data_in, MD1_ram_block1a86_clock_0, , , );
MD1_ram_block1a86_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a86_PORT_A_address_reg = DFFE(MD1_ram_block1a86_PORT_A_address, MD1_ram_block1a86_clock_0, , , );
MD1_ram_block1a86_PORT_A_write_enable = ND1L3;
MD1_ram_block1a86_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a86_PORT_A_write_enable, MD1_ram_block1a86_clock_0, , , );
MD1_ram_block1a86_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a86_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a86_PORT_A_byte_mask, MD1_ram_block1a86_clock_0, , , );
MD1_ram_block1a86_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a86_PORT_A_data_out = MEMORY(MD1_ram_block1a86_PORT_A_data_in_reg, , MD1_ram_block1a86_PORT_A_address_reg, , MD1_ram_block1a86_PORT_A_write_enable_reg, , MD1_ram_block1a86_PORT_A_byte_mask_reg, , MD1_ram_block1a86_clock_0, , , , , );
MD1_ram_block1a86 = MD1_ram_block1a86_PORT_A_data_out[0];


--MD1_ram_block1a54 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a54 at M4K_X39_Y12
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a54_PORT_A_data_in = H1_M_st_data[22];
MD1_ram_block1a54_PORT_A_data_in_reg = DFFE(MD1_ram_block1a54_PORT_A_data_in, MD1_ram_block1a54_clock_0, , , );
MD1_ram_block1a54_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a54_PORT_A_address_reg = DFFE(MD1_ram_block1a54_PORT_A_address, MD1_ram_block1a54_clock_0, , , );
MD1_ram_block1a54_PORT_A_write_enable = ND1L2;
MD1_ram_block1a54_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a54_PORT_A_write_enable, MD1_ram_block1a54_clock_0, , , );
MD1_ram_block1a54_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a54_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a54_PORT_A_byte_mask, MD1_ram_block1a54_clock_0, , , );
MD1_ram_block1a54_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a54_PORT_A_data_out = MEMORY(MD1_ram_block1a54_PORT_A_data_in_reg, , MD1_ram_block1a54_PORT_A_address_reg, , MD1_ram_block1a54_PORT_A_write_enable_reg, , MD1_ram_block1a54_PORT_A_byte_mask_reg, , MD1_ram_block1a54_clock_0, , , , , );
MD1_ram_block1a54 = MD1_ram_block1a54_PORT_A_data_out[0];


--MD1_ram_block1a118 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a118 at M4K_X47_Y12
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a118_PORT_A_data_in = H1_M_st_data[22];
MD1_ram_block1a118_PORT_A_data_in_reg = DFFE(MD1_ram_block1a118_PORT_A_data_in, MD1_ram_block1a118_clock_0, , , );
MD1_ram_block1a118_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a118_PORT_A_address_reg = DFFE(MD1_ram_block1a118_PORT_A_address, MD1_ram_block1a118_clock_0, , , );
MD1_ram_block1a118_PORT_A_write_enable = ND1L4;
MD1_ram_block1a118_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a118_PORT_A_write_enable, MD1_ram_block1a118_clock_0, , , );
MD1_ram_block1a118_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a118_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a118_PORT_A_byte_mask, MD1_ram_block1a118_clock_0, , , );
MD1_ram_block1a118_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a118_PORT_A_data_out = MEMORY(MD1_ram_block1a118_PORT_A_data_in_reg, , MD1_ram_block1a118_PORT_A_address_reg, , MD1_ram_block1a118_PORT_A_write_enable_reg, , MD1_ram_block1a118_PORT_A_byte_mask_reg, , MD1_ram_block1a118_clock_0, , , , , );
MD1_ram_block1a118 = MD1_ram_block1a118_PORT_A_data_out[0];


--PD1L32 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w22_n0_mux_dataout~25 at LCCOMB_X46_Y12_N30
PD1L32 = MD1_ram_block1a118 & MD1_ram_block1a22 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a54) # MD1_address_reg_a[1] & (MD1_address_reg_a[0] # MD1_ram_block1a86) ) # !MD1_ram_block1a118 & MD1_ram_block1a22 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a54) # MD1_address_reg_a[1] & (MD1_ram_block1a86 & !MD1_address_reg_a[0]) ) # MD1_ram_block1a118 & !MD1_ram_block1a22 & ( !MD1_address_reg_a[1] & MD1_ram_block1a54 & (MD1_address_reg_a[0]) # MD1_address_reg_a[1] & (MD1_address_reg_a[0] # MD1_ram_block1a86) ) # !MD1_ram_block1a118 & !MD1_ram_block1a22 & ( !MD1_address_reg_a[1] & MD1_ram_block1a54 & (MD1_address_reg_a[0]) # MD1_address_reg_a[1] & (MD1_ram_block1a86 & !MD1_address_reg_a[0]) );


--J1_registered_cpu_data_master_readdata[22] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[22] at LCFF_X24_Y12_N3
J1_registered_cpu_data_master_readdata[22] = DFFEAS(J1L352, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[6] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[6] at LCFF_X24_Y12_N15
J1_dbs_8_reg_segment_2[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L3, M1_incoming_ext_flash_bus_data[6],  ,  , VCC);


--J1L541 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[22]~3234 at LCCOMB_X24_Y12_N14
J1L541 = J1_dbs_8_reg_segment_2[6] & M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[22] ) # J1_dbs_8_reg_segment_2[6] & !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[22] ) # !J1_dbs_8_reg_segment_2[6] & !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[22] );


--J1L641 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[22]~3235 at LCCOMB_X24_Y12_N4
J1L641 = J1L541 & ( !N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[22] );


--J1L741 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[22]~3236 at LCCOMB_X26_Y12_N12
J1L741 = PD1L32 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( J1_registered_cpu_data_master_readdata[22] & J1L641 ) # !PD1L32 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1_registered_cpu_data_master_readdata[22] & J1L641 ) # PD1L32 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( J1L641 ) # !PD1L32 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L641 );


--J1_cpu_data_master_readdata[22] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[22] at LCCOMB_X27_Y20_N24
J1_cpu_data_master_readdata[22] = J1L741 & J1L881 & ( ZC1_q_a[22] & J1L281 & !L1L81 ) # J1L741 & !J1L881 & ( J1L281 );


--H1_F_pc[4] is std_2s60:inst|cpu:the_cpu|F_pc[4] at LCFF_X30_Y20_N23
H1_F_pc[4] = AMPP_FUNCTION(VD1L2, H1L948, E1L4, H1_M_stall);


--H1L2071 is std_2s60:inst|cpu:the_cpu|add~2396 at LCCOMB_X32_Y19_N8
H1L2071 = AMPP_FUNCTION(!H1_F_pc[4], H1L5961);

--H1L3071 is std_2s60:inst|cpu:the_cpu|add~2397 at LCCOMB_X32_Y19_N8
H1L3071 = AMPP_FUNCTION(!H1_F_pc[4], H1L5961);


--H1L6071 is std_2s60:inst|cpu:the_cpu|add~2400 at LCCOMB_X32_Y20_N8
H1L6071 = AMPP_FUNCTION(!H1L2071, !VB1_q_b[12], H1L9961);

--H1L7071 is std_2s60:inst|cpu:the_cpu|add~2401 at LCCOMB_X32_Y20_N8
H1L7071 = AMPP_FUNCTION(!H1L2071, !VB1_q_b[12], H1L9961);


--N1_d1_irq_from_the_lan91c111 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_irq_from_the_lan91c111 at LCFF_X19_Y15_N11
N1_d1_irq_from_the_lan91c111 = DFFEAS(N1L69, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--H1_M_ipending_reg_nxt[6] is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[6] at LCCOMB_X21_Y19_N24
H1_M_ipending_reg_nxt[6] = AMPP_FUNCTION(!N1_d1_irq_from_the_lan91c111, !H1_M_ienable_reg[6], !CC1_oci_ienable[6]);


--MD1_ram_block1a31 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a31 at M4K_X47_Y22
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a31_PORT_A_data_in = H1_M_st_data[31];
MD1_ram_block1a31_PORT_A_data_in_reg = DFFE(MD1_ram_block1a31_PORT_A_data_in, MD1_ram_block1a31_clock_0, , , );
MD1_ram_block1a31_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a31_PORT_A_address_reg = DFFE(MD1_ram_block1a31_PORT_A_address, MD1_ram_block1a31_clock_0, , , );
MD1_ram_block1a31_PORT_A_write_enable = ND1L1;
MD1_ram_block1a31_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a31_PORT_A_write_enable, MD1_ram_block1a31_clock_0, , , );
MD1_ram_block1a31_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a31_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a31_PORT_A_byte_mask, MD1_ram_block1a31_clock_0, , , );
MD1_ram_block1a31_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a31_PORT_A_data_out = MEMORY(MD1_ram_block1a31_PORT_A_data_in_reg, , MD1_ram_block1a31_PORT_A_address_reg, , MD1_ram_block1a31_PORT_A_write_enable_reg, , MD1_ram_block1a31_PORT_A_byte_mask_reg, , MD1_ram_block1a31_clock_0, , , , , );
MD1_ram_block1a31 = MD1_ram_block1a31_PORT_A_data_out[0];


--MD1_ram_block1a95 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a95 at M4K_X47_Y23
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a95_PORT_A_data_in = H1_M_st_data[31];
MD1_ram_block1a95_PORT_A_data_in_reg = DFFE(MD1_ram_block1a95_PORT_A_data_in, MD1_ram_block1a95_clock_0, , , );
MD1_ram_block1a95_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a95_PORT_A_address_reg = DFFE(MD1_ram_block1a95_PORT_A_address, MD1_ram_block1a95_clock_0, , , );
MD1_ram_block1a95_PORT_A_write_enable = ND1L3;
MD1_ram_block1a95_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a95_PORT_A_write_enable, MD1_ram_block1a95_clock_0, , , );
MD1_ram_block1a95_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a95_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a95_PORT_A_byte_mask, MD1_ram_block1a95_clock_0, , , );
MD1_ram_block1a95_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a95_PORT_A_data_out = MEMORY(MD1_ram_block1a95_PORT_A_data_in_reg, , MD1_ram_block1a95_PORT_A_address_reg, , MD1_ram_block1a95_PORT_A_write_enable_reg, , MD1_ram_block1a95_PORT_A_byte_mask_reg, , MD1_ram_block1a95_clock_0, , , , , );
MD1_ram_block1a95 = MD1_ram_block1a95_PORT_A_data_out[0];


--MD1_ram_block1a63 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a63 at M4K_X47_Y29
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a63_PORT_A_data_in = H1_M_st_data[31];
MD1_ram_block1a63_PORT_A_data_in_reg = DFFE(MD1_ram_block1a63_PORT_A_data_in, MD1_ram_block1a63_clock_0, , , );
MD1_ram_block1a63_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a63_PORT_A_address_reg = DFFE(MD1_ram_block1a63_PORT_A_address, MD1_ram_block1a63_clock_0, , , );
MD1_ram_block1a63_PORT_A_write_enable = ND1L2;
MD1_ram_block1a63_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a63_PORT_A_write_enable, MD1_ram_block1a63_clock_0, , , );
MD1_ram_block1a63_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a63_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a63_PORT_A_byte_mask, MD1_ram_block1a63_clock_0, , , );
MD1_ram_block1a63_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a63_PORT_A_data_out = MEMORY(MD1_ram_block1a63_PORT_A_data_in_reg, , MD1_ram_block1a63_PORT_A_address_reg, , MD1_ram_block1a63_PORT_A_write_enable_reg, , MD1_ram_block1a63_PORT_A_byte_mask_reg, , MD1_ram_block1a63_clock_0, , , , , );
MD1_ram_block1a63 = MD1_ram_block1a63_PORT_A_data_out[0];


--MD1_ram_block1a127 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a127 at M4K_X47_Y21
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a127_PORT_A_data_in = H1_M_st_data[31];
MD1_ram_block1a127_PORT_A_data_in_reg = DFFE(MD1_ram_block1a127_PORT_A_data_in, MD1_ram_block1a127_clock_0, , , );
MD1_ram_block1a127_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a127_PORT_A_address_reg = DFFE(MD1_ram_block1a127_PORT_A_address, MD1_ram_block1a127_clock_0, , , );
MD1_ram_block1a127_PORT_A_write_enable = ND1L4;
MD1_ram_block1a127_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a127_PORT_A_write_enable, MD1_ram_block1a127_clock_0, , , );
MD1_ram_block1a127_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a127_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a127_PORT_A_byte_mask, MD1_ram_block1a127_clock_0, , , );
MD1_ram_block1a127_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a127_PORT_A_data_out = MEMORY(MD1_ram_block1a127_PORT_A_data_in_reg, , MD1_ram_block1a127_PORT_A_address_reg, , MD1_ram_block1a127_PORT_A_write_enable_reg, , MD1_ram_block1a127_PORT_A_byte_mask_reg, , MD1_ram_block1a127_clock_0, , , , , );
MD1_ram_block1a127 = MD1_ram_block1a127_PORT_A_data_out[0];


--PD1L23 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w31_n0_mux_dataout~25 at LCCOMB_X46_Y21_N20
PD1L23 = MD1_ram_block1a63 & MD1_ram_block1a31 & ( !MD1_address_reg_a[1] # !MD1_address_reg_a[0] & (MD1_ram_block1a95) # MD1_address_reg_a[0] & MD1_ram_block1a127 ) # !MD1_ram_block1a63 & MD1_ram_block1a31 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a95) # MD1_address_reg_a[0] & MD1_address_reg_a[1] & MD1_ram_block1a127 ) # MD1_ram_block1a63 & !MD1_ram_block1a31 & ( !MD1_address_reg_a[0] & MD1_address_reg_a[1] & (MD1_ram_block1a95) # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] # MD1_ram_block1a127) ) # !MD1_ram_block1a63 & !MD1_ram_block1a31 & ( MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & (MD1_ram_block1a95) # MD1_address_reg_a[0] & MD1_ram_block1a127) );


--J1_registered_cpu_data_master_readdata[31] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[31] at LCFF_X28_Y12_N19
J1_registered_cpu_data_master_readdata[31] = DFFEAS(J1L262, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L381 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~3237 at LCCOMB_X26_Y11_N16
J1L381 = M1_incoming_ext_flash_bus_data[7] & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[31] ) # !M1_incoming_ext_flash_bus_data[7] & ( !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[31]) );


--J1L481 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~3238 at LCCOMB_X24_Y11_N22
J1L481 = J1L381 & ( !N1_cpu_data_master_requests_lan91c111_s1 & !N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[31] );


--J1L581 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~3239 at LCCOMB_X28_Y12_N10
J1L581 = PD1L23 & ( J1L481 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[31]) ) # !PD1L23 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L481 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[31]) );


--J1_cpu_data_master_readdata[31] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31] at LCCOMB_X29_Y12_N6
J1_cpu_data_master_readdata[31] = J1L581 & J1L281 & ( !J1L881 # !L1L81 & ZC1_q_a[31] );


--J1_registered_cpu_data_master_readdata[15] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[15] at LCFF_X25_Y16_N1
J1_registered_cpu_data_master_readdata[15] = DFFEAS(J1L642, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--MD1_ram_block1a15 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a15 at M4K_X8_Y28
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a15_PORT_A_data_in = H1_M_st_data[15];
MD1_ram_block1a15_PORT_A_data_in_reg = DFFE(MD1_ram_block1a15_PORT_A_data_in, MD1_ram_block1a15_clock_0, , , );
MD1_ram_block1a15_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a15_PORT_A_address_reg = DFFE(MD1_ram_block1a15_PORT_A_address, MD1_ram_block1a15_clock_0, , , );
MD1_ram_block1a15_PORT_A_write_enable = ND1L1;
MD1_ram_block1a15_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a15_PORT_A_write_enable, MD1_ram_block1a15_clock_0, , , );
MD1_ram_block1a15_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a15_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a15_PORT_A_byte_mask, MD1_ram_block1a15_clock_0, , , );
MD1_ram_block1a15_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a15_PORT_A_data_out = MEMORY(MD1_ram_block1a15_PORT_A_data_in_reg, , MD1_ram_block1a15_PORT_A_address_reg, , MD1_ram_block1a15_PORT_A_write_enable_reg, , MD1_ram_block1a15_PORT_A_byte_mask_reg, , MD1_ram_block1a15_clock_0, , , , , );
MD1_ram_block1a15 = MD1_ram_block1a15_PORT_A_data_out[0];


--MD1_ram_block1a79 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a79 at M4K_X8_Y30
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a79_PORT_A_data_in = H1_M_st_data[15];
MD1_ram_block1a79_PORT_A_data_in_reg = DFFE(MD1_ram_block1a79_PORT_A_data_in, MD1_ram_block1a79_clock_0, , , );
MD1_ram_block1a79_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a79_PORT_A_address_reg = DFFE(MD1_ram_block1a79_PORT_A_address, MD1_ram_block1a79_clock_0, , , );
MD1_ram_block1a79_PORT_A_write_enable = ND1L3;
MD1_ram_block1a79_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a79_PORT_A_write_enable, MD1_ram_block1a79_clock_0, , , );
MD1_ram_block1a79_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a79_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a79_PORT_A_byte_mask, MD1_ram_block1a79_clock_0, , , );
MD1_ram_block1a79_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a79_PORT_A_data_out = MEMORY(MD1_ram_block1a79_PORT_A_data_in_reg, , MD1_ram_block1a79_PORT_A_address_reg, , MD1_ram_block1a79_PORT_A_write_enable_reg, , MD1_ram_block1a79_PORT_A_byte_mask_reg, , MD1_ram_block1a79_clock_0, , , , , );
MD1_ram_block1a79 = MD1_ram_block1a79_PORT_A_data_out[0];


--MD1_ram_block1a47 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a47 at M4K_X8_Y6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a47_PORT_A_data_in = H1_M_st_data[15];
MD1_ram_block1a47_PORT_A_data_in_reg = DFFE(MD1_ram_block1a47_PORT_A_data_in, MD1_ram_block1a47_clock_0, , , );
MD1_ram_block1a47_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a47_PORT_A_address_reg = DFFE(MD1_ram_block1a47_PORT_A_address, MD1_ram_block1a47_clock_0, , , );
MD1_ram_block1a47_PORT_A_write_enable = ND1L2;
MD1_ram_block1a47_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a47_PORT_A_write_enable, MD1_ram_block1a47_clock_0, , , );
MD1_ram_block1a47_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a47_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a47_PORT_A_byte_mask, MD1_ram_block1a47_clock_0, , , );
MD1_ram_block1a47_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a47_PORT_A_data_out = MEMORY(MD1_ram_block1a47_PORT_A_data_in_reg, , MD1_ram_block1a47_PORT_A_address_reg, , MD1_ram_block1a47_PORT_A_write_enable_reg, , MD1_ram_block1a47_PORT_A_byte_mask_reg, , MD1_ram_block1a47_clock_0, , , , , );
MD1_ram_block1a47 = MD1_ram_block1a47_PORT_A_data_out[0];


--MD1_ram_block1a111 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a111 at M4K_X8_Y23
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a111_PORT_A_data_in = H1_M_st_data[15];
MD1_ram_block1a111_PORT_A_data_in_reg = DFFE(MD1_ram_block1a111_PORT_A_data_in, MD1_ram_block1a111_clock_0, , , );
MD1_ram_block1a111_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a111_PORT_A_address_reg = DFFE(MD1_ram_block1a111_PORT_A_address, MD1_ram_block1a111_clock_0, , , );
MD1_ram_block1a111_PORT_A_write_enable = ND1L4;
MD1_ram_block1a111_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a111_PORT_A_write_enable, MD1_ram_block1a111_clock_0, , , );
MD1_ram_block1a111_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a111_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a111_PORT_A_byte_mask, MD1_ram_block1a111_clock_0, , , );
MD1_ram_block1a111_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a111_PORT_A_data_out = MEMORY(MD1_ram_block1a111_PORT_A_data_in_reg, , MD1_ram_block1a111_PORT_A_address_reg, , MD1_ram_block1a111_PORT_A_write_enable_reg, , MD1_ram_block1a111_PORT_A_byte_mask_reg, , MD1_ram_block1a111_clock_0, , , , , );
MD1_ram_block1a111 = MD1_ram_block1a111_PORT_A_data_out[0];


--PD1L61 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w15_n0_mux_dataout~25 at LCCOMB_X23_Y20_N28
PD1L61 = MD1_ram_block1a111 & MD1_ram_block1a79 & ( !MD1_address_reg_a[0] & (MD1_ram_block1a15) # MD1_address_reg_a[0] & MD1_ram_block1a47 # MD1_address_reg_a[1] ) # !MD1_ram_block1a111 & MD1_ram_block1a79 & ( !MD1_address_reg_a[0] & (MD1_address_reg_a[1] # MD1_ram_block1a15) # MD1_address_reg_a[0] & MD1_ram_block1a47 & (!MD1_address_reg_a[1]) ) # MD1_ram_block1a111 & !MD1_ram_block1a79 & ( !MD1_address_reg_a[0] & (MD1_ram_block1a15 & !MD1_address_reg_a[1]) # MD1_address_reg_a[0] & (MD1_address_reg_a[1] # MD1_ram_block1a47) ) # !MD1_ram_block1a111 & !MD1_ram_block1a79 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & (MD1_ram_block1a15) # MD1_address_reg_a[0] & MD1_ram_block1a47) );


--J1_dbs_8_reg_segment_1[7] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[7] at LCFF_X24_Y11_N13
J1_dbs_8_reg_segment_1[7] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L2, M1_incoming_ext_flash_bus_data[7],  ,  , VCC);


--J1L411 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[15]~3240 at LCCOMB_X24_Y11_N12
J1L411 = J1_dbs_8_reg_segment_1[7] & M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[15] ) # J1_dbs_8_reg_segment_1[7] & !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[15] ) # !J1_dbs_8_reg_segment_1[7] & !M1_cpu_data_master_requests_ext_flash_s1 & ( !CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[15] );


--J1L511 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[15]~3241 at LCCOMB_X23_Y10_N8
J1L511 = J1L411 & N1_cpu_data_master_requests_ext_ram_s1 & ( N1_incoming_ext_ram_bus_data[15] ) # J1L411 & !N1_cpu_data_master_requests_ext_ram_s1 & ( !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[15] );


--P1_readdata[15] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[15] at LCFF_X23_Y26_N19
P1_readdata[15] = DFFEAS(P1_read_mux_out[15], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L611 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[15]~3242 at LCCOMB_X23_Y20_N22
J1L611 = J1L511 & ( !Q1_cpu_data_master_requests_high_res_timer_s1 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L61) # Q1_cpu_data_master_requests_high_res_timer_s1 & P1_readdata[15] & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L61) );


--FB1_readdata[15] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[15] at LCFF_X26_Y30_N23
FB1_readdata[15] = DFFEAS(FB1_read_mux_out[15], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L711 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[15]~3243 at LCCOMB_X23_Y20_N8
J1L711 = J1L611 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[15]) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & J1_registered_cpu_data_master_readdata[15] & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[15]) );


--J1_cpu_data_master_readdata[15] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[15] at LCCOMB_X23_Y20_N16
J1_cpu_data_master_readdata[15] = J1L711 & J1L881 & ( ZC1_q_a[15] & !L1L81 & J1L88 ) # J1L711 & !J1L881 & ( J1L88 );


--P1_readdata[7] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[7] at LCFF_X23_Y25_N15
P1_readdata[7] = DFFEAS(P1_read_mux_out[7], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--RD1_readdata[7] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[7] at LCFF_X26_Y27_N9
RD1_readdata[7] = DFFEAS(RD1_selected_read_data[7], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--FB1_readdata[7] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[7] at LCFF_X26_Y30_N5
FB1_readdata[7] = DFFEAS(FB1_read_mux_out[7], GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L07 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~3244 at LCCOMB_X25_Y25_N18
J1L07 = G1L2 & LB1L2 & ( !H1_M_alu_result[6] & (FB1_readdata[7] & P1_readdata[7]) # H1_M_alu_result[6] & RD1_readdata[7] ) # !G1L2 & LB1L2 & ( !H1_M_alu_result[6] & (FB1_readdata[7]) # H1_M_alu_result[6] & RD1_readdata[7] ) # G1L2 & !LB1L2 & ( P1_readdata[7] # H1_M_alu_result[6] ) # !G1L2 & !LB1L2;


--J1_registered_cpu_data_master_readdata[7] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[7] at LCFF_X23_Y17_N9
J1_registered_cpu_data_master_readdata[7] = DFFEAS(J1L832, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_0[7] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[7] at LCFF_X23_Y17_N11
J1_dbs_8_reg_segment_0[7] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L1, M1_incoming_ext_flash_bus_data[7],  ,  , VCC);


--J1L17 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~3245 at LCCOMB_X23_Y17_N10
J1L17 = J1_registered_cpu_data_master_readdata[7] & ( !M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_0[7] ) # !J1_registered_cpu_data_master_readdata[7] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_0[7]) );


--MD1_ram_block1a7 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a7 at M4K_X31_Y33
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a7_PORT_A_data_in = H1_M_st_data[7];
MD1_ram_block1a7_PORT_A_data_in_reg = DFFE(MD1_ram_block1a7_PORT_A_data_in, MD1_ram_block1a7_clock_0, , , );
MD1_ram_block1a7_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a7_PORT_A_address_reg = DFFE(MD1_ram_block1a7_PORT_A_address, MD1_ram_block1a7_clock_0, , , );
MD1_ram_block1a7_PORT_A_write_enable = ND1L1;
MD1_ram_block1a7_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a7_PORT_A_write_enable, MD1_ram_block1a7_clock_0, , , );
MD1_ram_block1a7_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a7_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a7_PORT_A_byte_mask, MD1_ram_block1a7_clock_0, , , );
MD1_ram_block1a7_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a7_PORT_A_data_out = MEMORY(MD1_ram_block1a7_PORT_A_data_in_reg, , MD1_ram_block1a7_PORT_A_address_reg, , MD1_ram_block1a7_PORT_A_write_enable_reg, , MD1_ram_block1a7_PORT_A_byte_mask_reg, , MD1_ram_block1a7_clock_0, , , , , );
MD1_ram_block1a7 = MD1_ram_block1a7_PORT_A_data_out[0];


--MD1_ram_block1a71 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a71 at M4K_X8_Y33
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a71_PORT_A_data_in = H1_M_st_data[7];
MD1_ram_block1a71_PORT_A_data_in_reg = DFFE(MD1_ram_block1a71_PORT_A_data_in, MD1_ram_block1a71_clock_0, , , );
MD1_ram_block1a71_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a71_PORT_A_address_reg = DFFE(MD1_ram_block1a71_PORT_A_address, MD1_ram_block1a71_clock_0, , , );
MD1_ram_block1a71_PORT_A_write_enable = ND1L3;
MD1_ram_block1a71_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a71_PORT_A_write_enable, MD1_ram_block1a71_clock_0, , , );
MD1_ram_block1a71_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a71_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a71_PORT_A_byte_mask, MD1_ram_block1a71_clock_0, , , );
MD1_ram_block1a71_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a71_PORT_A_data_out = MEMORY(MD1_ram_block1a71_PORT_A_data_in_reg, , MD1_ram_block1a71_PORT_A_address_reg, , MD1_ram_block1a71_PORT_A_write_enable_reg, , MD1_ram_block1a71_PORT_A_byte_mask_reg, , MD1_ram_block1a71_clock_0, , , , , );
MD1_ram_block1a71 = MD1_ram_block1a71_PORT_A_data_out[0];


--MD1_ram_block1a39 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a39 at M4K_X31_Y32
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a39_PORT_A_data_in = H1_M_st_data[7];
MD1_ram_block1a39_PORT_A_data_in_reg = DFFE(MD1_ram_block1a39_PORT_A_data_in, MD1_ram_block1a39_clock_0, , , );
MD1_ram_block1a39_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a39_PORT_A_address_reg = DFFE(MD1_ram_block1a39_PORT_A_address, MD1_ram_block1a39_clock_0, , , );
MD1_ram_block1a39_PORT_A_write_enable = ND1L2;
MD1_ram_block1a39_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a39_PORT_A_write_enable, MD1_ram_block1a39_clock_0, , , );
MD1_ram_block1a39_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a39_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a39_PORT_A_byte_mask, MD1_ram_block1a39_clock_0, , , );
MD1_ram_block1a39_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a39_PORT_A_data_out = MEMORY(MD1_ram_block1a39_PORT_A_data_in_reg, , MD1_ram_block1a39_PORT_A_address_reg, , MD1_ram_block1a39_PORT_A_write_enable_reg, , MD1_ram_block1a39_PORT_A_byte_mask_reg, , MD1_ram_block1a39_clock_0, , , , , );
MD1_ram_block1a39 = MD1_ram_block1a39_PORT_A_data_out[0];


--MD1_ram_block1a103 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a103 at M4K_X39_Y18
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a103_PORT_A_data_in = H1_M_st_data[7];
MD1_ram_block1a103_PORT_A_data_in_reg = DFFE(MD1_ram_block1a103_PORT_A_data_in, MD1_ram_block1a103_clock_0, , , );
MD1_ram_block1a103_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a103_PORT_A_address_reg = DFFE(MD1_ram_block1a103_PORT_A_address, MD1_ram_block1a103_clock_0, , , );
MD1_ram_block1a103_PORT_A_write_enable = ND1L4;
MD1_ram_block1a103_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a103_PORT_A_write_enable, MD1_ram_block1a103_clock_0, , , );
MD1_ram_block1a103_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a103_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a103_PORT_A_byte_mask, MD1_ram_block1a103_clock_0, , , );
MD1_ram_block1a103_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a103_PORT_A_data_out = MEMORY(MD1_ram_block1a103_PORT_A_data_in_reg, , MD1_ram_block1a103_PORT_A_address_reg, , MD1_ram_block1a103_PORT_A_write_enable_reg, , MD1_ram_block1a103_PORT_A_byte_mask_reg, , MD1_ram_block1a103_clock_0, , , , , );
MD1_ram_block1a103 = MD1_ram_block1a103_PORT_A_data_out[0];


--PD1L8 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w7_n0_mux_dataout~25 at LCCOMB_X23_Y18_N0
PD1L8 = MD1_ram_block1a39 & MD1_ram_block1a71 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a7 # MD1_address_reg_a[0]) # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a103) ) # !MD1_ram_block1a39 & MD1_ram_block1a71 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & MD1_ram_block1a7) # MD1_address_reg_a[1] & (!MD1_address_reg_a[0] # MD1_ram_block1a103) ) # MD1_ram_block1a39 & !MD1_ram_block1a71 & ( !MD1_address_reg_a[1] & (MD1_ram_block1a7 # MD1_address_reg_a[0]) # MD1_address_reg_a[1] & MD1_ram_block1a103 & MD1_address_reg_a[0] ) # !MD1_ram_block1a39 & !MD1_ram_block1a71 & ( !MD1_address_reg_a[1] & (!MD1_address_reg_a[0] & MD1_ram_block1a7) # MD1_address_reg_a[1] & MD1_ram_block1a103 & MD1_address_reg_a[0] );


--J1L27 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~3246 at LCCOMB_X23_Y17_N4
J1L27 = N1_incoming_ext_ram_bus_data[7] & PD1L8 & ( J1L17 ) # !N1_incoming_ext_ram_bus_data[7] & PD1L8 & ( J1L17 & !N1_cpu_data_master_requests_ext_ram_s1 ) # N1_incoming_ext_ram_bus_data[7] & !PD1L8 & ( J1L17 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 ) # !N1_incoming_ext_ram_bus_data[7] & !PD1L8 & ( J1L17 & !N1_cpu_data_master_requests_ext_ram_s1 & !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 );


--J1L37 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~3247 at LCCOMB_X23_Y17_N26
J1L37 = N1_incoming_ext_ram_bus_data[7] & J1L27 & ( !U1L23 # T1_readdata[7] ) # !N1_incoming_ext_ram_bus_data[7] & J1L27 & ( !N1_cpu_data_master_requests_lan91c111_s1 & (!U1L23 # T1_readdata[7]) );


--J1L47 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~3248 at LCCOMB_X23_Y17_N0
J1L47 = J1L781 & J1L37 & ( J1L15 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[7]) );


--J1_cpu_data_master_readdata[7] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7] at LCCOMB_X23_Y17_N22
J1_cpu_data_master_readdata[7] = J1L47 & ( J1L07 & (!J1L881 # ZC1_q_a[7] & !L1L81) );


--MD1_ram_block1a23 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a23 at M4K_X47_Y2
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a23_PORT_A_data_in = H1_M_st_data[23];
MD1_ram_block1a23_PORT_A_data_in_reg = DFFE(MD1_ram_block1a23_PORT_A_data_in, MD1_ram_block1a23_clock_0, , , );
MD1_ram_block1a23_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a23_PORT_A_address_reg = DFFE(MD1_ram_block1a23_PORT_A_address, MD1_ram_block1a23_clock_0, , , );
MD1_ram_block1a23_PORT_A_write_enable = ND1L1;
MD1_ram_block1a23_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a23_PORT_A_write_enable, MD1_ram_block1a23_clock_0, , , );
MD1_ram_block1a23_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a23_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a23_PORT_A_byte_mask, MD1_ram_block1a23_clock_0, , , );
MD1_ram_block1a23_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a23_PORT_A_data_out = MEMORY(MD1_ram_block1a23_PORT_A_data_in_reg, , MD1_ram_block1a23_PORT_A_address_reg, , MD1_ram_block1a23_PORT_A_write_enable_reg, , MD1_ram_block1a23_PORT_A_byte_mask_reg, , MD1_ram_block1a23_clock_0, , , , , );
MD1_ram_block1a23 = MD1_ram_block1a23_PORT_A_data_out[0];


--MD1_ram_block1a87 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a87 at M4K_X39_Y2
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a87_PORT_A_data_in = H1_M_st_data[23];
MD1_ram_block1a87_PORT_A_data_in_reg = DFFE(MD1_ram_block1a87_PORT_A_data_in, MD1_ram_block1a87_clock_0, , , );
MD1_ram_block1a87_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a87_PORT_A_address_reg = DFFE(MD1_ram_block1a87_PORT_A_address, MD1_ram_block1a87_clock_0, , , );
MD1_ram_block1a87_PORT_A_write_enable = ND1L3;
MD1_ram_block1a87_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a87_PORT_A_write_enable, MD1_ram_block1a87_clock_0, , , );
MD1_ram_block1a87_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a87_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a87_PORT_A_byte_mask, MD1_ram_block1a87_clock_0, , , );
MD1_ram_block1a87_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a87_PORT_A_data_out = MEMORY(MD1_ram_block1a87_PORT_A_data_in_reg, , MD1_ram_block1a87_PORT_A_address_reg, , MD1_ram_block1a87_PORT_A_write_enable_reg, , MD1_ram_block1a87_PORT_A_byte_mask_reg, , MD1_ram_block1a87_clock_0, , , , , );
MD1_ram_block1a87 = MD1_ram_block1a87_PORT_A_data_out[0];


--MD1_ram_block1a55 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a55 at M4K_X39_Y4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a55_PORT_A_data_in = H1_M_st_data[23];
MD1_ram_block1a55_PORT_A_data_in_reg = DFFE(MD1_ram_block1a55_PORT_A_data_in, MD1_ram_block1a55_clock_0, , , );
MD1_ram_block1a55_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a55_PORT_A_address_reg = DFFE(MD1_ram_block1a55_PORT_A_address, MD1_ram_block1a55_clock_0, , , );
MD1_ram_block1a55_PORT_A_write_enable = ND1L2;
MD1_ram_block1a55_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a55_PORT_A_write_enable, MD1_ram_block1a55_clock_0, , , );
MD1_ram_block1a55_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a55_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a55_PORT_A_byte_mask, MD1_ram_block1a55_clock_0, , , );
MD1_ram_block1a55_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a55_PORT_A_data_out = MEMORY(MD1_ram_block1a55_PORT_A_data_in_reg, , MD1_ram_block1a55_PORT_A_address_reg, , MD1_ram_block1a55_PORT_A_write_enable_reg, , MD1_ram_block1a55_PORT_A_byte_mask_reg, , MD1_ram_block1a55_clock_0, , , , , );
MD1_ram_block1a55 = MD1_ram_block1a55_PORT_A_data_out[0];


--MD1_ram_block1a119 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a119 at M4K_X39_Y8
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a119_PORT_A_data_in = H1_M_st_data[23];
MD1_ram_block1a119_PORT_A_data_in_reg = DFFE(MD1_ram_block1a119_PORT_A_data_in, MD1_ram_block1a119_clock_0, , , );
MD1_ram_block1a119_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a119_PORT_A_address_reg = DFFE(MD1_ram_block1a119_PORT_A_address, MD1_ram_block1a119_clock_0, , , );
MD1_ram_block1a119_PORT_A_write_enable = ND1L4;
MD1_ram_block1a119_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a119_PORT_A_write_enable, MD1_ram_block1a119_clock_0, , , );
MD1_ram_block1a119_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a119_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a119_PORT_A_byte_mask, MD1_ram_block1a119_clock_0, , , );
MD1_ram_block1a119_clock_0 = GLOBAL(VD1L2);
MD1_ram_block1a119_PORT_A_data_out = MEMORY(MD1_ram_block1a119_PORT_A_data_in_reg, , MD1_ram_block1a119_PORT_A_address_reg, , MD1_ram_block1a119_PORT_A_write_enable_reg, , MD1_ram_block1a119_PORT_A_byte_mask_reg, , MD1_ram_block1a119_clock_0, , , , , );
MD1_ram_block1a119 = MD1_ram_block1a119_PORT_A_data_out[0];


--PD1L42 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w23_n0_mux_dataout~25 at LCCOMB_X38_Y8_N20
PD1L42 = MD1_ram_block1a87 & MD1_ram_block1a23 & ( !MD1_address_reg_a[0] # !MD1_address_reg_a[1] & (MD1_ram_block1a55) # MD1_address_reg_a[1] & MD1_ram_block1a119 ) # !MD1_ram_block1a87 & MD1_ram_block1a23 & ( !MD1_address_reg_a[0] & (!MD1_address_reg_a[1]) # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a55) # MD1_address_reg_a[1] & MD1_ram_block1a119) ) # MD1_ram_block1a87 & !MD1_ram_block1a23 & ( !MD1_address_reg_a[0] & (MD1_address_reg_a[1]) # MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a55) # MD1_address_reg_a[1] & MD1_ram_block1a119) ) # !MD1_ram_block1a87 & !MD1_ram_block1a23 & ( MD1_address_reg_a[0] & (!MD1_address_reg_a[1] & (MD1_ram_block1a55) # MD1_address_reg_a[1] & MD1_ram_block1a119) );


--J1_registered_cpu_data_master_readdata[23] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[23] at LCFF_X26_Y11_N21
J1_registered_cpu_data_master_readdata[23] = DFFEAS(J1L452, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[7] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[7] at LCFF_X26_Y11_N23
J1_dbs_8_reg_segment_2[7] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , J1L3, M1_incoming_ext_flash_bus_data[7],  ,  , VCC);


--J1L051 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[23]~3249 at LCCOMB_X26_Y11_N22
J1L051 = J1_registered_cpu_data_master_readdata[23] & ( !M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_2[7] ) # !J1_registered_cpu_data_master_readdata[23] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!M1_cpu_data_master_requests_ext_flash_s1 # J1_dbs_8_reg_segment_2[7]) );


--J1L151 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[23]~3250 at LCCOMB_X26_Y11_N28
J1L151 = N1_cpu_data_master_requests_lan91c111_s1 & ( J1L051 & N1_incoming_ext_ram_bus_data[23] ) # !N1_cpu_data_master_requests_lan91c111_s1 & ( J1L051 & (!N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[23]) );


--J1L251 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[23]~3251 at LCCOMB_X26_Y11_N2
J1L251 = J1L151 & PD1L42 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[23] ) # J1L151 & !PD1L42 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[23]) );


--J1_cpu_data_master_readdata[23] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[23] at LCCOMB_X27_Y11_N20
J1_cpu_data_master_readdata[23] = J1L881 & J1L941 & ( ZC1_q_a[23] & !L1L81 & J1L251 ) # !J1L881 & J1L941 & ( J1L251 );


--H1_F_pc[5] is std_2s60:inst|cpu:the_cpu|F_pc[5] at LCFF_X30_Y19_N25
H1_F_pc[5] = AMPP_FUNCTION(VD1L2, H1L058, E1L4, H1_M_stall);


--H1L0171 is std_2s60:inst|cpu:the_cpu|add~2404 at LCCOMB_X32_Y19_N10
H1L0171 = AMPP_FUNCTION(!H1_F_pc[5], H1L3071);

--H1L1171 is std_2s60:inst|cpu:the_cpu|add~2405 at LCCOMB_X32_Y19_N10
H1L1171 = AMPP_FUNCTION(!H1_F_pc[5], H1L3071);


--H1L4171 is std_2s60:inst|cpu:the_cpu|add~2408 at LCCOMB_X32_Y20_N10
H1L4171 = AMPP_FUNCTION(!H1L0171, !VB1_q_b[13], H1L7071);

--H1L5171 is std_2s60:inst|cpu:the_cpu|add~2409 at LCCOMB_X32_Y20_N10
H1L5171 = AMPP_FUNCTION(!H1L0171, !VB1_q_b[13], H1L7071);


--H1_E_ctrl_ld_signed is std_2s60:inst|cpu:the_cpu|E_ctrl_ld_signed at LCFF_X30_Y27_N13
H1_E_ctrl_ld_signed = AMPP_FUNCTION(VD1L2, H1L54, E1L4, H1_M_stall);


--H1L288 is std_2s60:inst|cpu:the_cpu|F_iw[17]~958 at LCCOMB_X30_Y18_N18
H1L288 = AMPP_FUNCTION(!H1L6702, !VB1_q_b[17]);


--H1_F_pc[9] is std_2s60:inst|cpu:the_cpu|F_pc[9] at LCFF_X32_Y21_N13
H1_F_pc[9] = AMPP_FUNCTION(VD1L2, H1L558, E1L4, H1_M_stall);


--H1_F_pc[8] is std_2s60:inst|cpu:the_cpu|F_pc[8] at LCFF_X32_Y20_N29
H1_F_pc[8] = AMPP_FUNCTION(VD1L2, H1L358, E1L4, H1_M_stall);


--H1_F_pc[7] is std_2s60:inst|cpu:the_cpu|F_pc[7] at LCFF_X32_Y21_N5
H1_F_pc[7] = AMPP_FUNCTION(VD1L2, H1L258, E1L4, H1_M_stall);


--H1_F_pc[6] is std_2s60:inst|cpu:the_cpu|F_pc[6] at LCFF_X30_Y19_N13
H1_F_pc[6] = AMPP_FUNCTION(VD1L2, H1L158, E1L4, H1_M_stall);


--H1L8171 is std_2s60:inst|cpu:the_cpu|add~2412 at LCCOMB_X32_Y19_N12
H1L8171 = AMPP_FUNCTION(!H1_F_pc[6], H1L1171);

--H1L9171 is std_2s60:inst|cpu:the_cpu|add~2413 at LCCOMB_X32_Y19_N12
H1L9171 = AMPP_FUNCTION(!H1_F_pc[6], H1L1171);


--H1L2271 is std_2s60:inst|cpu:the_cpu|add~2416 at LCCOMB_X32_Y19_N14
H1L2271 = AMPP_FUNCTION(!H1_F_pc[7], H1L9171);

--H1L3271 is std_2s60:inst|cpu:the_cpu|add~2417 at LCCOMB_X32_Y19_N14
H1L3271 = AMPP_FUNCTION(!H1_F_pc[7], H1L9171);


--H1L6271 is std_2s60:inst|cpu:the_cpu|add~2420 at LCCOMB_X32_Y19_N16
H1L6271 = AMPP_FUNCTION(!H1_F_pc[8], H1L3271);

--H1L7271 is std_2s60:inst|cpu:the_cpu|add~2421 at LCCOMB_X32_Y19_N16
H1L7271 = AMPP_FUNCTION(!H1_F_pc[8], H1L3271);


--H1L0371 is std_2s60:inst|cpu:the_cpu|add~2424 at LCCOMB_X32_Y19_N18
H1L0371 = AMPP_FUNCTION(!H1_F_pc[9], H1L7271);

--H1L1371 is std_2s60:inst|cpu:the_cpu|add~2425 at LCCOMB_X32_Y19_N18
H1L1371 = AMPP_FUNCTION(!H1_F_pc[9], H1L7271);


--H1L4371 is std_2s60:inst|cpu:the_cpu|add~2428 at LCCOMB_X32_Y20_N12
H1L4371 = AMPP_FUNCTION(!H1L8171, !VB1_q_b[14], H1L5171);

--H1L5371 is std_2s60:inst|cpu:the_cpu|add~2429 at LCCOMB_X32_Y20_N12
H1L5371 = AMPP_FUNCTION(!H1L8171, !VB1_q_b[14], H1L5171);


--H1L8371 is std_2s60:inst|cpu:the_cpu|add~2432 at LCCOMB_X32_Y20_N14
H1L8371 = AMPP_FUNCTION(!H1L2271, !VB1_q_b[15], H1L5371);

--H1L9371 is std_2s60:inst|cpu:the_cpu|add~2433 at LCCOMB_X32_Y20_N14
H1L9371 = AMPP_FUNCTION(!H1L2271, !VB1_q_b[15], H1L5371);


--H1L2471 is std_2s60:inst|cpu:the_cpu|add~2436 at LCCOMB_X32_Y20_N16
H1L2471 = AMPP_FUNCTION(!H1L6271, !VB1_q_b[16], H1L9371);

--H1L3471 is std_2s60:inst|cpu:the_cpu|add~2437 at LCCOMB_X32_Y20_N16
H1L3471 = AMPP_FUNCTION(!H1L6271, !VB1_q_b[16], H1L9371);


--H1L6471 is std_2s60:inst|cpu:the_cpu|add~2440 at LCCOMB_X32_Y20_N18
H1L6471 = AMPP_FUNCTION(!VB1_q_b[17], !H1L0371, H1L3471);

--H1L7471 is std_2s60:inst|cpu:the_cpu|add~2441 at LCCOMB_X32_Y20_N18
H1L7471 = AMPP_FUNCTION(!VB1_q_b[17], !H1L0371, H1L3471);


--H1L588 is std_2s60:inst|cpu:the_cpu|F_iw[20]~959 at LCCOMB_X32_Y17_N14
H1L588 = AMPP_FUNCTION(!H1L798, !VB1_q_b[20], !H1L6702);


--H1L488 is std_2s60:inst|cpu:the_cpu|F_iw[19]~960 at LCCOMB_X30_Y18_N10
H1L488 = AMPP_FUNCTION(!H1L798, !VB1_q_b[19], !H1L6702);


--H1L388 is std_2s60:inst|cpu:the_cpu|F_iw[18]~961 at LCCOMB_X32_Y25_N2
H1L388 = AMPP_FUNCTION(!H1L798, !H1L6702, !VB1_q_b[18]);


--H1L0571 is std_2s60:inst|cpu:the_cpu|add~2444 at LCCOMB_X32_Y19_N20
H1L0571 = AMPP_FUNCTION(!H1_F_pc[10], H1L1371);

--H1L1571 is std_2s60:inst|cpu:the_cpu|add~2445 at LCCOMB_X32_Y19_N20
H1L1571 = AMPP_FUNCTION(!H1_F_pc[10], H1L1371);


--H1L4571 is std_2s60:inst|cpu:the_cpu|add~2448 at LCCOMB_X32_Y19_N22
H1L4571 = AMPP_FUNCTION(!H1_F_pc[11], H1L1571);

--H1L5571 is std_2s60:inst|cpu:the_cpu|add~2449 at LCCOMB_X32_Y19_N22
H1L5571 = AMPP_FUNCTION(!H1_F_pc[11], H1L1571);


--H1L8571 is std_2s60:inst|cpu:the_cpu|add~2452 at LCCOMB_X32_Y19_N24
H1L8571 = AMPP_FUNCTION(!H1_F_pc[12], H1L5571);

--H1L9571 is std_2s60:inst|cpu:the_cpu|add~2453 at LCCOMB_X32_Y19_N24
H1L9571 = AMPP_FUNCTION(!H1_F_pc[12], H1L5571);


--H1L2671 is std_2s60:inst|cpu:the_cpu|add~2456 at LCCOMB_X32_Y19_N26
H1L2671 = AMPP_FUNCTION(!H1_F_pc[13], H1L9571);

--H1L3671 is std_2s60:inst|cpu:the_cpu|add~2457 at LCCOMB_X32_Y19_N26
H1L3671 = AMPP_FUNCTION(!H1_F_pc[13], H1L9571);


--H1L6671 is std_2s60:inst|cpu:the_cpu|add~2460 at LCCOMB_X32_Y19_N28
H1L6671 = AMPP_FUNCTION(!H1_F_pc[14], H1L3671);

--H1L7671 is std_2s60:inst|cpu:the_cpu|add~2461 at LCCOMB_X32_Y19_N28
H1L7671 = AMPP_FUNCTION(!H1_F_pc[14], H1L3671);


--H1L0771 is std_2s60:inst|cpu:the_cpu|add~2464 at LCCOMB_X32_Y20_N20
H1L0771 = AMPP_FUNCTION(H1L7471);


--H1L4771 is std_2s60:inst|cpu:the_cpu|add~2468 at LCCOMB_X32_Y19_N30
H1L4771 = AMPP_FUNCTION(!H1_F_pc[15], H1L7671);

--H1L5771 is std_2s60:inst|cpu:the_cpu|add~2469 at LCCOMB_X32_Y19_N30
H1L5771 = AMPP_FUNCTION(!H1_F_pc[15], H1L7671);


--H1L8771 is std_2s60:inst|cpu:the_cpu|add~2472 at LCCOMB_X32_Y18_N16
H1L8771 = AMPP_FUNCTION(!H1_F_pc[16], H1L5771);

--H1L9771 is std_2s60:inst|cpu:the_cpu|add~2473 at LCCOMB_X32_Y18_N16
H1L9771 = AMPP_FUNCTION(!H1_F_pc[16], H1L5771);


--H1L2871 is std_2s60:inst|cpu:the_cpu|add~2476 at LCCOMB_X32_Y18_N18
H1L2871 = AMPP_FUNCTION(!H1_F_pc[17], H1L9771);

--H1L3871 is std_2s60:inst|cpu:the_cpu|add~2477 at LCCOMB_X32_Y18_N18
H1L3871 = AMPP_FUNCTION(!H1_F_pc[17], H1L9771);


--H1L6871 is std_2s60:inst|cpu:the_cpu|add~2480 at LCCOMB_X32_Y18_N20
H1L6871 = AMPP_FUNCTION(!H1_F_pc[18], H1L3871);

--H1L7871 is std_2s60:inst|cpu:the_cpu|add~2481 at LCCOMB_X32_Y18_N20
H1L7871 = AMPP_FUNCTION(!H1_F_pc[18], H1L3871);


--H1L0971 is std_2s60:inst|cpu:the_cpu|add~2484 at LCCOMB_X32_Y18_N22
H1L0971 = AMPP_FUNCTION(!H1_F_pc[19], H1L7871);

--H1L1971 is std_2s60:inst|cpu:the_cpu|add~2485 at LCCOMB_X32_Y18_N22
H1L1971 = AMPP_FUNCTION(!H1_F_pc[19], H1L7871);


--H1L4971 is std_2s60:inst|cpu:the_cpu|add~2488 at LCCOMB_X32_Y18_N24
H1L4971 = AMPP_FUNCTION(!H1_F_pc[20], H1L1971);

--H1L5971 is std_2s60:inst|cpu:the_cpu|add~2489 at LCCOMB_X32_Y18_N24
H1L5971 = AMPP_FUNCTION(!H1_F_pc[20], H1L1971);


--H1L8971 is std_2s60:inst|cpu:the_cpu|add~2492 at LCCOMB_X32_Y18_N26
H1L8971 = AMPP_FUNCTION(!H1_F_pc[21], H1L5971);

--H1L9971 is std_2s60:inst|cpu:the_cpu|add~2493 at LCCOMB_X32_Y18_N26
H1L9971 = AMPP_FUNCTION(!H1_F_pc[21], H1L5971);


--H1L2081 is std_2s60:inst|cpu:the_cpu|add~2496 at LCCOMB_X32_Y18_N28
H1L2081 = AMPP_FUNCTION(!H1_F_pc[22], H1L9971);

--H1L3081 is std_2s60:inst|cpu:the_cpu|add~2497 at LCCOMB_X32_Y18_N28
H1L3081 = AMPP_FUNCTION(!H1_F_pc[22], H1L9971);


--H1L6081 is std_2s60:inst|cpu:the_cpu|add~2500 at LCCOMB_X32_Y18_N30
H1L6081 = AMPP_FUNCTION(!H1_F_pc[23], H1L3081);


--BB1_i_next.111 is std_2s60:inst|sdram:the_sdram|i_next.111 at LCFF_X30_Y8_N9
BB1_i_next.111 = DFFEAS(BB1L87, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L96 is std_2s60:inst|sdram:the_sdram|Select~6476 at LCCOMB_X30_Y8_N28
BB1L96 = !BB1_i_count[1] & BB1_i_state.011 & BB1_i_next.111 & !BB1_i_count[2];


--TD1_do_load_shifter is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|do_load_shifter at LCFF_X27_Y29_N15
TD1_do_load_shifter = DFFEAS(TD1L26, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--A1L911 is rtl~7 at LCCOMB_X28_Y28_N8
A1L911 = !TD1_do_load_shifter & TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1];


--TD1_baud_clk_en is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_clk_en at LCFF_X29_Y29_N23
TD1_baud_clk_en = DFFEAS(TD1_baud_rate_counter_is_zero, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--RD1_tx_data[5] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[5] at LCFF_X26_Y28_N15
RD1_tx_data[5] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L36, H1_M_st_data[5],  ,  , VCC);


--RD1_tx_data[1] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[1] at LCFF_X27_Y28_N1
RD1_tx_data[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L36, H1_M_st_data[1],  ,  , VCC);


--RD1_tx_data[7] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[7] at LCFF_X27_Y28_N11
RD1_tx_data[7] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L36, H1_M_st_data[7],  ,  , VCC);


--RD1_tx_data[3] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[3] at LCFF_X27_Y28_N7
RD1_tx_data[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L36, H1_M_st_data[3],  ,  , VCC);


--RD1_tx_data[6] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[6] at LCFF_X27_Y29_N23
RD1_tx_data[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L36, H1_M_st_data[6],  ,  , VCC);


--RD1_tx_data[4] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[4] at LCFF_X27_Y28_N15
RD1_tx_data[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L36, H1_M_st_data[4],  ,  , VCC);


--RD1_tx_data[2] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[2] at LCFF_X27_Y28_N31
RD1_tx_data[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L36, H1_M_st_data[2],  ,  , VCC);


--RD1_tx_data[0] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[0] at LCFF_X26_Y28_N5
RD1_tx_data[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L36, H1_M_st_data[0],  ,  , VCC);


--PC1L02Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir_out[0]~reg0 at LCFF_X33_Y15_N27
PC1L02Q = AMPP_FUNCTION(A1L6, FC1_monitor_ready, !D1L3, GND);


--WD8_Q[4] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4] at LCFF_X34_Y15_N1
WD8_Q[4] = AMPP_FUNCTION(A1L6, D1L92, !D1L3, A1L021);


--BE1_dffe1a[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|dffe1a[3] at LCFF_X34_Y15_N3
BE1_dffe1a[3] = AMPP_FUNCTION(A1L6, BE1_w_anode38w[3], !D1L3, D1L7);


--WD8_Q[6] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6] at LCFF_X37_Y14_N3
WD8_Q[6] = AMPP_FUNCTION(A1L6, ~GND, altera_internal_jtag, !D1L3, AE1_state[4], D1_IRSR_ENA);


--D1L02 is sld_hub:sld_hub_inst|IR_MUX_SEL[1]~32 at LCCOMB_X34_Y15_N30
D1L02 = AMPP_FUNCTION(!BE1_dffe1a[3], !WD8_Q[6], !WD8_Q[4]);


--WD8_Q[3] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3] at LCFF_X34_Y15_N19
WD8_Q[3] = AMPP_FUNCTION(A1L6, D1L82, !D1L3, A1L021);


--WD8_Q[5] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5] at LCFF_X34_Y16_N9
WD8_Q[5] = AMPP_FUNCTION(A1L6, WD8_Q[6], !D1L3, GND, D1L6);


--D1L91 is sld_hub:sld_hub_inst|IR_MUX_SEL[0]~33 at LCCOMB_X34_Y16_N8
D1L91 = AMPP_FUNCTION(!BE1_dffe1a[3], !WD8_Q[5], !WD8_Q[3]);


--WD2_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0] at LCFF_X33_Y15_N31
WD2_Q[0] = AMPP_FUNCTION(A1L6, D1L32, !D1L3, D1L62);


--A1L711 is rtl~2 at LCCOMB_X34_Y15_N8
A1L711 = PC1L02Q & ( !D1L02 # !D1L91 & WD2_Q[0] ) # !PC1L02Q & ( !D1L91 & WD2_Q[0] & D1L02 );


--WD8_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1] at LCFF_X34_Y15_N23
WD8_Q[1] = AMPP_FUNCTION(A1L6, A1L811, WD8_Q[2], !D1L3, AE1_state[4], A1L021);


--D1_IRSR_ENA is sld_hub:sld_hub_inst|IRSR_ENA at LCCOMB_X34_Y15_N26
D1_IRSR_ENA = AMPP_FUNCTION(!AE1_state[4], !AE1_state[3], !D1_jtag_debug_mode_usr1);


--A1L021 is rtl~241 at LCCOMB_X34_Y15_N24
A1L021 = D1L02 & ( D1_IRSR_ENA ) # !D1L02 & ( D1_IRSR_ENA & (D1L91 # AE1_state[4]) );


--ZD1_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1] at LCFF_X37_Y16_N29
ZD1_dffs[1] = AMPP_FUNCTION(A1L6, ZD1L4, AE1L3, AE1_state[11]);


--ZD1_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8] at LCFF_X37_Y16_N1
ZD1_dffs[8] = AMPP_FUNCTION(A1L6, ZD1L41, AE1L3, AE1_state[11]);


--ZD1_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5] at LCFF_X37_Y16_N11
ZD1_dffs[5] = AMPP_FUNCTION(A1L6, ZD1_dffs[6], AE1L3, GND, AE1_state[11]);


--ZD1_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] at LCFF_X37_Y16_N27
ZD1_dffs[9] = AMPP_FUNCTION(A1L6, altera_internal_jtag, AE1L3, GND, AE1_state[11]);


--ZD1_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6] at LCFF_X37_Y16_N13
ZD1_dffs[6] = AMPP_FUNCTION(A1L6, ZD1_dffs[7], AE1L3, GND, AE1_state[11]);


--ZD1_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4] at LCFF_X37_Y16_N23
ZD1_dffs[4] = AMPP_FUNCTION(A1L6, ZD1_dffs[5], AE1L3, GND, AE1_state[11]);


--ZD1_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2] at LCFF_X37_Y16_N5
ZD1_dffs[2] = AMPP_FUNCTION(A1L6, ZD1L6, AE1L3, AE1_state[11]);


--ZD1_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0] at LCFF_X37_Y16_N17
ZD1_dffs[0] = AMPP_FUNCTION(A1L6, ZD1_dffs[1], AE1L3, GND, AE1_state[11]);


--ZD1_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7] at LCFF_X37_Y16_N7
ZD1_dffs[7] = AMPP_FUNCTION(A1L6, ZD1L21, AE1L3, AE1_state[11]);


--ZD1_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3] at LCFF_X37_Y16_N21
ZD1_dffs[3] = AMPP_FUNCTION(A1L6, ZD1_dffs[4], AE1L3, GND, AE1_state[11]);


--AE1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12] at LCFF_X36_Y15_N9
AE1_state[12] = AMPP_FUNCTION(A1L6, AE1L33);


--D1L93 is sld_hub:sld_hub_inst|reduce_nor~58 at LCCOMB_X34_Y16_N16
D1L93 = AMPP_FUNCTION(!altera_internal_jtag, !WD8_Q[6]);


--D1L6 is sld_hub:sld_hub_inst|comb~89 at LCCOMB_X34_Y15_N6
D1L6 = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !AE1_state[4]);


--D1_IRF_ENA_ENABLE is sld_hub:sld_hub_inst|IRF_ENA_ENABLE at LCCOMB_X36_Y15_N12
D1_IRF_ENA_ENABLE = AMPP_FUNCTION(!A1L8, !D1_OK_TO_UPDATE_IR_Q, !D1L6);


--AD1_user_saw_rvalid is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid at LCFF_X20_Y17_N31
AD1_user_saw_rvalid = AMPP_FUNCTION(A1L6, AD1L98, !D1L3, AD1L88);


--AD1_td_shift[9] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9] at LCFF_X20_Y17_N1
AD1_td_shift[9] = AMPP_FUNCTION(A1L6, AD1L87, !D1L3, !AE1_state[4], AD1L05);


--AD1_count[1] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[1] at LCFF_X20_Y13_N21
AD1_count[1] = AMPP_FUNCTION(A1L6, AD1_count[0], !D1L3, !AE1_state[4], GND, AD1L05);


--AD1_state is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state at LCFF_X20_Y13_N11
AD1_state = AMPP_FUNCTION(A1L6, AD1L65, !D1L3, AD1L1);


--AD1L57 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~952 at LCCOMB_X20_Y13_N20
AD1L57 = AMPP_FUNCTION(!AD1_td_shift[9], !AD1_state, !AD1_user_saw_rvalid, !AD1_count[1]);


--AD1L56 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]~953 at LCCOMB_X21_Y14_N0
AD1L56 = AMPP_FUNCTION(!AD1L57, !WD2_Q[0]);


--AD1_rvalid is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid at LCFF_X23_Y15_N25
AD1_rvalid = AMPP_FUNCTION(VD1L2, AD1_rvalid0, E1L4, GND);


--AD1_count[9] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9] at LCFF_X20_Y13_N13
AD1_count[9] = AMPP_FUNCTION(A1L6, AD1L15, !D1L3, AD1L05);


--AD1_td_shift[1] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1] at LCFF_X21_Y14_N9
AD1_td_shift[1] = AMPP_FUNCTION(A1L6, AD1L97, !D1L3, AD1L66, AD1L05);


--R1_t_dav is std_2s60:inst|jtag_uart:the_jtag_uart|t_dav at LCFF_X23_Y13_N27
R1_t_dav = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , GD1_b_full,  ,  , VCC);


--AD1L67 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~954 at LCCOMB_X23_Y13_N26
AD1L67 = AMPP_FUNCTION(!WD2_Q[0], !AD1_state, !AD1L57, !altera_internal_jtag, !R1_t_dav);


--AD1L77 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~955 at LCCOMB_X20_Y17_N20
AD1L77 = AMPP_FUNCTION(!AD1L56, !AD1_td_shift[1], !AD1L67, !AD1_count[9], !AD1_rvalid);


--AD1L1 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|always0~46 at LCCOMB_X36_Y16_N30
AD1L1 = AMPP_FUNCTION(!D1_jtag_debug_mode, !WD6_Q[1], !WD5_Q[0], !D1_jtag_debug_mode_usr1);


--AD1L05 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rtl~1 at LCCOMB_X36_Y16_N24
AD1L05 = AMPP_FUNCTION(!AD1L1, !AE1L22);


--D1L04 is sld_hub:sld_hub_inst|reduce_nor~59 at LCCOMB_X34_Y16_N20
D1L04 = AMPP_FUNCTION(!altera_internal_jtag, !WD8_Q[6]);


--PC1_sr[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[1] at LCFF_X34_Y11_N13
PC1_sr[1] = AMPP_FUNCTION(A1L6, PC1L451, PC1_sr[2], !D1L3, PC1L8, PC1L741);


--PC1_DRsize.000 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.000 at LCFF_X34_Y14_N19
PC1_DRsize.000 = AMPP_FUNCTION(A1L6, PC1L2, !D1L3, PC1_st_updateir);


--PC1L051 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~973 at LCCOMB_X34_Y14_N14
PC1L051 = AMPP_FUNCTION(!altera_internal_jtag, !PC1_DRsize.000, !PC1_sr[1]);


--PC1L49 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1505 at LCCOMB_X32_Y14_N12
PC1L49 = AMPP_FUNCTION(!A1L4, !PC1L39);


--PC1_in_between_shiftdr_and_updatedr is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|in_between_shiftdr_and_updatedr at LCFF_X32_Y14_N21
PC1_in_between_shiftdr_and_updatedr = AMPP_FUNCTION(A1L6, PC1L51, !D1L3);


--PC1L8 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|always2~2 at LCCOMB_X32_Y14_N14
PC1L8 = AMPP_FUNCTION(!A1L4, !PC1L39, !PC1_in_between_shiftdr_and_updatedr);


--PC1L59 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1506 at LCCOMB_X34_Y14_N6
PC1L59 = AMPP_FUNCTION(!PC1_ir[1], !PC1L051, !PC1L8, !PC1L49, !PC1_ir[0], !FC1_monitor_ready);


--PC1L741 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[36]~974 at LCCOMB_X32_Y14_N4
PC1L741 = AMPP_FUNCTION(!PC1L39, !PC1_st_updateir, !PC1_in_between_shiftdr_and_updatedr, !A1L4);


--D1L14 is sld_hub:sld_hub_inst|reduce_nor~60 at LCCOMB_X34_Y16_N4
D1L14 = AMPP_FUNCTION(!altera_internal_jtag, !WD8_Q[6]);


--XD1_word_counter[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4] at LCFF_X38_Y14_N25
XD1_word_counter[4] = AMPP_FUNCTION(A1L6, XD1L81, !XD1L22, XD1L32, XD1L62);


--XD1_word_counter[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3] at LCFF_X38_Y14_N23
XD1_word_counter[3] = AMPP_FUNCTION(A1L6, XD1L41, !XD1L22, XD1L32, XD1L62);


--XD1_word_counter[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1] at LCFF_X38_Y14_N19
XD1_word_counter[1] = AMPP_FUNCTION(A1L6, XD1L6, !XD1L22, XD1L32, XD1L62);


--XD1_word_counter[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0] at LCFF_X38_Y14_N17
XD1_word_counter[0] = AMPP_FUNCTION(A1L6, XD1L2, !XD1L22, XD1L32, XD1L62);


--XD1_word_counter[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2] at LCFF_X38_Y14_N21
XD1_word_counter[2] = AMPP_FUNCTION(A1L6, XD1L01, !XD1L22, XD1L32, XD1L62);


--XD1L63 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~392 at LCCOMB_X37_Y14_N24
XD1L63 = AMPP_FUNCTION(!XD1_word_counter[4], !XD1_word_counter[0], !XD1_word_counter[2], !XD1_word_counter[3], !XD1_word_counter[1]);


--XD1_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1] at LCFF_X37_Y14_N17
XD1_WORD_SR[1] = AMPP_FUNCTION(A1L6, XD1L73, XD1_WORD_SR[2], !XD1L22, AE1_state[4], D1L5);


--XD1_clear_signal is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal at LCCOMB_X36_Y16_N22
XD1_clear_signal = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !AE1_state[8]);


--D1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0 at LCFF_X36_Y16_N9
D1_jtag_debug_mode_usr0 = AMPP_FUNCTION(A1L6, D1L44, AE1L3, AE1_state[12]);


--D1L5 is sld_hub:sld_hub_inst|comb~9 at LCCOMB_X36_Y14_N10
D1L5 = AMPP_FUNCTION(!D1_jtag_debug_mode_usr0, !AE1L22);


--WD8_Q[2] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2] at LCFF_X34_Y15_N11
WD8_Q[2] = AMPP_FUNCTION(A1L6, D1L72, !D1L3, A1L021);


--BE1_w_anode1w[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|w_anode1w[3] at LCCOMB_X34_Y15_N4
BE1_w_anode1w[3] = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !D1_jtag_debug_mode_usr0, !WD8_Q[1], !WD8_Q[3], !WD8_Q[2]);


--D1L7 is sld_hub:sld_hub_inst|comb~90 at LCCOMB_X34_Y15_N28
D1L7 = AMPP_FUNCTION(!D1L6, !AE1_state[3], !D1_jtag_debug_mode_usr0, !D1L14, !A1L8);


--D1L11 is sld_hub:sld_hub_inst|HUB_BYPASS_REG~11 at LCCOMB_X34_Y16_N26
D1L11 = AMPP_FUNCTION(!AE1_state[4], !altera_internal_jtag);


--AE1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] at LCFF_X36_Y15_N25
AE1_state[7] = AMPP_FUNCTION(A1L6, AE1L52);


--AE1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] at LCFF_X36_Y15_N31
AE1_state[5] = AMPP_FUNCTION(A1L6, AE1L32);


--AE1L62 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~18 at LCCOMB_X37_Y15_N20
AE1L62 = AMPP_FUNCTION(!AE1_state[7], !AE1_state[5]);


--AE1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] at LCFF_X36_Y14_N23
AE1_state[2] = AMPP_FUNCTION(A1L6, AE1L43);


--AE1L02 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~10 at LCCOMB_X36_Y14_N30
AE1L02 = AMPP_FUNCTION(!AE1_state[2], !A1L8);


--AE1L12 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~11 at LCCOMB_X36_Y15_N2
AE1L12 = AMPP_FUNCTION(!AE1_state[7], !AE1L22);


--Z1L1 is std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|always1~21 at LCCOMB_X25_Y16_N30
Z1L1 = S1L5 & ( !H1_M_alu_result[2] & !H1_M_alu_result[4] & !H1_M_alu_result[3] & FB1L072 );


--Z1L2 is std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|always2~12 at LCCOMB_X25_Y18_N12
Z1L2 = H1_M_alu_result[2] & S1L5 & ( !H1_M_alu_result[3] & FB1L072 & !H1_M_alu_result[4] );


--H1_M_st_data[23] is std_2s60:inst|cpu:the_cpu|M_st_data[23] at LCFF_X25_Y23_N7
H1_M_st_data[23] = AMPP_FUNCTION(VD1L2, H1L6321, H1L118, E1L4, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[31] is std_2s60:inst|cpu:the_cpu|M_st_data[31] at LCFF_X26_Y23_N9
H1_M_st_data[31] = AMPP_FUNCTION(VD1L2, H1L728, E1L4, H1_M_stall);


--J1L81 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[7]~96 at LCCOMB_X26_Y4_N28
J1L81 = H1_M_st_data[15] & H1_M_st_data[31] & ( !J1_cpu_data_master_dbs_address[1] & (H1_M_st_data[7]) # J1_cpu_data_master_dbs_address[1] & H1_M_st_data[23] # J1_cpu_data_master_dbs_address[0] ) # !H1_M_st_data[15] & H1_M_st_data[31] & ( !J1_cpu_data_master_dbs_address[0] & (!J1_cpu_data_master_dbs_address[1] & (H1_M_st_data[7]) # J1_cpu_data_master_dbs_address[1] & H1_M_st_data[23]) # J1_cpu_data_master_dbs_address[0] & (J1_cpu_data_master_dbs_address[1]) ) # H1_M_st_data[15] & !H1_M_st_data[31] & ( !J1_cpu_data_master_dbs_address[0] & (!J1_cpu_data_master_dbs_address[1] & (H1_M_st_data[7]) # J1_cpu_data_master_dbs_address[1] & H1_M_st_data[23]) # J1_cpu_data_master_dbs_address[0] & (!J1_cpu_data_master_dbs_address[1]) ) # !H1_M_st_data[15] & !H1_M_st_data[31] & ( !J1_cpu_data_master_dbs_address[0] & (!J1_cpu_data_master_dbs_address[1] & (H1_M_st_data[7]) # J1_cpu_data_master_dbs_address[1] & H1_M_st_data[23]) );


--H1_M_st_data[22] is std_2s60:inst|cpu:the_cpu|M_st_data[22] at LCFF_X25_Y23_N15
H1_M_st_data[22] = AMPP_FUNCTION(VD1L2, H1L4321, H1L018, E1L4, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[30] is std_2s60:inst|cpu:the_cpu|M_st_data[30] at LCFF_X26_Y23_N5
H1_M_st_data[30] = AMPP_FUNCTION(VD1L2, H1L628, E1L4, H1_M_stall);


--J1L71 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[6]~97 at LCCOMB_X26_Y19_N6
J1L71 = H1_M_st_data[6] & H1_M_st_data[14] & ( !J1_cpu_data_master_dbs_address[1] # !J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[22]) # J1_cpu_data_master_dbs_address[0] & H1_M_st_data[30] ) # !H1_M_st_data[6] & H1_M_st_data[14] & ( !J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[22] & J1_cpu_data_master_dbs_address[1]) # J1_cpu_data_master_dbs_address[0] & (!J1_cpu_data_master_dbs_address[1] # H1_M_st_data[30]) ) # H1_M_st_data[6] & !H1_M_st_data[14] & ( !J1_cpu_data_master_dbs_address[0] & (!J1_cpu_data_master_dbs_address[1] # H1_M_st_data[22]) # J1_cpu_data_master_dbs_address[0] & H1_M_st_data[30] & (J1_cpu_data_master_dbs_address[1]) ) # !H1_M_st_data[6] & !H1_M_st_data[14] & ( J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[22]) # J1_cpu_data_master_dbs_address[0] & H1_M_st_data[30]) );


--H1_M_st_data[21] is std_2s60:inst|cpu:the_cpu|M_st_data[21] at LCFF_X25_Y23_N1
H1_M_st_data[21] = AMPP_FUNCTION(VD1L2, H1L2321, H1L908, E1L4, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[29] is std_2s60:inst|cpu:the_cpu|M_st_data[29] at LCFF_X26_Y23_N23
H1_M_st_data[29] = AMPP_FUNCTION(VD1L2, H1L528, E1L4, H1_M_stall);


--J1L61 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[5]~98 at LCCOMB_X26_Y4_N10
J1L61 = H1_M_st_data[13] & H1_M_st_data[5] & ( !J1_cpu_data_master_dbs_address[1] # !J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[21]) # J1_cpu_data_master_dbs_address[0] & H1_M_st_data[29] ) # !H1_M_st_data[13] & H1_M_st_data[5] & ( !J1_cpu_data_master_dbs_address[0] & (!J1_cpu_data_master_dbs_address[1] # H1_M_st_data[21]) # J1_cpu_data_master_dbs_address[0] & H1_M_st_data[29] & J1_cpu_data_master_dbs_address[1] ) # H1_M_st_data[13] & !H1_M_st_data[5] & ( !J1_cpu_data_master_dbs_address[0] & (J1_cpu_data_master_dbs_address[1] & H1_M_st_data[21]) # J1_cpu_data_master_dbs_address[0] & (!J1_cpu_data_master_dbs_address[1] # H1_M_st_data[29]) ) # !H1_M_st_data[13] & !H1_M_st_data[5] & ( J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[21]) # J1_cpu_data_master_dbs_address[0] & H1_M_st_data[29]) );


--H1_M_st_data[20] is std_2s60:inst|cpu:the_cpu|M_st_data[20] at LCFF_X25_Y23_N21
H1_M_st_data[20] = AMPP_FUNCTION(VD1L2, H1L0321, H1L808, E1L4, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[28] is std_2s60:inst|cpu:the_cpu|M_st_data[28] at LCFF_X26_Y23_N13
H1_M_st_data[28] = AMPP_FUNCTION(VD1L2, H1L428, E1L4, H1_M_stall);


--J1L51 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[4]~99 at LCCOMB_X26_Y19_N10
J1L51 = H1_M_st_data[12] & H1_M_st_data[4] & ( !J1_cpu_data_master_dbs_address[1] # !J1_cpu_data_master_dbs_address[0] & H1_M_st_data[20] # J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[28]) ) # !H1_M_st_data[12] & H1_M_st_data[4] & ( !J1_cpu_data_master_dbs_address[0] & (!J1_cpu_data_master_dbs_address[1] # H1_M_st_data[20]) # J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[28] & J1_cpu_data_master_dbs_address[1]) ) # H1_M_st_data[12] & !H1_M_st_data[4] & ( !J1_cpu_data_master_dbs_address[0] & H1_M_st_data[20] & (J1_cpu_data_master_dbs_address[1]) # J1_cpu_data_master_dbs_address[0] & (!J1_cpu_data_master_dbs_address[1] # H1_M_st_data[28]) ) # !H1_M_st_data[12] & !H1_M_st_data[4] & ( J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] & H1_M_st_data[20] # J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[28])) );


--H1_M_st_data[19] is std_2s60:inst|cpu:the_cpu|M_st_data[19] at LCFF_X25_Y23_N11
H1_M_st_data[19] = AMPP_FUNCTION(VD1L2, H1L8221, H1L708, E1L4, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[27] is std_2s60:inst|cpu:the_cpu|M_st_data[27] at LCFF_X26_Y23_N29
H1_M_st_data[27] = AMPP_FUNCTION(VD1L2, H1L328, E1L4, H1_M_stall);


--J1L41 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[3]~100 at LCCOMB_X26_Y4_N26
J1L41 = H1_M_st_data[19] & H1_M_st_data[27] & ( !J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[3]) # J1_cpu_data_master_dbs_address[0] & H1_M_st_data[11] # J1_cpu_data_master_dbs_address[1] ) # !H1_M_st_data[19] & H1_M_st_data[27] & ( !J1_cpu_data_master_dbs_address[0] & (!J1_cpu_data_master_dbs_address[1] & H1_M_st_data[3]) # J1_cpu_data_master_dbs_address[0] & (J1_cpu_data_master_dbs_address[1] # H1_M_st_data[11]) ) # H1_M_st_data[19] & !H1_M_st_data[27] & ( !J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[3] # J1_cpu_data_master_dbs_address[1]) # J1_cpu_data_master_dbs_address[0] & H1_M_st_data[11] & !J1_cpu_data_master_dbs_address[1] ) # !H1_M_st_data[19] & !H1_M_st_data[27] & ( !J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[3]) # J1_cpu_data_master_dbs_address[0] & H1_M_st_data[11]) );


--H1_M_st_data[18] is std_2s60:inst|cpu:the_cpu|M_st_data[18] at LCFF_X25_Y23_N27
H1_M_st_data[18] = AMPP_FUNCTION(VD1L2, H1L6221, H1L608, E1L4, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[26] is std_2s60:inst|cpu:the_cpu|M_st_data[26] at LCFF_X26_Y23_N21
H1_M_st_data[26] = AMPP_FUNCTION(VD1L2, H1L228, E1L4, H1_M_stall);


--J1L31 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[2]~101 at LCCOMB_X26_Y4_N22
J1L31 = H1_M_st_data[26] & H1_M_st_data[2] & ( !J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] # H1_M_st_data[10]) # J1_cpu_data_master_dbs_address[1] & (J1_cpu_data_master_dbs_address[0] # H1_M_st_data[18]) ) # !H1_M_st_data[26] & H1_M_st_data[2] & ( !J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] # H1_M_st_data[10]) # J1_cpu_data_master_dbs_address[1] & H1_M_st_data[18] & !J1_cpu_data_master_dbs_address[0] ) # H1_M_st_data[26] & !H1_M_st_data[2] & ( !J1_cpu_data_master_dbs_address[1] & (J1_cpu_data_master_dbs_address[0] & H1_M_st_data[10]) # J1_cpu_data_master_dbs_address[1] & (J1_cpu_data_master_dbs_address[0] # H1_M_st_data[18]) ) # !H1_M_st_data[26] & !H1_M_st_data[2] & ( !J1_cpu_data_master_dbs_address[1] & (J1_cpu_data_master_dbs_address[0] & H1_M_st_data[10]) # J1_cpu_data_master_dbs_address[1] & H1_M_st_data[18] & !J1_cpu_data_master_dbs_address[0] );


--H1_M_st_data[17] is std_2s60:inst|cpu:the_cpu|M_st_data[17] at LCFF_X24_Y24_N21
H1_M_st_data[17] = AMPP_FUNCTION(VD1L2, H1L4221, H1L508, E1L4, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[25] is std_2s60:inst|cpu:the_cpu|M_st_data[25] at LCFF_X26_Y23_N1
H1_M_st_data[25] = AMPP_FUNCTION(VD1L2, H1L128, E1L4, H1_M_stall);


--J1L21 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[1]~102 at LCCOMB_X26_Y4_N18
J1L21 = H1_M_st_data[9] & H1_M_st_data[1] & ( !J1_cpu_data_master_dbs_address[1] # !J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[17]) # J1_cpu_data_master_dbs_address[0] & H1_M_st_data[25] ) # !H1_M_st_data[9] & H1_M_st_data[1] & ( !J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0]) # J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[17]) # J1_cpu_data_master_dbs_address[0] & H1_M_st_data[25]) ) # H1_M_st_data[9] & !H1_M_st_data[1] & ( !J1_cpu_data_master_dbs_address[1] & (J1_cpu_data_master_dbs_address[0]) # J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[17]) # J1_cpu_data_master_dbs_address[0] & H1_M_st_data[25]) ) # !H1_M_st_data[9] & !H1_M_st_data[1] & ( J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] & (H1_M_st_data[17]) # J1_cpu_data_master_dbs_address[0] & H1_M_st_data[25]) );


--H1_M_st_data[16] is std_2s60:inst|cpu:the_cpu|M_st_data[16] at LCFF_X24_Y24_N29
H1_M_st_data[16] = AMPP_FUNCTION(VD1L2, H1L2221, H1L408, E1L4, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[24] is std_2s60:inst|cpu:the_cpu|M_st_data[24] at LCFF_X26_Y23_N19
H1_M_st_data[24] = AMPP_FUNCTION(VD1L2, H1L028, E1L4, H1_M_stall);


--J1L11 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[0]~103 at LCCOMB_X9_Y4_N18
J1L11 = H1_M_st_data[16] & H1_M_st_data[8] & ( !J1_cpu_data_master_dbs_address[1] & (J1_cpu_data_master_dbs_address[0] # H1_M_st_data[0]) # J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] # H1_M_st_data[24]) ) # !H1_M_st_data[16] & H1_M_st_data[8] & ( !J1_cpu_data_master_dbs_address[1] & (J1_cpu_data_master_dbs_address[0] # H1_M_st_data[0]) # J1_cpu_data_master_dbs_address[1] & H1_M_st_data[24] & (J1_cpu_data_master_dbs_address[0]) ) # H1_M_st_data[16] & !H1_M_st_data[8] & ( !J1_cpu_data_master_dbs_address[1] & (H1_M_st_data[0] & !J1_cpu_data_master_dbs_address[0]) # J1_cpu_data_master_dbs_address[1] & (!J1_cpu_data_master_dbs_address[0] # H1_M_st_data[24]) ) # !H1_M_st_data[16] & !H1_M_st_data[8] & ( !J1_cpu_data_master_dbs_address[1] & (H1_M_st_data[0] & !J1_cpu_data_master_dbs_address[0]) # J1_cpu_data_master_dbs_address[1] & H1_M_st_data[24] & (J1_cpu_data_master_dbs_address[0]) );


--QD1_entry_1[31] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31] at LCFF_X51_Y4_N23
QD1_entry_1[31] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[31],  ,  , VCC);


--QD1_entry_0[31] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31] at LCFF_X51_Y4_N27
QD1_entry_0[31] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, H1_M_st_data[31],  ,  , VCC);


--QD1L312 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[31]~558 at LCCOMB_X51_Y4_N18
QD1L312 = QD1_entry_1[31] & QD1_entry_0[31] # !QD1_entry_1[31] & QD1_entry_0[31] & ( !QD1_rd_address ) # QD1_entry_1[31] & !QD1_entry_0[31] & ( QD1_rd_address );


--BB1_active_data[31] is std_2s60:inst|sdram:the_sdram|active_data[31] at LCFF_X51_Y4_N19
BB1_active_data[31] = DFFEAS(QD1L312, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--BB1L933 is std_2s60:inst|sdram:the_sdram|m_data[19]~112 at LCCOMB_X29_Y1_N22
BB1L933 = !BB1_m_state.000010000 & BB1_f_select # BB1_m_state.000010000 & !BB1_f_select # !BB1_m_state.000010000 & !BB1_f_select;


--BB1L644 is std_2s60:inst|sdram:the_sdram|reduce_or~97 at LCCOMB_X59_Y1_N22
BB1L644 = BB1_m_state.000010000 & BB1_m_state.000000010 # !BB1_m_state.000010000 & BB1_m_state.000000010 # BB1_m_state.000010000 & !BB1_m_state.000000010;


--QD1_entry_1[30] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30] at LCFF_X28_Y17_N27
QD1_entry_1[30] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[30],  ,  , VCC);


--QD1_entry_0[30] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30] at LCFF_X49_Y4_N1
QD1_entry_0[30] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, H1_M_st_data[30],  ,  , VCC);


--QD1L212 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[30]~559 at LCCOMB_X51_Y4_N14
QD1L212 = QD1_entry_1[30] & QD1_rd_address # QD1_entry_1[30] & !QD1_rd_address & ( QD1_entry_0[30] ) # !QD1_entry_1[30] & !QD1_rd_address & ( QD1_entry_0[30] );


--BB1_active_data[30] is std_2s60:inst|sdram:the_sdram|active_data[30] at LCFF_X51_Y4_N15
BB1_active_data[30] = DFFEAS(QD1L212, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[29] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29] at LCFF_X51_Y4_N7
QD1_entry_1[29] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[29],  ,  , VCC);


--QD1_entry_0[29] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29] at LCFF_X51_Y4_N17
QD1_entry_0[29] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, H1_M_st_data[29],  ,  , VCC);


--QD1L112 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[29]~560 at LCCOMB_X51_Y4_N10
QD1L112 = QD1_entry_1[29] & QD1_entry_0[29] # !QD1_entry_1[29] & QD1_entry_0[29] & ( !QD1_rd_address ) # QD1_entry_1[29] & !QD1_entry_0[29] & ( QD1_rd_address );


--BB1_active_data[29] is std_2s60:inst|sdram:the_sdram|active_data[29] at LCFF_X51_Y4_N11
BB1_active_data[29] = DFFEAS(QD1L112, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[28] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[28] at LCFF_X50_Y4_N23
QD1_entry_1[28] = DFFEAS(QD1L431, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[28] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[28] at LCFF_X50_Y4_N1
QD1_entry_0[28] = DFFEAS(QD1L55, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L012 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[28]~561 at LCCOMB_X50_Y4_N14
QD1L012 = QD1_entry_1[28] & QD1_rd_address # QD1_entry_1[28] & !QD1_rd_address & ( QD1_entry_0[28] ) # !QD1_entry_1[28] & !QD1_rd_address & ( QD1_entry_0[28] );


--BB1_active_data[28] is std_2s60:inst|sdram:the_sdram|active_data[28] at LCFF_X50_Y4_N15
BB1_active_data[28] = DFFEAS(QD1L012, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[27] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27] at LCFF_X46_Y13_N9
QD1_entry_1[27] = DFFEAS(QD1L231, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[27] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27] at LCFF_X46_Y13_N3
QD1_entry_0[27] = DFFEAS(QD1L35, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L902 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[27]~562 at LCCOMB_X50_Y8_N14
QD1L902 = QD1_entry_0[27] & ( !QD1_rd_address # QD1_entry_1[27] ) # !QD1_entry_0[27] & ( QD1_entry_1[27] & QD1_rd_address );


--BB1_active_data[27] is std_2s60:inst|sdram:the_sdram|active_data[27] at LCFF_X50_Y8_N15
BB1_active_data[27] = DFFEAS(QD1L902, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[26] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26] at LCFF_X28_Y17_N3
QD1_entry_1[26] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[26],  ,  , VCC);


--QD1_entry_0[26] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26] at LCFF_X38_Y12_N11
QD1_entry_0[26] = DFFEAS(QD1L15, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L802 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[26]~563 at LCCOMB_X50_Y8_N24
QD1L802 = QD1_entry_1[26] & QD1_rd_address # QD1_entry_1[26] & !QD1_rd_address & ( QD1_entry_0[26] ) # !QD1_entry_1[26] & !QD1_rd_address & ( QD1_entry_0[26] );


--BB1_active_data[26] is std_2s60:inst|sdram:the_sdram|active_data[26] at LCFF_X50_Y8_N25
BB1_active_data[26] = DFFEAS(QD1L802, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[25] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[25] at LCFF_X40_Y4_N1
QD1_entry_1[25] = DFFEAS(QD1L921, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[25] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[25] at LCFF_X40_Y4_N15
QD1_entry_0[25] = DFFEAS(QD1L94, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L702 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[25]~564 at LCCOMB_X40_Y4_N26
QD1L702 = QD1_rd_address & ( QD1_entry_1[25] ) # !QD1_rd_address & ( QD1_entry_0[25] );


--BB1_active_data[25] is std_2s60:inst|sdram:the_sdram|active_data[25] at LCFF_X40_Y4_N27
BB1_active_data[25] = DFFEAS(QD1L702, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[24] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[24] at LCFF_X46_Y4_N27
QD1_entry_1[24] = DFFEAS(QD1L721, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[24] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[24] at LCFF_X40_Y4_N7
QD1_entry_0[24] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, H1_M_st_data[24],  ,  , VCC);


--QD1L602 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[24]~565 at LCCOMB_X50_Y4_N28
QD1L602 = QD1_entry_0[24] & QD1_rd_address & ( QD1_entry_1[24] ) # !QD1_entry_0[24] & QD1_rd_address & ( QD1_entry_1[24] ) # QD1_entry_0[24] & !QD1_rd_address;


--BB1_active_data[24] is std_2s60:inst|sdram:the_sdram|active_data[24] at LCFF_X50_Y4_N29
BB1_active_data[24] = DFFEAS(QD1L602, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[23] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[23] at LCFF_X45_Y5_N1
QD1_entry_1[23] = DFFEAS(QD1L521, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[23] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[23] at LCFF_X45_Y5_N17
QD1_entry_0[23] = DFFEAS(QD1L64, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L502 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[23]~566 at LCCOMB_X45_Y5_N26
QD1L502 = QD1_rd_address & QD1_entry_1[23] # !QD1_rd_address & QD1_entry_1[23] & ( QD1_entry_0[23] ) # !QD1_rd_address & !QD1_entry_1[23] & ( QD1_entry_0[23] );


--BB1_active_data[23] is std_2s60:inst|sdram:the_sdram|active_data[23] at LCFF_X45_Y5_N27
BB1_active_data[23] = DFFEAS(QD1L502, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[22] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[22] at LCFF_X45_Y5_N9
QD1_entry_1[22] = DFFEAS(QD1L321, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[22] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[22] at LCFF_X45_Y5_N31
QD1_entry_0[22] = DFFEAS(QD1L44, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L402 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[22]~567 at LCCOMB_X45_Y5_N22
QD1L402 = QD1_rd_address & QD1_entry_0[22] & ( QD1_entry_1[22] ) # !QD1_rd_address & QD1_entry_0[22] # QD1_rd_address & !QD1_entry_0[22] & ( QD1_entry_1[22] );


--BB1_active_data[22] is std_2s60:inst|sdram:the_sdram|active_data[22] at LCFF_X45_Y5_N23
BB1_active_data[22] = DFFEAS(QD1L402, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[21] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[21] at LCFF_X28_Y17_N25
QD1_entry_1[21] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[21],  ,  , VCC);


--QD1_entry_0[21] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[21] at LCFF_X36_Y9_N3
QD1_entry_0[21] = DFFEAS(QD1L24, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L302 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[21]~568 at LCCOMB_X38_Y8_N2
QD1L302 = QD1_rd_address & QD1_entry_1[21] # !QD1_rd_address & QD1_entry_1[21] & ( QD1_entry_0[21] ) # !QD1_rd_address & !QD1_entry_1[21] & ( QD1_entry_0[21] );


--BB1_active_data[21] is std_2s60:inst|sdram:the_sdram|active_data[21] at LCFF_X38_Y8_N3
BB1_active_data[21] = DFFEAS(QD1L302, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[20] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[20] at LCFF_X50_Y4_N17
QD1_entry_1[20] = DFFEAS(QD1L021, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[20] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[20] at LCFF_X50_Y4_N7
QD1_entry_0[20] = DFFEAS(QD1L04, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L202 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[20]~569 at LCCOMB_X50_Y4_N24
QD1L202 = QD1_entry_0[20] & QD1_rd_address & ( QD1_entry_1[20] ) # !QD1_entry_0[20] & QD1_rd_address & ( QD1_entry_1[20] ) # QD1_entry_0[20] & !QD1_rd_address;


--BB1_active_data[20] is std_2s60:inst|sdram:the_sdram|active_data[20] at LCFF_X50_Y4_N25
BB1_active_data[20] = DFFEAS(QD1L202, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[19] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[19] at LCFF_X33_Y5_N29
QD1_entry_1[19] = DFFEAS(QD1L811, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[19] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[19] at LCFF_X33_Y5_N25
QD1_entry_0[19] = DFFEAS(QD1L83, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L102 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[19]~570 at LCCOMB_X33_Y5_N10
QD1L102 = QD1_entry_1[19] & ( QD1_rd_address # QD1_entry_0[19] ) # !QD1_entry_1[19] & ( QD1_entry_0[19] & !QD1_rd_address );


--BB1_active_data[19] is std_2s60:inst|sdram:the_sdram|active_data[19] at LCFF_X33_Y5_N11
BB1_active_data[19] = DFFEAS(QD1L102, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[18] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[18] at LCFF_X30_Y4_N25
QD1_entry_1[18] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[18],  ,  , VCC);


--QD1_entry_0[18] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[18] at LCFF_X30_Y4_N23
QD1_entry_0[18] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, H1_M_st_data[18],  ,  , VCC);


--QD1L002 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[18]~571 at LCCOMB_X30_Y4_N12
QD1L002 = QD1_entry_0[18] & QD1_rd_address & ( QD1_entry_1[18] ) # !QD1_entry_0[18] & QD1_rd_address & ( QD1_entry_1[18] ) # QD1_entry_0[18] & !QD1_rd_address;


--BB1_active_data[18] is std_2s60:inst|sdram:the_sdram|active_data[18] at LCFF_X30_Y4_N13
BB1_active_data[18] = DFFEAS(QD1L002, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[17] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[17] at LCFF_X40_Y4_N11
QD1_entry_1[17] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[17],  ,  , VCC);


--QD1_entry_0[17] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[17] at LCFF_X40_Y4_N31
QD1_entry_0[17] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, H1_M_st_data[17],  ,  , VCC);


--QD1L991 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[17]~572 at LCCOMB_X40_Y4_N16
QD1L991 = QD1_rd_address & QD1_entry_1[17] # !QD1_rd_address & QD1_entry_1[17] & ( QD1_entry_0[17] ) # !QD1_rd_address & !QD1_entry_1[17] & ( QD1_entry_0[17] );


--BB1_active_data[17] is std_2s60:inst|sdram:the_sdram|active_data[17] at LCFF_X40_Y4_N17
BB1_active_data[17] = DFFEAS(QD1L991, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[16] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[16] at LCFF_X30_Y4_N17
QD1_entry_1[16] = DFFEAS(QD1L411, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[16] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[16] at LCFF_X30_Y4_N29
QD1_entry_0[16] = DFFEAS(QD1L43, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L891 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[16]~573 at LCCOMB_X30_Y4_N4
QD1L891 = QD1_entry_0[16] & QD1_rd_address & ( QD1_entry_1[16] ) # !QD1_entry_0[16] & QD1_rd_address & ( QD1_entry_1[16] ) # QD1_entry_0[16] & !QD1_rd_address;


--BB1_active_data[16] is std_2s60:inst|sdram:the_sdram|active_data[16] at LCFF_X30_Y4_N5
BB1_active_data[16] = DFFEAS(QD1L891, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[15] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[15] at LCFF_X30_Y4_N19
QD1_entry_1[15] = DFFEAS(QD1L211, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[15] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[15] at LCFF_X30_Y4_N9
QD1_entry_0[15] = DFFEAS(QD1L23, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L791 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[15]~574 at LCCOMB_X30_Y4_N0
QD1L791 = QD1_entry_1[15] & QD1_rd_address # QD1_entry_1[15] & !QD1_rd_address & ( QD1_entry_0[15] ) # !QD1_entry_1[15] & !QD1_rd_address & ( QD1_entry_0[15] );


--BB1_active_data[15] is std_2s60:inst|sdram:the_sdram|active_data[15] at LCFF_X30_Y4_N1
BB1_active_data[15] = DFFEAS(QD1L791, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[14] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[14] at LCFF_X33_Y5_N19
QD1_entry_1[14] = DFFEAS(QD1L011, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[14] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[14] at LCFF_X33_Y5_N23
QD1_entry_0[14] = DFFEAS(QD1L03, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L691 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[14]~575 at LCCOMB_X33_Y5_N12
QD1L691 = QD1_entry_0[14] & ( !QD1_rd_address # QD1_entry_1[14] ) # !QD1_entry_0[14] & ( QD1_rd_address & QD1_entry_1[14] );


--BB1_active_data[14] is std_2s60:inst|sdram:the_sdram|active_data[14] at LCFF_X33_Y5_N13
BB1_active_data[14] = DFFEAS(QD1L691, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[13] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[13] at LCFF_X48_Y4_N5
QD1_entry_1[13] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[13],  ,  , VCC);


--QD1_entry_0[13] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[13] at LCFF_X48_Y4_N13
QD1_entry_0[13] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, H1_M_st_data[13],  ,  , VCC);


--QD1L591 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[13]~576 at LCCOMB_X48_Y4_N20
QD1L591 = QD1_entry_0[13] & QD1_rd_address & ( QD1_entry_1[13] ) # !QD1_entry_0[13] & QD1_rd_address & ( QD1_entry_1[13] ) # QD1_entry_0[13] & !QD1_rd_address;


--BB1_active_data[13] is std_2s60:inst|sdram:the_sdram|active_data[13] at LCFF_X48_Y4_N21
BB1_active_data[13] = DFFEAS(QD1L591, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[12] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[12] at LCFF_X27_Y17_N25
QD1_entry_1[12] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[12],  ,  , VCC);


--QD1_entry_0[12] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[12] at LCFF_X36_Y9_N11
QD1_entry_0[12] = DFFEAS(QD1L72, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L491 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[12]~577 at LCCOMB_X36_Y8_N16
QD1L491 = QD1_rd_address & QD1_entry_1[12] # !QD1_rd_address & QD1_entry_1[12] & ( QD1_entry_0[12] ) # !QD1_rd_address & !QD1_entry_1[12] & ( QD1_entry_0[12] );


--BB1_active_data[12] is std_2s60:inst|sdram:the_sdram|active_data[12] at LCFF_X36_Y8_N17
BB1_active_data[12] = DFFEAS(QD1L491, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[11] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[11] at LCFF_X48_Y4_N9
QD1_entry_1[11] = DFFEAS(QD1L601, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[11] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[11] at LCFF_X48_Y4_N1
QD1_entry_0[11] = DFFEAS(QD1L52, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L391 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[11]~578 at LCCOMB_X48_Y4_N24
QD1L391 = QD1_entry_1[11] & QD1_rd_address # QD1_entry_1[11] & !QD1_rd_address & ( QD1_entry_0[11] ) # !QD1_entry_1[11] & !QD1_rd_address & ( QD1_entry_0[11] );


--BB1_active_data[11] is std_2s60:inst|sdram:the_sdram|active_data[11] at LCFF_X48_Y4_N25
BB1_active_data[11] = DFFEAS(QD1L391, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[10] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[10] at LCFF_X44_Y4_N13
QD1_entry_1[10] = DFFEAS(QD1L401, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[10] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[10] at LCFF_X44_Y4_N25
QD1_entry_0[10] = DFFEAS(QD1L32, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L291 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[10]~579 at LCCOMB_X44_Y4_N10
QD1L291 = QD1_entry_1[10] & ( QD1_rd_address # QD1_entry_0[10] ) # !QD1_entry_1[10] & ( QD1_entry_0[10] & !QD1_rd_address );


--BB1_active_data[10] is std_2s60:inst|sdram:the_sdram|active_data[10] at LCFF_X44_Y4_N11
BB1_active_data[10] = DFFEAS(QD1L291, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[9] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[9] at LCFF_X27_Y17_N31
QD1_entry_1[9] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[9],  ,  , VCC);


--QD1_entry_0[9] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[9] at LCFF_X28_Y17_N19
QD1_entry_0[9] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, H1_M_st_data[9],  ,  , VCC);


--QD1L191 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[9]~580 at LCCOMB_X50_Y8_N8
QD1L191 = QD1_entry_1[9] & QD1_entry_0[9] # !QD1_entry_1[9] & QD1_entry_0[9] & ( !QD1_rd_address ) # QD1_entry_1[9] & !QD1_entry_0[9] & ( QD1_rd_address );


--BB1_active_data[9] is std_2s60:inst|sdram:the_sdram|active_data[9] at LCFF_X50_Y8_N9
BB1_active_data[9] = DFFEAS(QD1L191, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[8] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[8] at LCFF_X46_Y4_N21
QD1_entry_1[8] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[8],  ,  , VCC);


--QD1_entry_0[8] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[8] at LCFF_X46_Y4_N13
QD1_entry_0[8] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, H1_M_st_data[8],  ,  , VCC);


--QD1L091 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[8]~581 at LCCOMB_X46_Y4_N8
QD1L091 = QD1_rd_address & QD1_entry_1[8] # !QD1_rd_address & QD1_entry_1[8] & ( QD1_entry_0[8] ) # !QD1_rd_address & !QD1_entry_1[8] & ( QD1_entry_0[8] );


--BB1_active_data[8] is std_2s60:inst|sdram:the_sdram|active_data[8] at LCFF_X46_Y4_N9
BB1_active_data[8] = DFFEAS(QD1L091, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[7] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[7] at LCFF_X46_Y6_N21
QD1_entry_1[7] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[7],  ,  , VCC);


--QD1_entry_0[7] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[7] at LCFF_X46_Y6_N15
QD1_entry_0[7] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, H1_M_st_data[7],  ,  , VCC);


--QD1L981 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[7]~582 at LCCOMB_X46_Y6_N4
QD1L981 = QD1_rd_address & QD1_entry_0[7] & ( QD1_entry_1[7] ) # !QD1_rd_address & QD1_entry_0[7] # QD1_rd_address & !QD1_entry_0[7] & ( QD1_entry_1[7] );


--BB1_active_data[7] is std_2s60:inst|sdram:the_sdram|active_data[7] at LCFF_X46_Y6_N5
BB1_active_data[7] = DFFEAS(QD1L981, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[6] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[6] at LCFF_X46_Y4_N5
QD1_entry_1[6] = DFFEAS(QD1L99, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[6] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[6] at LCFF_X46_Y4_N31
QD1_entry_0[6] = DFFEAS(QD1L81, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L881 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[6]~583 at LCCOMB_X46_Y4_N18
QD1L881 = QD1_rd_address & QD1_entry_0[6] & ( QD1_entry_1[6] ) # !QD1_rd_address & QD1_entry_0[6] # QD1_rd_address & !QD1_entry_0[6] & ( QD1_entry_1[6] );


--BB1_active_data[6] is std_2s60:inst|sdram:the_sdram|active_data[6] at LCFF_X46_Y4_N19
BB1_active_data[6] = DFFEAS(QD1L881, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[5] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[5] at LCFF_X27_Y17_N17
QD1_entry_1[5] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[5],  ,  , VCC);


--QD1_entry_0[5] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[5] at LCFF_X49_Y13_N17
QD1_entry_0[5] = DFFEAS(QD1L61, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L781 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[5]~584 at LCCOMB_X50_Y8_N18
QD1L781 = QD1_entry_0[5] & ( !QD1_rd_address # QD1_entry_1[5] ) # !QD1_entry_0[5] & ( QD1_rd_address & QD1_entry_1[5] );


--BB1_active_data[5] is std_2s60:inst|sdram:the_sdram|active_data[5] at LCFF_X50_Y8_N19
BB1_active_data[5] = DFFEAS(QD1L781, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[4] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[4] at LCFF_X46_Y4_N1
QD1_entry_1[4] = DFFEAS(QD1L69, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[4] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[4] at LCFF_X48_Y4_N29
QD1_entry_0[4] = DFFEAS(QD1L41, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L681 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[4]~585 at LCCOMB_X48_Y4_N18
QD1L681 = QD1_entry_1[4] & QD1_rd_address # QD1_entry_1[4] & !QD1_rd_address & ( QD1_entry_0[4] ) # !QD1_entry_1[4] & !QD1_rd_address & ( QD1_entry_0[4] );


--BB1_active_data[4] is std_2s60:inst|sdram:the_sdram|active_data[4] at LCFF_X48_Y4_N19
BB1_active_data[4] = DFFEAS(QD1L681, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[3] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[3] at LCFF_X27_Y17_N27
QD1_entry_1[3] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[3],  ,  , VCC);


--QD1_entry_0[3] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[3] at LCFF_X46_Y9_N25
QD1_entry_0[3] = DFFEAS(QD1L21, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L581 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[3]~586 at LCCOMB_X50_Y8_N28
QD1L581 = QD1_entry_1[3] & QD1_rd_address # QD1_entry_1[3] & !QD1_rd_address & ( QD1_entry_0[3] ) # !QD1_entry_1[3] & !QD1_rd_address & ( QD1_entry_0[3] );


--BB1_active_data[3] is std_2s60:inst|sdram:the_sdram|active_data[3] at LCFF_X50_Y8_N29
BB1_active_data[3] = DFFEAS(QD1L581, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[2] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[2] at LCFF_X27_Y17_N23
QD1_entry_1[2] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[2],  ,  , VCC);


--QD1_entry_0[2] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[2] at LCFF_X27_Y17_N7
QD1_entry_0[2] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, H1_M_st_data[2],  ,  , VCC);


--QD1L481 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[2]~587 at LCCOMB_X50_Y8_N0
QD1L481 = QD1_entry_0[2] & QD1_entry_1[2] # !QD1_entry_0[2] & QD1_entry_1[2] & ( QD1_rd_address ) # QD1_entry_0[2] & !QD1_entry_1[2] & ( !QD1_rd_address );


--BB1_active_data[2] is std_2s60:inst|sdram:the_sdram|active_data[2] at LCFF_X50_Y8_N1
BB1_active_data[2] = DFFEAS(QD1L481, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[1] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[1] at LCFF_X44_Y4_N31
QD1_entry_1[1] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L861, H1_M_st_data[1],  ,  , VCC);


--QD1_entry_0[1] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[1] at LCFF_X44_Y4_N17
QD1_entry_0[1] = DFFEAS( , GLOBAL(VD1L2),  ,  , QD1L88, H1_M_st_data[1],  ,  , VCC);


--QD1L381 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[1]~588 at LCCOMB_X44_Y4_N22
QD1L381 = QD1_rd_address & QD1_entry_1[1] # !QD1_rd_address & QD1_entry_1[1] & ( QD1_entry_0[1] ) # !QD1_rd_address & !QD1_entry_1[1] & ( QD1_entry_0[1] );


--BB1_active_data[1] is std_2s60:inst|sdram:the_sdram|active_data[1] at LCFF_X44_Y4_N23
BB1_active_data[1] = DFFEAS(QD1L381, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--QD1_entry_1[0] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[0] at LCFF_X51_Y4_N5
QD1_entry_1[0] = DFFEAS(QD1L19, GLOBAL(VD1L2),  ,  , QD1L861,  ,  ,  ,  );


--QD1_entry_0[0] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[0] at LCFF_X51_Y4_N29
QD1_entry_0[0] = DFFEAS(QD1L8, GLOBAL(VD1L2),  ,  , QD1L88,  ,  ,  ,  );


--QD1L281 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[0]~589 at LCCOMB_X51_Y4_N0
QD1L281 = QD1_entry_0[0] & QD1_rd_address & ( QD1_entry_1[0] ) # !QD1_entry_0[0] & QD1_rd_address & ( QD1_entry_1[0] ) # QD1_entry_0[0] & !QD1_rd_address;


--BB1_active_data[0] is std_2s60:inst|sdram:the_sdram|active_data[0] at LCFF_X51_Y4_N1
BB1_active_data[0] = DFFEAS(QD1L281, GLOBAL(VD1L2),  ,  , BB1L261,  ,  ,  ,  );


--H1_M_ctrl_invalidate_i is std_2s60:inst|cpu:the_cpu|M_ctrl_invalidate_i at LCFF_X30_Y22_N25
H1_M_ctrl_invalidate_i = AMPP_FUNCTION(VD1L2, H1L083, E1L4, H1_M_stall);


--H1L4702 is std_2s60:inst|cpu:the_cpu|ic_tag_wren~1 at LCCOMB_X30_Y18_N24
H1L4702 = AMPP_FUNCTION(!H1_M_valid, !H1_M_ctrl_invalidate_i);


--H1_ic_tag_wren is std_2s60:inst|cpu:the_cpu|ic_tag_wren at LCCOMB_X30_Y15_N8
H1_ic_tag_wren = AMPP_FUNCTION(!E1_data_out, !H1L4702, !H1_i_readdatavalid_d1);


--H1_ic_fill_valid_bits[5] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[5] at LCFF_X30_Y14_N3
H1_ic_fill_valid_bits[5] = AMPP_FUNCTION(VD1L2, H1L0502, E1L4, H1L4702, H1_ic_fill_valid_bits_en);


--H1L0702 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[5]~185 at LCCOMB_X30_Y15_N10
H1L0702 = AMPP_FUNCTION(!E1_data_out, !H1L4702, !H1_ic_fill_valid_bits[5]);


--H1L8502 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[0]~922 at LCCOMB_X28_Y14_N28
H1L8502 = AMPP_FUNCTION(!H1_ic_fill_line[0], !H1_M_alu_result[5], !E1_data_out, !H1L4702, !H1L4491);


--H1L9502 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[1]~923 at LCCOMB_X28_Y14_N12
H1L9502 = AMPP_FUNCTION(!H1_ic_fill_line[1], !E1_data_out, !H1L4702, !H1_M_alu_result[6]);


--H1L0602 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[2]~924 at LCCOMB_X29_Y10_N24
H1L0602 = AMPP_FUNCTION(!H1_ic_fill_line[2], !H1L4702, !E1_data_out, !H1_M_alu_result[7]);


--H1L1602 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[3]~925 at LCCOMB_X30_Y13_N24
H1L1602 = AMPP_FUNCTION(!H1_M_alu_result[8], !E1_data_out, !H1L4702, !H1_ic_fill_line[3]);


--H1L2602 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[4]~926 at LCCOMB_X28_Y14_N10
H1L2602 = AMPP_FUNCTION(!E1_data_out, !H1_M_alu_result[9], !H1_ic_fill_line[4], !H1L4702);


--H1L3602 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[5]~927 at LCCOMB_X29_Y14_N24
H1L3602 = AMPP_FUNCTION(!E1_data_out, !H1L4702, !H1_M_alu_result[10], !H1_ic_fill_line[5]);


--H1L4602 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[6]~928 at LCCOMB_X29_Y14_N28
H1L4602 = AMPP_FUNCTION(!H1_M_alu_result[11], !H1_ic_fill_line[6], !H1L4702, !E1_data_out);


--H1_M_pipe_flush_waddr[3] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[3] at LCFF_X30_Y20_N9
H1_M_pipe_flush_waddr[3] = AMPP_FUNCTION(VD1L2, H1L4711, H1_E_pc[3], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L458 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~152 at LCCOMB_X33_Y17_N4
H1L458 = AMPP_FUNCTION(!H1_M_pipe_flush, !H1_D_inst_ram_hit, !H1_D_issue, !H1_D_kill, !H1L898);


--H1L848 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[0]~153 at LCCOMB_X30_Y20_N26
H1L848 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[3], !H1_D_br_taken_waddr_partial[3], !H1_D_pc[3], !H1L998, !H1L4961, !H1L458);


--H1_M_pipe_flush_waddr[4] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[4] at LCFF_X30_Y20_N29
H1_M_pipe_flush_waddr[4] = AMPP_FUNCTION(VD1L2, H1L5711, H1_E_pc[4], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L948 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[1]~154 at LCCOMB_X30_Y20_N22
H1L948 = AMPP_FUNCTION(!H1_D_pc[4], !H1_D_br_taken_waddr_partial[4], !H1_M_pipe_flush_waddr[4], !H1L998, !H1L2071, !H1L458);


--H1_M_pipe_flush_waddr[5] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[5] at LCFF_X30_Y19_N11
H1_M_pipe_flush_waddr[5] = AMPP_FUNCTION(VD1L2, H1L6711, H1_E_pc[5], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L058 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[2]~155 at LCCOMB_X30_Y19_N24
H1L058 = AMPP_FUNCTION(!H1_D_pc[5], !H1_M_pipe_flush_waddr[5], !H1L0171, !H1_D_br_taken_waddr_partial[5], !H1L998, !H1L458);


--H1_M_pipe_flush_waddr[6] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[6] at LCFF_X30_Y19_N21
H1_M_pipe_flush_waddr[6] = AMPP_FUNCTION(VD1L2, H1L7711, H1_E_pc[6], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L158 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[3]~156 at LCCOMB_X30_Y19_N12
H1L158 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[6], !H1_D_br_taken_waddr_partial[6], !H1_D_pc[6], !H1L8171, !H1L998, !H1L458);


--H1_M_pipe_flush_waddr[7] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[7] at LCFF_X33_Y21_N31
H1_M_pipe_flush_waddr[7] = AMPP_FUNCTION(VD1L2, H1L8711, H1_E_pc[7], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L258 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[4]~157 at LCCOMB_X32_Y21_N4
H1L258 = AMPP_FUNCTION(!H1_D_br_taken_waddr_partial[7], !H1L998, !H1_D_pc[7], !H1L2271, !H1L458, !H1_M_pipe_flush_waddr[7]);


--H1_M_pipe_flush_waddr[8] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[8] at LCFF_X33_Y21_N23
H1_M_pipe_flush_waddr[8] = AMPP_FUNCTION(VD1L2, H1L9711, H1_E_pc[8], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L358 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[5]~158 at LCCOMB_X32_Y20_N28
H1L358 = AMPP_FUNCTION(!H1_D_pc[8], !H1_M_pipe_flush_waddr[8], !H1_D_br_taken_waddr_partial[8], !H1L6271, !H1L998, !H1L458);


--H1_M_pipe_flush_waddr[9] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[9] at LCFF_X33_Y21_N5
H1_M_pipe_flush_waddr[9] = AMPP_FUNCTION(VD1L2, H1L0811, H1_E_pc[9], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L558 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~159 at LCCOMB_X32_Y21_N12
H1L558 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[9], !H1_D_br_taken_waddr_partial[9], !H1L998, !H1L0371, !H1L458, !H1_D_pc[9]);


--H1_ic_fill_valid_bits[7] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[7] at LCFF_X30_Y15_N31
H1_ic_fill_valid_bits[7] = AMPP_FUNCTION(VD1L2, H1L1502, E1L4, H1L4702, H1_ic_fill_valid_bits_en);


--H1L2702 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[7]~186 at LCCOMB_X30_Y15_N16
H1L2702 = AMPP_FUNCTION(!H1L4702, !H1_ic_fill_valid_bits[7], !E1_data_out);


--H1_ic_fill_valid_bits[4] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[4] at LCFF_X30_Y15_N27
H1_ic_fill_valid_bits[4] = AMPP_FUNCTION(VD1L2, H1L2502, E1L4, H1L4702, H1_ic_fill_valid_bits_en);


--H1L9602 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[4]~187 at LCCOMB_X30_Y15_N14
H1L9602 = AMPP_FUNCTION(!H1L4702, !E1_data_out, !H1_ic_fill_valid_bits[4]);


--H1_M_pipe_flush_waddr[2] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[2] at LCFF_X30_Y19_N29
H1_M_pipe_flush_waddr[2] = AMPP_FUNCTION(VD1L2, H1L3711, H1_E_pc[2], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L938 is std_2s60:inst|cpu:the_cpu|F_ic_data_rd_addr_nxt[2]~21 at LCCOMB_X30_Y19_N4
H1L938 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[2], !H1_D_br_taken_waddr_partial[2], !H1_D_pc[2], !H1L6861, !H1L998, !H1L458);


--H1_M_pipe_flush_waddr[1] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[1] at LCFF_X33_Y19_N13
H1_M_pipe_flush_waddr[1] = AMPP_FUNCTION(VD1L2, H1L2711, H1_E_pc[1], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L838 is std_2s60:inst|cpu:the_cpu|F_ic_data_rd_addr_nxt[1]~22 at LCCOMB_X33_Y17_N26
H1L838 = AMPP_FUNCTION(!H1L8761, !H1_D_br_taken_waddr_partial[1], !H1L458, !H1_D_pc[1], !H1L998, !H1_M_pipe_flush_waddr[1]);


--H1_ic_fill_valid_bits[1] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[1] at LCFF_X30_Y15_N21
H1_ic_fill_valid_bits[1] = AMPP_FUNCTION(VD1L2, H1L3502, E1L4, H1L4702, H1_ic_fill_valid_bits_en);


--H1L6602 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[1]~188 at LCCOMB_X30_Y15_N24
H1L6602 = AMPP_FUNCTION(!E1_data_out, !H1L4702, !H1_ic_fill_valid_bits[1]);


--H1_ic_fill_valid_bits[3] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[3] at LCFF_X30_Y14_N11
H1_ic_fill_valid_bits[3] = AMPP_FUNCTION(VD1L2, H1L4502, E1L4, H1L4702, H1_ic_fill_valid_bits_en);


--H1L8602 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[3]~189 at LCCOMB_X30_Y14_N26
H1L8602 = AMPP_FUNCTION(!H1L4702, !E1_data_out, !H1_ic_fill_valid_bits[3]);


--H1_ic_fill_valid_bits[0] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[0] at LCFF_X30_Y14_N17
H1_ic_fill_valid_bits[0] = AMPP_FUNCTION(VD1L2, H1L5502, E1L4, H1L4702, H1_ic_fill_valid_bits_en);


--H1L5602 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[0]~190 at LCCOMB_X30_Y14_N0
H1L5602 = AMPP_FUNCTION(!E1_data_out, !H1L4702, !H1_ic_fill_valid_bits[0]);


--H1_M_pipe_flush_waddr[0] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[0] at LCFF_X30_Y19_N19
H1_M_pipe_flush_waddr[0] = AMPP_FUNCTION(VD1L2, H1L1711, H1_E_pc[0], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L738 is std_2s60:inst|cpu:the_cpu|F_ic_data_rd_addr_nxt[0]~23 at LCCOMB_X33_Y17_N2
H1L738 = AMPP_FUNCTION(!H1_D_pc[0], !H1L998, !H1_D_br_taken_waddr_partial[0], !H1_M_pipe_flush_waddr[0], !H1_F_pc[0], !H1L458);


--H1_ic_fill_valid_bits[2] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[2] at LCFF_X30_Y14_N21
H1_ic_fill_valid_bits[2] = AMPP_FUNCTION(VD1L2, H1L6502, E1L4, H1L4702, H1_ic_fill_valid_bits_en);


--H1L7602 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[2]~191 at LCCOMB_X30_Y14_N18
H1L7602 = AMPP_FUNCTION(!H1L4702, !E1_data_out, !H1_ic_fill_valid_bits[2]);


--H1_ic_fill_valid_bits[6] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[6] at LCFF_X30_Y14_N5
H1_ic_fill_valid_bits[6] = AMPP_FUNCTION(VD1L2, H1L7502, E1L4, H1L4702, H1_ic_fill_valid_bits_en);


--H1L1702 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[6]~192 at LCCOMB_X30_Y14_N30
H1L1702 = AMPP_FUNCTION(!H1L4702, !E1_data_out, !H1_ic_fill_valid_bits[6]);


--H1_M_pipe_flush_waddr[19] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[19] at LCFF_X32_Y17_N23
H1_M_pipe_flush_waddr[19] = AMPP_FUNCTION(VD1L2, H1L0911, H1_E_pc[19], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L539 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[19]~157 at LCCOMB_X32_Y17_N28
H1L539 = AMPP_FUNCTION(!H1_D_pc[19], !H1_M_pipe_flush_waddr[19], !H1L0561, !H1L0971, !H1L998, !H1L458);


--H1_M_pipe_flush_waddr[12] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[12] at LCFF_X33_Y19_N17
H1_M_pipe_flush_waddr[12] = AMPP_FUNCTION(VD1L2, H1L3811, H1_E_pc[12], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L829 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[12]~158 at LCCOMB_X33_Y19_N8
H1L829 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[12], !H1_D_pc[12], !H1L998, !H1L8571, !H1L2261, !H1L458);


--H1_M_pipe_flush_waddr[10] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[10] at LCFF_X33_Y21_N9
H1_M_pipe_flush_waddr[10] = AMPP_FUNCTION(VD1L2, H1L1811, H1_E_pc[10], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L629 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[10]~159 at LCCOMB_X33_Y20_N12
H1L629 = AMPP_FUNCTION(!H1L4161, !H1L998, !H1_D_pc[10], !H1_M_pipe_flush_waddr[10], !H1L458, !H1L0571);


--H1_M_pipe_flush_waddr[17] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[17] at LCFF_X33_Y20_N3
H1_M_pipe_flush_waddr[17] = AMPP_FUNCTION(VD1L2, H1L8811, H1_E_pc[17], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L339 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[17]~160 at LCCOMB_X33_Y20_N16
H1L339 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[17], !H1_D_pc[17], !H1L998, !H1L2871, !H1L458, !H1L2461);


--H1_M_pipe_flush_waddr[16] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[16] at LCFF_X33_Y20_N25
H1_M_pipe_flush_waddr[16] = AMPP_FUNCTION(VD1L2, H1L7811, H1_E_pc[16], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L239 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[16]~161 at LCCOMB_X33_Y19_N4
H1L239 = AMPP_FUNCTION(!H1_D_pc[16], !H1_M_pipe_flush_waddr[16], !H1L998, !H1L8361, !H1L8771, !H1L458);


--H1_M_pipe_flush_waddr[13] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[13] at LCFF_X33_Y19_N27
H1_M_pipe_flush_waddr[13] = AMPP_FUNCTION(VD1L2, H1L4811, H1_E_pc[13], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L929 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[13]~162 at LCCOMB_X33_Y19_N28
H1L929 = AMPP_FUNCTION(!H1_D_pc[13], !H1L2671, !H1_M_pipe_flush_waddr[13], !H1L6261, !H1L998, !H1L458);


--H1_M_pipe_flush_waddr[15] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[15] at LCFF_X34_Y18_N31
H1_M_pipe_flush_waddr[15] = AMPP_FUNCTION(VD1L2, H1L6811, H1_E_pc[15], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L139 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[15]~163 at LCCOMB_X34_Y18_N24
H1L139 = AMPP_FUNCTION(!H1L4771, !H1L998, !H1_M_pipe_flush_waddr[15], !H1L4361, !H1_D_pc[15], !H1L458);


--H1_M_pipe_flush_waddr[18] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[18] at LCFF_X34_Y18_N15
H1_M_pipe_flush_waddr[18] = AMPP_FUNCTION(VD1L2, H1L9811, H1_E_pc[18], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L439 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[18]~164 at LCCOMB_X34_Y18_N22
H1L439 = AMPP_FUNCTION(!H1_D_pc[18], !H1L6871, !H1_M_pipe_flush_waddr[18], !H1L6461, !H1L998, !H1L458);


--H1_M_pipe_flush_waddr[11] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[11] at LCFF_X33_Y21_N17
H1_M_pipe_flush_waddr[11] = AMPP_FUNCTION(VD1L2, H1L2811, H1_E_pc[11], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L729 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[11]~165 at LCCOMB_X33_Y21_N24
H1L729 = AMPP_FUNCTION(!H1_D_pc[11], !H1L4571, !H1_M_pipe_flush_waddr[11], !H1L998, !H1L8161, !H1L458);


--H1_M_pipe_flush_waddr[14] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[14] at LCFF_X33_Y20_N9
H1_M_pipe_flush_waddr[14] = AMPP_FUNCTION(VD1L2, H1L5811, H1_E_pc[14], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L039 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[14]~166 at LCCOMB_X33_Y19_N20
H1L039 = AMPP_FUNCTION(!H1_D_pc[14], !H1_M_pipe_flush_waddr[14], !H1L0361, !H1L6671, !H1L998, !H1L458);


--H1_M_pipe_flush_waddr[23] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[23] at LCFF_X34_Y18_N11
H1_M_pipe_flush_waddr[23] = AMPP_FUNCTION(VD1L2, H1L4911, H1_E_pc[23], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L939 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[23]~167 at LCCOMB_X32_Y18_N0
H1L939 = AMPP_FUNCTION(!H1L458, !H1L6661, !H1L6081, !H1_M_pipe_flush_waddr[23], !H1L998, !H1_D_pc[23]);


--H1_M_pipe_flush_waddr[22] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[22] at LCFF_X34_Y18_N1
H1_M_pipe_flush_waddr[22] = AMPP_FUNCTION(VD1L2, H1L3911, H1_E_pc[22], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L839 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[22]~168 at LCCOMB_X32_Y18_N14
H1L839 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[22], !H1L2661, !H1L2081, !H1L998, !H1L458, !H1_D_pc[22]);


--H1_M_pipe_flush_waddr[20] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[20] at LCFF_X32_Y17_N25
H1_M_pipe_flush_waddr[20] = AMPP_FUNCTION(VD1L2, H1L1911, H1_E_pc[20], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L639 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[20]~169 at LCCOMB_X32_Y18_N8
H1L639 = AMPP_FUNCTION(!H1L998, !H1_D_pc[20], !H1L458, !H1L4561, !H1L4971, !H1_M_pipe_flush_waddr[20]);


--H1_M_pipe_flush_waddr[21] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[21] at LCFF_X32_Y17_N17
H1_M_pipe_flush_waddr[21] = AMPP_FUNCTION(VD1L2, H1L2911, H1_E_pc[21], E1L4, H1_E_hbreak_req, H1_M_stall);


--H1L739 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[21]~170 at LCCOMB_X32_Y17_N2
H1L739 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[21], !H1_D_pc[21], !H1L458, !H1L998, !H1L8971, !H1L8561);


--K1_cpu_instruction_master_dbs_rdv_counter[1] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1] at LCFF_X25_Y13_N29
K1_cpu_instruction_master_dbs_rdv_counter[1] = DFFEAS(K1L1, GLOBAL(VD1L2), !GLOBAL(E1L4),  , M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1],  ,  ,  ,  );


--K1_cpu_instruction_master_dbs_rdv_counter[0] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[0] at LCFF_X25_Y10_N15
K1_cpu_instruction_master_dbs_rdv_counter[0] = DFFEAS(K1L41, GLOBAL(VD1L2), !GLOBAL(E1L4),  , M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1],  ,  ,  ,  );


--M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] at LCFF_X24_Y10_N23
M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[0],  ,  , VCC);


--K1L461 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|pre_flush_cpu_instruction_master_readdatavalid~0 at LCCOMB_X24_Y13_N14
K1L461 = K1_cpu_instruction_master_dbs_rdv_counter[0] & ( M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & K1_cpu_instruction_master_dbs_rdv_counter[1] );


--K1_cpu_instruction_master_read_but_no_slave_selected is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_read_but_no_slave_selected at LCFF_X27_Y13_N21
K1_cpu_instruction_master_read_but_no_slave_selected = DFFEAS(K1L02, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] at LCFF_X23_Y10_N27
N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[0],  ,  , VCC);


--Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register at LCFF_X26_Y16_N25
Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register = DFFEAS(Y1L33, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] at LCFF_X25_Y10_N3
N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[0],  ,  , VCC);


--K1L811 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdatavalid~30 at LCCOMB_X26_Y11_N12
K1L811 = N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register # !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register # N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register # !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & ( K1_cpu_instruction_master_read_but_no_slave_selected # N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] );


--CB1L04 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1~204 at LCCOMB_X29_Y15_N24
CB1L04 = CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] & CB1L58Q # !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] & CB1L58Q & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] & !CB1L08Q ) # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] & !CB1L58Q & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] & !CB1L08Q ) # !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] & !CB1L58Q & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] & !CB1L08Q );


--CB1L14 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1~205 at LCCOMB_X29_Y17_N0
CB1L14 = CB1L68Q & CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] # !CB1L68Q & CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] & CB1L78Q ) # CB1L68Q & !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] & CB1L78Q ) # !CB1L68Q & !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] & ( CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] & CB1L78Q );


--CB1L24 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1~206 at LCCOMB_X27_Y16_N20
CB1L24 = CB1L14 # !CB1L14 & ( !CB1L28Q & CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] & CB1L38Q # CB1L28Q & (CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] & CB1L38Q # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1]) );


--CB1L34 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1~207 at LCCOMB_X27_Y16_N30
CB1L34 = CB1L24 & ( BB1_za_valid ) # !CB1L24 & ( BB1_za_valid & (CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] & CB1L48Q # CB1L04) );


--K1L911 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdatavalid~31 at LCCOMB_X29_Y12_N12
K1L911 = L1L42 & L1L03 & ( CB1L34 # K1L461 # K1L811 ) # !L1L42 & L1L03 # L1L42 & !L1L03 & ( CB1L34 # K1L461 # K1L811 ) # !L1L42 & !L1L03 & ( CB1L34 # K1L461 # K1L811 );


--H1L9402 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_en~6 at LCCOMB_X30_Y15_N18
H1L9402 = AMPP_FUNCTION(!H1_i_readdatavalid_d1, !H1_D_ic_fill_starting);


--H1L1991 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt_nxt[2]~34 at LCCOMB_X27_Y17_N26
H1L1991 = AMPP_FUNCTION(!H1_ic_fill_ap_cnt[0], !H1_ic_fill_ap_cnt[1], !H1_ic_fill_ap_cnt[2], !K1L951);


--H1L0991 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt_nxt[1]~35 at LCCOMB_X26_Y17_N4
H1L0991 = AMPP_FUNCTION(!H1_ic_fill_ap_cnt[0], !H1_ic_fill_ap_cnt[1], !K1L951);


--H1L9891 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt_nxt[0]~36 at LCCOMB_X26_Y17_N12
H1L9891 = AMPP_FUNCTION(!H1_ic_fill_ap_cnt[0], !K1L951);


--Y1L33 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_grant_vector[0]~142 at LCCOMB_X26_Y16_N24
Y1L33 = Y1L9 & (!Y1_onchip_ram_64_kbytes_s1_arb_addend[1] # !Y1L2);


--BB1_rd_valid[1] is std_2s60:inst|sdram:the_sdram|rd_valid[1] at LCFF_X30_Y5_N31
BB1_rd_valid[1] = DFFEAS(BB1L734, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--PC1_sr[22] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[22] at LCFF_X33_Y13_N11
PC1_sr[22] = AMPP_FUNCTION(A1L6, PC1L551, !D1L3, PC1L621);


--BB1L07 is std_2s60:inst|sdram:the_sdram|Select~6477 at LCCOMB_X28_Y9_N30
BB1L07 = BB1L45 # !BB1L45 & ( !BB1_m_state.000100000 & BB1_m_state.000000100 & (!BB1_m_count[0] $ !BB1L1) # BB1_m_state.000100000 & (!BB1_m_count[0] # !BB1L1) );


--BB1L17 is std_2s60:inst|sdram:the_sdram|Select~6478 at LCCOMB_X29_Y9_N12
BB1L17 = BB1_m_count[0] & BB1L65 & ( BB1L84 # BB1L07 # BB1_m_state.010000000 ) # !BB1_m_count[0] & BB1L65 & ( BB1L84 # BB1L07 # BB1_m_state.010000000 ) # BB1_m_count[0] & !BB1L65 # !BB1_m_count[0] & !BB1L65 & ( BB1L84 # BB1L07 # BB1_m_state.010000000 );


--BB1L344 is std_2s60:inst|sdram:the_sdram|reduce_or~6 at LCCOMB_X30_Y8_N10
BB1L344 = !BB1_i_state.011 & ( BB1_i_state.000 & !BB1_i_state.101 );


--BB1L27 is std_2s60:inst|sdram:the_sdram|Select~6479 at LCCOMB_X30_Y8_N18
BB1L27 = BB1L344 & ( BB1_i_state.111 ) # !BB1L344 & ( BB1_i_next.101 # BB1_i_state.111 );


--BB1_i_count[0] is std_2s60:inst|sdram:the_sdram|i_count[0] at LCFF_X30_Y9_N17
BB1_i_count[0] = DFFEAS(BB1L08, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1L37 is std_2s60:inst|sdram:the_sdram|Select~6480 at LCCOMB_X30_Y9_N10
BB1L37 = BB1_i_state.000 & BB1_i_count[0] & ( BB1_i_state.011 # BB1_i_state.101 ) # !BB1_i_state.000 & BB1_i_count[0] # BB1_i_state.000 & !BB1_i_count[0] & ( BB1_i_count[1] & BB1_i_state.011 # BB1_i_state.101 ) # !BB1_i_state.000 & !BB1_i_count[0];


--BB1L47 is std_2s60:inst|sdram:the_sdram|Select~6481 at LCCOMB_X30_Y9_N2
BB1L47 = BB1L37 & ( BB1_i_count[2] # BB1_i_state.111 # BB1_i_state.010 ) # !BB1L37 & ( BB1_i_state.111 # BB1_i_state.010 );


--BB1L57 is std_2s60:inst|sdram:the_sdram|Select~6482 at LCCOMB_X30_Y9_N30
BB1L57 = BB1_i_count[1] & BB1_i_count[0] & ( !BB1_i_state.000 # BB1L56 # BB1_i_state.101 # BB1_i_state.010 ) # !BB1_i_count[1] & BB1_i_count[0] & ( BB1_i_state.010 ) # BB1_i_count[1] & !BB1_i_count[0] & ( !BB1_i_state.000 # BB1_i_state.101 # BB1_i_state.010 ) # !BB1_i_count[1] & !BB1_i_count[0] & ( BB1L56 # BB1_i_state.010 );


--BB1_i_refs[2] is std_2s60:inst|sdram:the_sdram|i_refs[2] at LCFF_X30_Y10_N11
BB1_i_refs[2] = DFFEAS(BB1L18, GLOBAL(VD1L2),  ,  , E1_data_out,  ,  ,  ,  );


--BB1_i_refs[1] is std_2s60:inst|sdram:the_sdram|i_refs[1] at LCFF_X30_Y10_N1
BB1_i_refs[1] = DFFEAS(BB1L28, GLOBAL(VD1L2),  ,  , E1_data_out,  ,  ,  ,  );


--BB1_i_refs[0] is std_2s60:inst|sdram:the_sdram|i_refs[0] at LCFF_X30_Y10_N15
BB1_i_refs[0] = DFFEAS(BB1L38, GLOBAL(VD1L2),  ,  , E1_data_out,  ,  ,  ,  );


--BB1L67 is std_2s60:inst|sdram:the_sdram|Select~6483 at LCCOMB_X30_Y10_N22
BB1L67 = BB1_i_refs[0] & ( !BB1_i_refs[2] & !BB1_i_refs[1] );


--BB1L77 is std_2s60:inst|sdram:the_sdram|Select~6484 at LCCOMB_X30_Y8_N4
BB1L77 = BB1_i_next.010 & BB1_i_state.001 # !BB1_i_next.010 & BB1_i_state.001 # BB1_i_next.010 & !BB1_i_state.001 & ( !BB1L344 # !BB1L67 & BB1_i_state.010 ) # !BB1_i_next.010 & !BB1_i_state.001 & ( !BB1L67 & BB1_i_state.010 );


--H1L3981 is std_2s60:inst|cpu:the_cpu|comb~1 at LCCOMB_X30_Y15_N6
H1L3981 = AMPP_FUNCTION(!H1_i_readdatavalid_d1, !H1L4702);


--H1_i_readdata_d1[0] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[0] at LCFF_X25_Y21_N1
H1_i_readdata_d1[0] = AMPP_FUNCTION(VD1L2, K1L42, E1L4);


--H1_E_wrctl_status is std_2s60:inst|cpu:the_cpu|E_wrctl_status at LCCOMB_X28_Y19_N0
H1_E_wrctl_status = AMPP_FUNCTION(!H1_E_ctrl_wrctl_inst, !H1_E_iw[8], !H1_E_iw[6], !H1_E_iw[7]);


--H1_E_op_bret is std_2s60:inst|cpu:the_cpu|E_op_bret at LCCOMB_X30_Y22_N2
H1_E_op_bret = AMPP_FUNCTION(!H1_E_iw[14], !H1L115, !H1_E_iw[16], !H1_E_iw[13], !H1_E_iw[15]);


--H1_E_op_eret is std_2s60:inst|cpu:the_cpu|E_op_eret at LCCOMB_X30_Y22_N20
H1_E_op_eret = AMPP_FUNCTION(!H1_E_iw[13], !H1_E_iw[16], !H1L115, !H1_E_iw[14], !H1_E_iw[15]);


--H1L7421 is std_2s60:inst|cpu:the_cpu|M_status_reg_pie_inst_nxt~87 at LCCOMB_X29_Y23_N10
H1L7421 = AMPP_FUNCTION(!H1_E_wrctl_status, !H1_M_estatus_reg, !H1_M_bstatus_reg, !H1_E_op_eret, !H1_E_op_bret, !H1L872, !H1_M_status_reg);


--H1_E_ctrl_exception is std_2s60:inst|cpu:the_cpu|E_ctrl_exception at LCFF_X34_Y20_N23
H1_E_ctrl_exception = AMPP_FUNCTION(VD1L2, H1L773, E1L4, H1_M_stall);


--H1L1521 is std_2s60:inst|cpu:the_cpu|M_status_reg_pie_inst_nxt~91 at LCCOMB_X29_Y23_N28
H1L1521 = AMPP_FUNCTION(!H1_E_ctrl_exception, !H1_E_ctrl_break, !H1L7421);


--R1_ien_AF is std_2s60:inst|jtag_uart:the_jtag_uart|ien_AF at LCFF_X24_Y15_N9
R1_ien_AF = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , R1L77, H1_M_st_data[0],  ,  , VCC);


--R1_fifo_AF is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_AF at LCFF_X23_Y13_N29
R1_fifo_AF = DFFEAS(R1L2, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--R1_pause_irq is std_2s60:inst|jtag_uart:the_jtag_uart|pause_irq at LCFF_X24_Y14_N25
R1_pause_irq = DFFEAS(R1L18, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--R1L97 is std_2s60:inst|jtag_uart:the_jtag_uart|ipen_AF~27 at LCCOMB_X21_Y15_N2
R1L97 = R1_fifo_AF & R1_pause_irq & ( R1_ien_AF ) # !R1_fifo_AF & R1_pause_irq & ( R1_ien_AF ) # R1_fifo_AF & !R1_pause_irq & ( R1_ien_AF );


--R1_fifo_AE is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_AE at LCFF_X23_Y14_N15
R1_fifo_AE = DFFEAS(R1L4, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--R1_ien_AE is std_2s60:inst|jtag_uart:the_jtag_uart|ien_AE at LCFF_X24_Y15_N3
R1_ien_AE = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , R1L77, H1_M_st_data[1],  ,  , VCC);


--H1L8301 is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[1]~153 at LCCOMB_X21_Y18_N20
H1L8301 = AMPP_FUNCTION(!R1_fifo_AE, !R1L97, !H1_M_ienable_reg[1], !R1_ien_AE, !CC1_oci_ienable[1]);


--FB1_timeout_occurred is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|timeout_occurred at LCFF_X26_Y29_N31
FB1_timeout_occurred = DFFEAS(FB1L623, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--FB1_control_register[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|control_register[0] at LCFF_X26_Y29_N29
FB1_control_register[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_control_wr_strobe, H1_M_st_data[0],  ,  , VCC);


--H1_M_ipending_reg_nxt[0] is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[0] at LCCOMB_X25_Y26_N10
H1_M_ipending_reg_nxt[0] = AMPP_FUNCTION(!FB1_control_register[0], !CC1_oci_ienable[0], !H1_M_ienable_reg[0], !FB1_timeout_occurred);


--H1_i_readdata_d1[1] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[1] at LCFF_X25_Y20_N11
H1_i_readdata_d1[1] = AMPP_FUNCTION(VD1L2, K1L72, E1L4);


--H1_i_readdata_d1[2] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[2] at LCFF_X25_Y20_N31
H1_i_readdata_d1[2] = AMPP_FUNCTION(VD1L2, K1L03, E1L4);


--H1_i_readdata_d1[4] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[4] at LCFF_X23_Y18_N19
H1_i_readdata_d1[4] = AMPP_FUNCTION(VD1L2, K1L63, E1L4);


--H1_i_readdata_d1[5] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[5] at LCFF_X24_Y15_N1
H1_i_readdata_d1[5] = AMPP_FUNCTION(VD1L2, K1L93, E1L4);


--H1_i_readdata_d1[3] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[3] at LCFF_X25_Y13_N13
H1_i_readdata_d1[3] = AMPP_FUNCTION(VD1L2, K1L33, E1L4);


--H1_i_readdata_d1[16] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[16] at LCFF_X29_Y12_N29
H1_i_readdata_d1[16] = AMPP_FUNCTION(VD1L2, K1L27, E1L4);


--H1_i_readdata_d1[14] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[14] at LCFF_X23_Y16_N29
H1_i_readdata_d1[14] = AMPP_FUNCTION(VD1L2, K1L66, E1L4);


--H1_i_readdata_d1[15] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[15] at LCFF_X29_Y13_N23
H1_i_readdata_d1[15] = AMPP_FUNCTION(VD1L2, K1L96, E1L4);


--H1_i_readdata_d1[11] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[11] at LCFF_X27_Y12_N29
H1_i_readdata_d1[11] = AMPP_FUNCTION(VD1L2, K1L75, E1L4);


--H1_i_readdata_d1[13] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[13] at LCFF_X23_Y20_N13
H1_i_readdata_d1[13] = AMPP_FUNCTION(VD1L2, K1L36, E1L4);


--H1_i_readdata_d1[12] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[12] at LCFF_X29_Y13_N25
H1_i_readdata_d1[12] = AMPP_FUNCTION(VD1L2, K1L06, E1L4);


--H1_i_readdata_d1[25] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[25] at LCFF_X27_Y12_N9
H1_i_readdata_d1[25] = AMPP_FUNCTION(VD1L2, K1L99, E1L4);


--H1_i_readdata_d1[22] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[22] at LCFF_X27_Y13_N9
H1_i_readdata_d1[22] = AMPP_FUNCTION(VD1L2, K1L09, E1L4);


--H1_i_readdata_d1[26] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[26] at LCFF_X25_Y14_N31
H1_i_readdata_d1[26] = AMPP_FUNCTION(VD1L2, K1L201, E1L4);


--H1_i_readdata_d1[24] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[24] at LCFF_X27_Y12_N23
H1_i_readdata_d1[24] = AMPP_FUNCTION(VD1L2, K1L69, E1L4);


--H1_i_readdata_d1[23] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[23] at LCFF_X27_Y11_N5
H1_i_readdata_d1[23] = AMPP_FUNCTION(VD1L2, K1L39, E1L4);


--H1L65 is std_2s60:inst|cpu:the_cpu|D_ctrl_shift_right~31 at LCCOMB_X33_Y23_N6
H1L65 = AMPP_FUNCTION(!H1L55, !H1L35);


--H1L25 is std_2s60:inst|cpu:the_cpu|D_ctrl_mulx~24 at LCCOMB_X28_Y27_N8
H1L25 = AMPP_FUNCTION(!H1L211, !H1_D_iw[11], !H1_D_iw[16], !H1_D_iw[12], !H1_D_iw[13]);


--H1L45 is std_2s60:inst|cpu:the_cpu|D_ctrl_rot~31 at LCCOMB_X32_Y22_N20
H1L45 = AMPP_FUNCTION(!H1_D_iw[15], !H1L35);


--H1_E_ctrl_shift_rot is std_2s60:inst|cpu:the_cpu|E_ctrl_shift_rot at LCFF_X28_Y27_N21
H1_E_ctrl_shift_rot = AMPP_FUNCTION(VD1L2, H1L35, E1L4, H1_M_stall);


--H1_E_ctrl_shift_rot_right is std_2s60:inst|cpu:the_cpu|E_ctrl_shift_rot_right at LCFF_X33_Y23_N19
H1_E_ctrl_shift_rot_right = AMPP_FUNCTION(VD1L2, H1L75, E1L4, H1_M_stall);


--H1L665 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_row[0]~843 at LCCOMB_X33_Y23_N8
H1L665 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot_right, !H1L955, !H1L046, !H1L146);


--H1L817 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[0]~3378 at LCCOMB_X34_Y23_N20
H1L817 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L955, !H1L665, !H1L736);


--H1L065 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[1]~620 at LCCOMB_X30_Y23_N12
H1L065 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot_right, !H1L736, !H1L936, !H1L836);


--H1L917 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[1]~3379 at LCCOMB_X34_Y22_N6
H1L917 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L836, !H1L065, !H1L665);


--H1L165 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[2]~621 at LCCOMB_X34_Y22_N22
H1L165 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot_right, !H1L836, !H1L936, !H1L736);


--H1L027 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[2]~3380 at LCCOMB_X34_Y22_N28
H1L027 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L936, !H1L165, !H1L665);


--H1L265 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[3]~622 at LCCOMB_X32_Y21_N0
H1L265 = AMPP_FUNCTION(!H1L736, !H1_E_ctrl_shift_rot_right, !H1L936, !H1L836);


--H1L127 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[3]~3381 at LCCOMB_X34_Y23_N0
H1L127 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L665, !H1L046, !H1L265);


--H1L647 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[28]~3382 at LCCOMB_X32_Y21_N22
H1L647 = AMPP_FUNCTION(!H1L736, !H1L836);


--H1L227 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[4]~3383 at LCCOMB_X34_Y23_N6
H1L227 = AMPP_FUNCTION(!H1L665, !H1_E_ctrl_shift_rot, !H1L936, !H1L146, !H1L647);


--H1L365 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[5]~623 at LCCOMB_X34_Y23_N24
H1L365 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot_right, !H1L936, !H1L736, !H1L836);


--H1L327 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[5]~3384 at LCCOMB_X34_Y24_N20
H1L327 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L246, !H1L665, !H1L365);


--H1L465 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[6]~624 at LCCOMB_X32_Y21_N30
H1L465 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot_right, !H1L736, !H1L936, !H1L836);


--H1L427 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[6]~3385 at LCCOMB_X34_Y22_N30
H1L427 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L665, !H1L346, !H1L465);


--H1L565 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[7]~625 at LCCOMB_X30_Y23_N2
H1L565 = AMPP_FUNCTION(!H1L736, !H1_E_ctrl_shift_rot_right, !H1L936, !H1L836);


--H1L527 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[7]~3386 at LCCOMB_X34_Y23_N4
H1L527 = AMPP_FUNCTION(!H1L665, !H1_E_ctrl_shift_rot, !H1L565, !H1L446);


--H1L765 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_row[1]~844 at LCCOMB_X34_Y23_N22
H1L765 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot_right, !H1L146, !H1L046, !H1L955);


--H1L627 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[8]~3387 at LCCOMB_X34_Y21_N8
H1L627 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L955, !H1L546, !H1L765);


--H1L727 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[9]~3388 at LCCOMB_X36_Y22_N8
H1L727 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L765, !H1L646, !H1L065);


--H1L827 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[10]~3389 at LCCOMB_X36_Y22_N22
H1L827 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L746, !H1L765, !H1L165);


--H1L927 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[11]~3390 at LCCOMB_X34_Y21_N22
H1L927 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L265, !H1L846, !H1L765);


--H1L037 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[12]~3391 at LCCOMB_X34_Y23_N12
H1L037 = AMPP_FUNCTION(!H1L946, !H1_E_ctrl_shift_rot, !H1L936, !H1L765, !H1L647);


--H1L137 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[13]~3392 at LCCOMB_X34_Y23_N2
H1L137 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L765, !H1L056, !H1L365);


--H1L237 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[14]~3393 at LCCOMB_X34_Y21_N12
H1L237 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L765, !H1L156, !H1L465);


--H1_E_ctrl_mul_cell_src1_signed is std_2s60:inst|cpu:the_cpu|E_ctrl_mul_cell_src1_signed at LCFF_X33_Y27_N7
H1_E_ctrl_mul_cell_src1_signed = AMPP_FUNCTION(VD1L2, H1L74, E1L4, H1_M_stall);


--AC1_w7w[32] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|w7w[32] at LCCOMB_X34_Y21_N6
AC1_w7w[32] = AMPP_FUNCTION(!H1_E_ctrl_mul_cell_src1_signed, !H1L306);


--H1L337 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[15]~3394 at LCCOMB_X34_Y21_N24
H1L337 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L565, !H1L256, !H1L765);


--H1L865 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_row[2]~845 at LCCOMB_X34_Y23_N18
H1L865 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot_right, !H1L046, !H1L146, !H1L955);


--H1L437 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[16]~3395 at LCCOMB_X34_Y21_N28
H1L437 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L955, !H1L865, !H1L356);


--H1L537 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[17]~3396 at LCCOMB_X34_Y24_N12
H1L537 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L456, !H1L865, !H1L065);


--H1L637 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[18]~3397 at LCCOMB_X34_Y21_N0
H1L637 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L556, !H1L865, !H1L165);


--H1L737 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[19]~3398 at LCCOMB_X34_Y21_N20
H1L737 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L656, !H1L865, !H1L265);


--H1L837 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[20]~3399 at LCCOMB_X34_Y21_N4
H1L837 = AMPP_FUNCTION(!H1L756, !H1_E_ctrl_shift_rot, !H1L647, !H1L865, !H1L936);


--H1L937 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[21]~3400 at LCCOMB_X34_Y21_N18
H1L937 = AMPP_FUNCTION(!H1L365, !H1_E_ctrl_shift_rot, !H1L865, !H1L856);


--H1L047 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[22]~3401 at LCCOMB_X34_Y21_N2
H1L047 = AMPP_FUNCTION(!H1L956, !H1_E_ctrl_shift_rot, !H1L865, !H1L465);


--H1L147 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[23]~3402 at LCCOMB_X34_Y24_N2
H1L147 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L066, !H1L865, !H1L565);


--H1L965 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_row[3]~846 at LCCOMB_X34_Y23_N26
H1L965 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot_right, !H1L146, !H1L046, !H1L955);


--H1L247 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[24]~3403 at LCCOMB_X34_Y21_N14
H1L247 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L965, !H1L166, !H1L955);


--H1L347 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[25]~3404 at LCCOMB_X30_Y23_N10
H1L347 = AMPP_FUNCTION(!H1L065, !H1_E_ctrl_shift_rot, !H1L266, !H1L965);


--H1L447 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[26]~3405 at LCCOMB_X34_Y21_N26
H1L447 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L366, !H1L965, !H1L165);


--H1L547 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[27]~3406 at LCCOMB_X34_Y21_N10
H1L547 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L466, !H1L965, !H1L265);


--H1L747 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[28]~3407 at LCCOMB_X34_Y23_N28
H1L747 = AMPP_FUNCTION(!H1L936, !H1L566, !H1L965, !H1_E_ctrl_shift_rot, !H1L647);


--H1L847 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[29]~3408 at LCCOMB_X34_Y21_N16
H1L847 = AMPP_FUNCTION(!H1L365, !H1_E_ctrl_shift_rot, !H1L666, !H1L965);


--H1L947 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[30]~3409 at LCCOMB_X34_Y21_N30
H1L947 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot, !H1L766, !H1L965, !H1L465);


--H1L057 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[31]~3410 at LCCOMB_X34_Y23_N10
H1L057 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_ctrl_shift_rot, !H1L918, !H1L565, !H1_E_src2_imm[31], !H1L965);


--H1_E_ctrl_mul_cell_src2_signed is std_2s60:inst|cpu:the_cpu|E_ctrl_mul_cell_src2_signed at LCFF_X33_Y23_N13
H1_E_ctrl_mul_cell_src2_signed = AMPP_FUNCTION(VD1L2, H1_D_op_mulxss, E1L4, H1_M_stall);


--AC1_w23w[32] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|w23w[32] at LCCOMB_X34_Y23_N14
AC1_w23w[32] = AMPP_FUNCTION(!H1_E_ctrl_mul_cell_src2_signed, !H1L057);


--Y1L42 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[12]~126 at LCCOMB_X34_Y20_N16
Y1L42 = H1_ic_fill_tag[2] & Y1L43 & ( H1_M_alu_result[14] ) # !H1_ic_fill_tag[2] & Y1L43 & ( H1_M_alu_result[14] ) # H1_ic_fill_tag[2] & !Y1L43;


--Y1L52 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[13]~127 at LCCOMB_X34_Y20_N8
Y1L52 = H1_M_alu_result[15] & Y1L43 # H1_M_alu_result[15] & !Y1L43 & ( H1_ic_fill_tag[3] ) # !H1_M_alu_result[15] & !Y1L43 & ( H1_ic_fill_tag[3] );


--ND1L1 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|decode_6pa:decode3|w_anode1069w[2]~11 at LCCOMB_X34_Y20_N2
ND1L1 = !Y1L52 & !Y1L42 & ( H1_d_write & Y1L43 );


--Y1L21 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[0]~128 at LCCOMB_X27_Y16_N28
Y1L21 = Y1L43 & ( H1_M_alu_result[2] ) # !Y1L43 & ( H1_ic_fill_ap_offset[0] );


--Y1L31 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[1]~129 at LCCOMB_X27_Y17_N14
Y1L31 = H1_M_alu_result[3] & ( H1_ic_fill_ap_offset[1] # Y1L43 ) # !H1_M_alu_result[3] & ( !Y1L43 & H1_ic_fill_ap_offset[1] );


--Y1L41 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[2]~130 at LCCOMB_X28_Y16_N16
Y1L41 = Y1L43 & ( H1_M_alu_result[4] ) # !Y1L43 & ( H1_ic_fill_ap_offset[2] );


--Y1L51 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[3]~131 at LCCOMB_X29_Y14_N8
Y1L51 = H1_ic_fill_line[0] & ( !Y1L43 # H1_M_alu_result[5] ) # !H1_ic_fill_line[0] & ( Y1L43 & H1_M_alu_result[5] );


--Y1L61 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[4]~132 at LCCOMB_X27_Y17_N12
Y1L61 = H1_M_alu_result[6] & ( H1_ic_fill_line[1] # Y1L43 ) # !H1_M_alu_result[6] & ( !Y1L43 & H1_ic_fill_line[1] );


--Y1L71 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[5]~133 at LCCOMB_X28_Y16_N20
Y1L71 = Y1L43 & H1_M_alu_result[7] # !Y1L43 & H1_M_alu_result[7] & ( H1_ic_fill_line[2] ) # !Y1L43 & !H1_M_alu_result[7] & ( H1_ic_fill_line[2] );


--Y1L81 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[6]~134 at LCCOMB_X30_Y16_N22
Y1L81 = Y1L43 & H1_ic_fill_line[3] & ( H1_M_alu_result[8] ) # !Y1L43 & H1_ic_fill_line[3] # Y1L43 & !H1_ic_fill_line[3] & ( H1_M_alu_result[8] );


--Y1L91 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[7]~135 at LCCOMB_X26_Y18_N24
Y1L91 = Y1L43 & H1_M_alu_result[9] # !Y1L43 & H1_M_alu_result[9] & ( H1_ic_fill_line[4] ) # !Y1L43 & !H1_M_alu_result[9] & ( H1_ic_fill_line[4] );


--Y1L02 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[8]~136 at LCCOMB_X30_Y17_N2
Y1L02 = Y1L43 & H1_ic_fill_line[5] & ( H1_M_alu_result[10] ) # !Y1L43 & H1_ic_fill_line[5] # Y1L43 & !H1_ic_fill_line[5] & ( H1_M_alu_result[10] );


--Y1L12 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[9]~137 at LCCOMB_X29_Y15_N4
Y1L12 = Y1L43 & ( H1_M_alu_result[11] ) # !Y1L43 & ( H1_ic_fill_line[6] );


--Y1L22 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[10]~138 at LCCOMB_X32_Y16_N24
Y1L22 = H1_ic_fill_tag[0] & ( !Y1L43 # H1_M_alu_result[12] ) # !H1_ic_fill_tag[0] & ( Y1L43 & H1_M_alu_result[12] );


--Y1L32 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[11]~139 at LCCOMB_X30_Y16_N12
Y1L32 = Y1L43 & ( H1_M_alu_result[13] ) # !Y1L43 & ( H1_ic_fill_tag[1] );


--Y1L23 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_byteenable[3]~13 at LCCOMB_X32_Y16_N30
Y1L23 = Y1L43 & ( H1_M_mem_byte_en[3] ) # !Y1L43;


--ND1L3 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|decode_6pa:decode3|w_anode1090w[2]~9 at LCCOMB_X34_Y20_N12
ND1L3 = Y1L52 & !Y1L42 & ( H1_d_write & Y1L43 );


--ND1L2 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|decode_6pa:decode3|w_anode1082w[2]~11 at LCCOMB_X34_Y20_N30
ND1L2 = !Y1L52 & Y1L42 & ( H1_d_write & Y1L43 );


--ND1L4 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|decode_6pa:decode3|w_anode1098w[2]~10 at LCCOMB_X34_Y20_N24
ND1L4 = Y1L52 & Y1L42 & ( H1_d_write & Y1L43 );


--J1L752 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[26]~1350 at LCCOMB_X25_Y14_N4
J1L752 = CB1_cpu_data_master_requests_sdram_s1 & BB1_za_data[26] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave ) # !CB1_cpu_data_master_requests_sdram_s1 & BB1_za_data[26] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave ) # !CB1_cpu_data_master_requests_sdram_s1 & !BB1_za_data[26] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave );


--NC1L421 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|comb~16 at LCCOMB_X30_Y13_N26
NC1L421 = AMPP_FUNCTION(!H1_hbreak_enabled, !H1_d_write, !L1L13, !L1L81);


--NC1_MonWr is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr at LCFF_X30_Y12_N27
NC1_MonWr = AMPP_FUNCTION(VD1L2, NC1L58, GND, !D1L3, PC1L291, PC1L091);


--L1L82 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_byteenable[3]~13 at LCCOMB_X28_Y13_N16
L1L82 = H1_M_mem_byte_en[3] & L1L13 # H1_M_mem_byte_en[3] & !L1L13 # !H1_M_mem_byte_en[3] & !L1L13;


--NC1_MonDReg[26] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[26] at LCFF_X33_Y12_N9
NC1_MonDReg[26] = AMPP_FUNCTION(VD1L2, NC1L85, PC1L67Q, !D1L3, NC1L66, PC1L291, NC1L41);


--NC1_MonAReg[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[2] at LCFF_X32_Y12_N1
NC1_MonAReg[2] = AMPP_FUNCTION(VD1L2, NC1L78, PC1L07Q, !D1L3, PC1L191, NC1L3);


--NC1_MonAReg[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[3] at LCFF_X32_Y12_N3
NC1_MonAReg[3] = AMPP_FUNCTION(VD1L2, NC1L19, PC1L27Q, !D1L3, PC1L191, NC1L3);


--NC1_MonAReg[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[4] at LCFF_X32_Y12_N5
NC1_MonAReg[4] = AMPP_FUNCTION(VD1L2, NC1L59, PC1L47Q, !D1L3, PC1L191, NC1L3);


--NC1_MonAReg[5] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[5] at LCFF_X32_Y12_N7
NC1_MonAReg[5] = AMPP_FUNCTION(VD1L2, NC1L99, PC1L67Q, !D1L3, PC1L191, NC1L3);


--NC1_MonAReg[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[6] at LCFF_X32_Y12_N9
NC1_MonAReg[6] = AMPP_FUNCTION(VD1L2, NC1L301, PC1L87Q, !D1L3, PC1L191, NC1L3);


--NC1_MonAReg[7] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[7] at LCFF_X32_Y12_N11
NC1_MonAReg[7] = AMPP_FUNCTION(VD1L2, NC1L701, PC1L08Q, !D1L3, PC1L191, NC1L3);


--NC1_MonAReg[8] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[8] at LCFF_X32_Y12_N13
NC1_MonAReg[8] = AMPP_FUNCTION(VD1L2, NC1L111, PC1L28Q, !D1L3, PC1L191, NC1L3);


--NC1_MonAReg[9] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[9] at LCFF_X32_Y12_N15
NC1_MonAReg[9] = AMPP_FUNCTION(VD1L2, NC1L511, PC1L48Q, !D1L3, PC1L191, NC1L3);


--R1_ac is std_2s60:inst|jtag_uart:the_jtag_uart|ac at LCFF_X23_Y13_N17
R1_ac = DFFEAS(R1L6, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L142 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[10]~1351 at LCCOMB_X24_Y13_N28
J1L142 = R1_ac & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[10] ) # !R1_ac & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[10]) );


--Y1L03 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_byteenable[1]~14 at LCCOMB_X34_Y16_N28
Y1L03 = Y1L43 & H1_M_mem_byte_en[1] # !Y1L43 & H1_M_mem_byte_en[1] # !Y1L43 & !H1_M_mem_byte_en[1];


--J1L2 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|always3~0 at LCCOMB_X24_Y19_N26
J1L2 = J1L362 & ( J1_cpu_data_master_dbs_address[0] & !J1_cpu_data_master_dbs_address[1] & (M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] # H1_d_write) ) # !J1L362 & ( J1_cpu_data_master_dbs_address[0] & M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & !J1_cpu_data_master_dbs_address[1] );


--P1_period_l_register[10] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[10] at LCFF_X25_Y27_N29
P1_period_l_register[10] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, P1L572,  ,  , VCC);


--P1_period_h_register[10] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[10] at LCFF_X24_Y30_N13
P1_period_h_register[10] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe, H1_M_st_data[10],  ,  , VCC);


--P1L803 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[10]~816 at LCCOMB_X24_Y30_N12
P1L803 = P1_period_h_register[10] & RD1L03 & ( !P1_period_l_register[10] # H1_M_alu_result[2] ) # !P1_period_h_register[10] & RD1L03 & ( !P1_period_l_register[10] & !H1_M_alu_result[2] );


--P1_counter_snapshot[26] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[26] at LCFF_X24_Y27_N5
P1_counter_snapshot[26] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[26],  ,  , VCC);


--RD1L13 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|reduce_nor~82 at LCCOMB_X24_Y25_N22
RD1L13 = H1_M_alu_result[2] & ( !H1_M_alu_result[3] & H1_M_alu_result[4] );


--P1_counter_snapshot[10] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[10] at LCFF_X24_Y25_N25
P1_counter_snapshot[10] = DFFEAS(P1L761, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633,  ,  ,  ,  );


--P1_read_mux_out[10] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[10] at LCCOMB_X24_Y27_N6
P1_read_mux_out[10] = P1L803 # !P1L803 & ( !RD1L13 & P1_counter_snapshot[10] & (DB1L2) # RD1L13 & (P1_counter_snapshot[10] & DB1L2 # P1_counter_snapshot[26]) );


--FB1_period_l_register[10] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[10] at LCFF_X25_Y28_N27
FB1_period_l_register[10] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, P1L572,  ,  , VCC);


--FB1_period_h_register[10] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[10] at LCFF_X25_Y29_N9
FB1_period_h_register[10] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[10],  ,  , VCC);


--FB1L692 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[10]~816 at LCCOMB_X25_Y28_N26
FB1L692 = FB1_period_l_register[10] & RD1L03 & ( FB1_period_h_register[10] & H1_M_alu_result[2] ) # !FB1_period_l_register[10] & RD1L03 & ( !H1_M_alu_result[2] # FB1_period_h_register[10] );


--FB1_counter_snapshot[26] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[26] at LCFF_X25_Y28_N9
FB1_counter_snapshot[26] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[26],  ,  , VCC);


--FB1_counter_snapshot[10] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[10] at LCFF_X26_Y30_N13
FB1_counter_snapshot[10] = DFFEAS(FB1L461, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423,  ,  ,  ,  );


--FB1_read_mux_out[10] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[10] at LCCOMB_X25_Y27_N8
FB1_read_mux_out[10] = FB1_counter_snapshot[26] & FB1L692 # !FB1_counter_snapshot[26] & FB1L692 # FB1_counter_snapshot[26] & !FB1L692 & ( DB1L2 & FB1_counter_snapshot[10] # RD1L13 ) # !FB1_counter_snapshot[26] & !FB1L692 & ( DB1L2 & FB1_counter_snapshot[10] );


--L1L62 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_byteenable[1]~14 at LCCOMB_X28_Y13_N10
L1L62 = H1_M_mem_byte_en[1] & L1L13 # H1_M_mem_byte_en[1] & !L1L13 # !H1_M_mem_byte_en[1] & !L1L13;


--NC1_MonDReg[10] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[10] at LCFF_X32_Y13_N23
NC1_MonDReg[10] = AMPP_FUNCTION(VD1L2, NC1L03, PC1L74Q, !D1L3, NC1L66, PC1L291, NC1L41);


--P1_counter_snapshot[2] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[2] at LCFF_X24_Y25_N27
P1_counter_snapshot[2] = DFFEAS(P1L351, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633,  ,  ,  ,  );


--P1_counter_snapshot[18] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[18] at LCFF_X23_Y25_N27
P1_counter_snapshot[18] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[18],  ,  , VCC);


--P1_period_l_register[2] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[2] at LCFF_X24_Y30_N17
P1_period_l_register[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, H1_M_st_data[2],  ,  , VCC);


--P1_control_register[2] is std_2s60:inst|high_res_timer:the_high_res_timer|control_register[2] at LCFF_X24_Y26_N9
P1_control_register[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_control_wr_strobe, H1_M_st_data[2],  ,  , VCC);


--P1_period_h_register[2] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[2] at LCFF_X24_Y30_N21
P1_period_h_register[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe, H1_M_st_data[2],  ,  , VCC);


--P1L292 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[2]~817 at LCCOMB_X24_Y26_N8
P1L292 = P1_control_register[2] & H1_M_alu_result[2] & ( !H1_M_alu_result[4] & (!H1_M_alu_result[3] # P1_period_h_register[2]) ) # !P1_control_register[2] & H1_M_alu_result[2] & ( H1_M_alu_result[3] & !H1_M_alu_result[4] & P1_period_h_register[2] ) # P1_control_register[2] & !H1_M_alu_result[2] & ( H1_M_alu_result[3] & P1_period_l_register[2] & !H1_M_alu_result[4] ) # !P1_control_register[2] & !H1_M_alu_result[2] & ( H1_M_alu_result[3] & P1_period_l_register[2] & !H1_M_alu_result[4] );


--P1_read_mux_out[2] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[2] at LCCOMB_X24_Y26_N14
P1_read_mux_out[2] = P1L292 & DB1L2 # !P1L292 & DB1L2 & ( P1_counter_snapshot[18] & RD1L13 # P1_counter_snapshot[2] ) # P1L292 & !DB1L2 # !P1L292 & !DB1L2 & ( P1_counter_snapshot[18] & RD1L13 );


--F1L13 is std_2s60:inst|button_pio:the_button_pio|read_mux_out[2]~376 at LCCOMB_X24_Y22_N4
F1L13 = H1_M_alu_result[2] & ( F1_edge_capture[2] & H1_M_alu_result[3] ) # !H1_M_alu_result[2] & ( !H1_M_alu_result[3] & (USER_PB[2]) # H1_M_alu_result[3] & F1_irq_mask[2] );


--R1_read_0 is std_2s60:inst|jtag_uart:the_jtag_uart|read_0 at LCFF_X25_Y16_N7
R1_read_0 = DFFEAS(R1L27, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--J1L332 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[2]~1352 at LCCOMB_X24_Y15_N4
J1L332 = LD1_q_b[2] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[2]) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & R1_read_0 & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[2]) ) # !LD1_q_b[2] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[2]) );


--J1L1 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|always2~0 at LCCOMB_X24_Y19_N24
J1L1 = J1L362 & ( !J1_cpu_data_master_dbs_address[0] & !J1_cpu_data_master_dbs_address[1] & (M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] # H1_d_write) ) # !J1L362 & ( !J1_cpu_data_master_dbs_address[0] & !J1_cpu_data_master_dbs_address[1] & M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] );


--Y1L92 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_byteenable[0]~15 at LCCOMB_X34_Y16_N12
Y1L92 = H1_M_mem_byte_en[0] & Y1L43 # H1_M_mem_byte_en[0] & !Y1L43 # !H1_M_mem_byte_en[0] & !Y1L43;


--RD1L23 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|reduce_nor~84 at LCCOMB_X26_Y28_N18
RD1L23 = !H1_M_alu_result[3] & ( !H1_M_alu_result[4] & H1_M_alu_result[2] );


--SD1_rx_data[2] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[2] at LCFF_X28_Y29_N5
SD1_rx_data[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1_got_new_char, SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3],  ,  , VCC);


--RD1L33 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|reduce_nor~85 at LCCOMB_X25_Y22_N4
RD1L33 = !H1_M_alu_result[3] & ( !H1_M_alu_result[4] & !H1_M_alu_result[2] );


--RD1_control_reg[2] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[2] at LCFF_X27_Y28_N29
RD1_control_reg[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L31, H1_M_st_data[2],  ,  , VCC);


--SD1_break_detect is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|break_detect at LCFF_X27_Y29_N17
SD1_break_detect = DFFEAS(SD1L86, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--RD1L04 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[2]~478 at LCCOMB_X27_Y28_N28
RD1L04 = RD1_control_reg[2] & RD1L03 & ( H1_M_alu_result[2] # SD1_break_detect ) # !RD1_control_reg[2] & RD1L03 & ( SD1_break_detect & !H1_M_alu_result[2] );


--RD1_selected_read_data[2] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[2] at LCCOMB_X27_Y28_N8
RD1_selected_read_data[2] = RD1L04 & SD1_rx_data[2] # !RD1L04 & SD1_rx_data[2] & ( RD1_tx_data[2] & RD1L23 # RD1L33 ) # RD1L04 & !SD1_rx_data[2] # !RD1L04 & !SD1_rx_data[2] & ( RD1_tx_data[2] & RD1L23 );


--FB1_counter_snapshot[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[2] at LCFF_X25_Y29_N1
FB1_counter_snapshot[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[2],  ,  , VCC);


--FB1_counter_snapshot[18] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[18] at LCFF_X26_Y30_N29
FB1_counter_snapshot[18] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[18],  ,  , VCC);


--FB1_period_l_register[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[2] at LCFF_X24_Y30_N15
FB1_period_l_register[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, H1_M_st_data[2],  ,  , VCC);


--FB1_control_register[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|control_register[2] at LCFF_X25_Y29_N19
FB1_control_register[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_control_wr_strobe, H1_M_st_data[2],  ,  , VCC);


--FB1_period_h_register[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[2] at LCFF_X25_Y29_N17
FB1_period_h_register[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[2],  ,  , VCC);


--FB1L082 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[2]~817 at LCCOMB_X25_Y29_N18
FB1L082 = FB1_control_register[2] & H1_M_alu_result[2] & ( !H1_M_alu_result[4] & (!H1_M_alu_result[3] # FB1_period_h_register[2]) ) # !FB1_control_register[2] & H1_M_alu_result[2] & ( H1_M_alu_result[3] & !H1_M_alu_result[4] & FB1_period_h_register[2] ) # FB1_control_register[2] & !H1_M_alu_result[2] & ( H1_M_alu_result[3] & FB1_period_l_register[2] & !H1_M_alu_result[4] ) # !FB1_control_register[2] & !H1_M_alu_result[2] & ( H1_M_alu_result[3] & FB1_period_l_register[2] & !H1_M_alu_result[4] );


--FB1_read_mux_out[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[2] at LCCOMB_X24_Y29_N4
FB1_read_mux_out[2] = FB1L082 # !FB1L082 & ( !RD1L13 & DB1L2 & (FB1_counter_snapshot[2]) # RD1L13 & (DB1L2 & FB1_counter_snapshot[2] # FB1_counter_snapshot[18]) );


--PC1L76Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[23]~reg0 at LCFF_X30_Y13_N1
PC1L76Q = AMPP_FUNCTION(A1L01, PC1_sr[23], GND, PC1L39);


--FC1L6 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go~57 at LCCOMB_X30_Y13_N0
FC1L6 = AMPP_FUNCTION(!PC1L191, !A1L3, !PC1L76Q, !CC1L91);


--L1L52 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_byteenable[0]~15 at LCCOMB_X30_Y13_N16
L1L52 = H1_M_mem_byte_en[0] # !H1_M_mem_byte_en[0] & ( !L1L13 );


--NC1_MonDReg[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[2] at LCFF_X32_Y11_N5
NC1_MonDReg[2] = AMPP_FUNCTION(VD1L2, NC1L86, !D1L3, NC1L41);


--CC1_oci_reg_01_addressed is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_reg_01_addressed at LCCOMB_X26_Y13_N30
CC1_oci_reg_01_addressed = AMPP_FUNCTION(!L1L01, !CC1L51, !CC1L61);


--CC1L81 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~8 at LCCOMB_X26_Y13_N8
CC1L81 = AMPP_FUNCTION(!L1L13, !H1_hbreak_enabled, !H1_d_write, !CC1_oci_reg_01_addressed);


--Y1L13 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_byteenable[2]~16 at LCCOMB_X32_Y15_N16
Y1L13 = H1_M_mem_byte_en[2] & Y1L43 # H1_M_mem_byte_en[2] & !Y1L43 # !H1_M_mem_byte_en[2] & !Y1L43;


--KD2_safe_q[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[2] at LCFF_X25_Y12_N21
KD2_safe_q[2] = DFFEAS(KD2_counter_comb_bita2, GLOBAL(VD1L2),  ,  , GD2L1,  ,  ,  ,  );


--KD2_safe_q[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[1] at LCFF_X25_Y12_N19
KD2_safe_q[1] = DFFEAS(KD2_counter_comb_bita1, GLOBAL(VD1L2),  ,  , GD2L1,  ,  ,  ,  );


--KD2_safe_q[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[0] at LCFF_X25_Y12_N17
KD2_safe_q[0] = DFFEAS(KD2_counter_comb_bita0, GLOBAL(VD1L2),  ,  , GD2L1,  ,  ,  ,  );


--R1L9 is std_2s60:inst|jtag_uart:the_jtag_uart|add~312 at LCCOMB_X25_Y12_N0
R1L9_adder_eqn = ( VCC ) + ( !KD2_safe_q[0] ) + ( GND );
R1L9 = CARRY(R1L9_adder_eqn);


--R1L21 is std_2s60:inst|jtag_uart:the_jtag_uart|add~315 at LCCOMB_X25_Y12_N2
R1L21_adder_eqn = ( !KD2_safe_q[1] ) + ( GND ) + ( R1L9 );
R1L21 = SUM(R1L21_adder_eqn);

--R1L31 is std_2s60:inst|jtag_uart:the_jtag_uart|add~316 at LCCOMB_X25_Y12_N2
R1L31_adder_eqn = ( !KD2_safe_q[1] ) + ( GND ) + ( R1L9 );
R1L31 = CARRY(R1L31_adder_eqn);


--R1L61 is std_2s60:inst|jtag_uart:the_jtag_uart|add~319 at LCCOMB_X25_Y12_N4
R1L61_adder_eqn = ( GND ) + ( !KD2_safe_q[2] ) + ( R1L31 );
R1L61 = SUM(R1L61_adder_eqn);

--R1L71 is std_2s60:inst|jtag_uart:the_jtag_uart|add~320 at LCCOMB_X25_Y12_N4
R1L71_adder_eqn = ( GND ) + ( !KD2_safe_q[2] ) + ( R1L31 );
R1L71 = CARRY(R1L71_adder_eqn);


--KD1_safe_q[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[2] at LCFF_X23_Y11_N5
KD1_safe_q[2] = DFFEAS(KD1_counter_comb_bita2, GLOBAL(VD1L2),  ,  , GD1L1,  ,  ,  ,  );


--J1L942 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[18]~1353 at LCCOMB_X26_Y11_N4
J1L942 = BB1_za_data[18] & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !R1_read_0 & (R1L61) # R1_read_0 & KD1_safe_q[2] ) # !BB1_za_data[18] & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 & (!R1_read_0 & (R1L61) # R1_read_0 & KD1_safe_q[2]) ) # BB1_za_data[18] & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # !BB1_za_data[18] & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 );


--J1L3 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|always4~0 at LCCOMB_X25_Y19_N26
J1L3 = J1L362 & H1_d_write & ( J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] ) # !J1L362 & H1_d_write & ( J1_cpu_data_master_dbs_address[1] & M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & !J1_cpu_data_master_dbs_address[0] ) # J1L362 & !H1_d_write & ( J1_cpu_data_master_dbs_address[1] & M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & !J1_cpu_data_master_dbs_address[0] ) # !J1L362 & !H1_d_write & ( J1_cpu_data_master_dbs_address[1] & M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & !J1_cpu_data_master_dbs_address[0] );


--L1L72 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_byteenable[2]~16 at LCCOMB_X32_Y15_N22
L1L72 = L1L13 & ( H1_M_mem_byte_en[2] ) # !L1L13;


--NC1_MonDReg[18] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[18] at LCFF_X33_Y11_N15
NC1_MonDReg[18] = AMPP_FUNCTION(VD1L2, NC1L07, !D1L3, NC1L41);


--H1_i_readdata_d1[29] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[29] at LCFF_X27_Y12_N25
H1_i_readdata_d1[29] = AMPP_FUNCTION(VD1L2, K1L111, E1L4);


--H1_i_readdata_d1[27] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[27] at LCFF_X29_Y12_N3
H1_i_readdata_d1[27] = AMPP_FUNCTION(VD1L2, K1L501, E1L4);


--H1_i_readdata_d1[30] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[30] at LCFF_X25_Y13_N19
H1_i_readdata_d1[30] = AMPP_FUNCTION(VD1L2, K1L411, E1L4);


--H1_i_readdata_d1[31] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[31] at LCFF_X29_Y13_N13
H1_i_readdata_d1[31] = AMPP_FUNCTION(VD1L2, K1L711, E1L4);


--H1_i_readdata_d1[28] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[28] at LCFF_X29_Y11_N11
H1_i_readdata_d1[28] = AMPP_FUNCTION(VD1L2, K1L801, E1L4);


--H1_i_readdata_d1[8] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[8] at LCFF_X25_Y19_N29
H1_i_readdata_d1[8] = AMPP_FUNCTION(VD1L2, K1L84, E1L4);


--J1L652 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[25]~1354 at LCCOMB_X28_Y11_N20
J1L652 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[25] );


--NC1_MonDReg[25] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[25] at LCFF_X33_Y12_N11
NC1_MonDReg[25] = AMPP_FUNCTION(VD1L2, NC1L65, PC1L47Q, !D1L3, NC1L66, PC1L291, NC1L41);


--J1L042 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[9]~1355 at LCCOMB_X23_Y18_N6
J1L042 = BB1_za_data[9] & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( R1_fifo_AE & R1_ien_AE ) # !BB1_za_data[9] & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 & R1_fifo_AE & R1_ien_AE ) # BB1_za_data[9] & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # !BB1_za_data[9] & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 );


--P1_period_l_register[9] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[9] at LCFF_X26_Y27_N27
P1_period_l_register[9] = DFFEAS(P1L372, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[9] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[9] at LCFF_X24_Y30_N31
P1_period_h_register[9] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe, H1_M_st_data[9],  ,  , VCC);


--P1L603 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[9]~818 at LCCOMB_X24_Y28_N6
P1L603 = P1_period_h_register[9] & RD1L03 & ( !P1_period_l_register[9] # H1_M_alu_result[2] ) # !P1_period_h_register[9] & RD1L03 & ( !H1_M_alu_result[2] & !P1_period_l_register[9] );


--P1_counter_snapshot[25] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[25] at LCFF_X24_Y27_N29
P1_counter_snapshot[25] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[25],  ,  , VCC);


--P1_counter_snapshot[9] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[9] at LCFF_X24_Y27_N27
P1_counter_snapshot[9] = DFFEAS(P1L461, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633,  ,  ,  ,  );


--P1_read_mux_out[9] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[9] at LCCOMB_X24_Y27_N20
P1_read_mux_out[9] = P1L603 & P1_counter_snapshot[9] # !P1L603 & P1_counter_snapshot[9] & ( RD1L13 & P1_counter_snapshot[25] # DB1L2 ) # P1L603 & !P1_counter_snapshot[9] # !P1L603 & !P1_counter_snapshot[9] & ( RD1L13 & P1_counter_snapshot[25] );


--RD1L25 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data~50 at LCCOMB_X27_Y29_N6
RD1L25 = RD1L03 & ( H1_M_alu_result[2] & RD1_control_reg[9] );


--FB1_period_l_register[9] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[9] at LCFF_X24_Y28_N3
FB1_period_l_register[9] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, P1L372,  ,  , VCC);


--FB1_period_h_register[9] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[9] at LCFF_X26_Y31_N17
FB1_period_h_register[9] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[9],  ,  , VCC);


--FB1L492 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[9]~818 at LCCOMB_X24_Y28_N2
FB1L492 = RD1L03 & ( !H1_M_alu_result[2] & (!FB1_period_l_register[9]) # H1_M_alu_result[2] & FB1_period_h_register[9] );


--FB1_counter_snapshot[25] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[25] at LCFF_X26_Y27_N21
FB1_counter_snapshot[25] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[25],  ,  , VCC);


--FB1_counter_snapshot[9] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[9] at LCFF_X26_Y30_N1
FB1_counter_snapshot[9] = DFFEAS(FB1L261, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423,  ,  ,  ,  );


--FB1_read_mux_out[9] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[9] at LCCOMB_X26_Y27_N14
FB1_read_mux_out[9] = RD1L13 & FB1L492 # !RD1L13 & FB1L492 # RD1L13 & !FB1L492 & ( FB1_counter_snapshot[9] & DB1L2 # FB1_counter_snapshot[25] ) # !RD1L13 & !FB1L492 & ( FB1_counter_snapshot[9] & DB1L2 );


--NC1_MonDReg[9] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[9] at LCFF_X32_Y11_N23
NC1_MonDReg[9] = AMPP_FUNCTION(VD1L2, NC1L17, !D1L3, NC1L41);


--J1L232 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[1]~1356 at LCCOMB_X25_Y13_N10
J1L232 = S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & BB1_za_data[1] & ( !R1_read_0 & (R1_ien_AE) # R1_read_0 & LD1_q_b[1] ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & BB1_za_data[1] # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !BB1_za_data[1] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!R1_read_0 & (R1_ien_AE) # R1_read_0 & LD1_q_b[1]) ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !BB1_za_data[1] & ( !CB1_cpu_data_master_requests_sdram_s1 );


--SD1_rx_data[1] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[1] at LCFF_X28_Y29_N15
SD1_rx_data[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1_got_new_char, SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2],  ,  , VCC);


--RD1_control_reg[1] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[1] at LCFF_X27_Y28_N25
RD1_control_reg[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L31, H1_M_st_data[1],  ,  , VCC);


--SD1_framing_error is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|framing_error at LCFF_X28_Y29_N27
SD1_framing_error = DFFEAS(SD1L47, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--RD1L83 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[1]~479 at LCCOMB_X27_Y28_N24
RD1L83 = RD1L03 & ( !H1_M_alu_result[2] & SD1_framing_error # H1_M_alu_result[2] & (RD1_control_reg[1]) );


--RD1_selected_read_data[1] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[1] at LCCOMB_X27_Y28_N2
RD1_selected_read_data[1] = RD1L83 & RD1L33 # !RD1L83 & RD1L33 & ( RD1_tx_data[1] & RD1L23 # SD1_rx_data[1] ) # RD1L83 & !RD1L33 # !RD1L83 & !RD1L33 & ( RD1_tx_data[1] & RD1L23 );


--RD1L43 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|reduce_nor~86 at LCCOMB_X26_Y28_N22
RD1L43 = H1_M_alu_result[3] & ( !H1_M_alu_result[2] & !H1_M_alu_result[4] );


--FB1_period_l_register[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[1] at LCFF_X24_Y30_N11
FB1_period_l_register[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, H1_M_st_data[1],  ,  , VCC);


--FB1_control_register[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|control_register[1] at LCFF_X26_Y29_N19
FB1_control_register[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_control_wr_strobe, H1_M_st_data[1],  ,  , VCC);


--FB1_period_h_register[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[1] at LCFF_X25_Y29_N21
FB1_period_h_register[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[1],  ,  , VCC);


--FB1_counter_snapshot[17] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[17] at LCFF_X25_Y29_N3
FB1_counter_snapshot[17] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[17],  ,  , VCC);


--FB1L772 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[1]~819 at LCCOMB_X25_Y29_N2
FB1L772 = FB1_counter_snapshot[17] & H1_M_alu_result[2] & ( !H1_M_alu_result[4] & FB1_period_h_register[1] & H1_M_alu_result[3] # H1_M_alu_result[4] & (!H1_M_alu_result[3]) ) # !FB1_counter_snapshot[17] & H1_M_alu_result[2] & ( FB1_period_h_register[1] & !H1_M_alu_result[4] & H1_M_alu_result[3] );


--FB1_counter_snapshot[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[1] at LCFF_X26_Y29_N13
FB1_counter_snapshot[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[1],  ,  , VCC);


--FB1_counter_is_running is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_running at LCFF_X26_Y29_N23
FB1_counter_is_running = DFFEAS(FB1L931, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--FB1L872 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[1]~820 at LCCOMB_X26_Y29_N12
FB1L872 = RD1L33 & ( DB1L2 & FB1_counter_snapshot[1] # FB1L772 # FB1_counter_is_running ) # !RD1L33 & ( DB1L2 & FB1_counter_snapshot[1] # FB1L772 );


--FB1_read_mux_out[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[1] at LCCOMB_X26_Y28_N28
FB1_read_mux_out[1] = RD1L43 & ( FB1_control_register[1] & RD1L23 # FB1_period_l_register[1] # FB1L872 ) # !RD1L43 & ( FB1_control_register[1] & RD1L23 # FB1L872 );


--F1L03 is std_2s60:inst|button_pio:the_button_pio|read_mux_out[1]~377 at LCCOMB_X24_Y22_N28
F1L03 = F1_irq_mask[1] & USER_PB[1] & ( !H1_M_alu_result[2] # F1_edge_capture[1] & H1_M_alu_result[3] ) # !F1_irq_mask[1] & USER_PB[1] & ( !H1_M_alu_result[2] & (!H1_M_alu_result[3]) # H1_M_alu_result[2] & F1_edge_capture[1] & H1_M_alu_result[3] ) # F1_irq_mask[1] & !USER_PB[1] & ( H1_M_alu_result[3] & (!H1_M_alu_result[2] # F1_edge_capture[1]) ) # !F1_irq_mask[1] & !USER_PB[1] & ( F1_edge_capture[1] & H1_M_alu_result[2] & H1_M_alu_result[3] );


--P1_period_l_register[1] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[1] at LCFF_X24_Y30_N23
P1_period_l_register[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, H1_M_st_data[1],  ,  , VCC);


--P1_control_register[1] is std_2s60:inst|high_res_timer:the_high_res_timer|control_register[1] at LCFF_X24_Y26_N19
P1_control_register[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_control_wr_strobe, H1_M_st_data[1],  ,  , VCC);


--P1_period_h_register[1] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[1] at LCFF_X24_Y30_N25
P1_period_h_register[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe, H1_M_st_data[1],  ,  , VCC);


--P1_counter_snapshot[17] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[17] at LCFF_X24_Y25_N11
P1_counter_snapshot[17] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[17],  ,  , VCC);


--P1L982 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[1]~819 at LCCOMB_X24_Y26_N22
P1L982 = H1_M_alu_result[4] & P1_counter_snapshot[17] & ( H1_M_alu_result[2] & !H1_M_alu_result[3] ) # !H1_M_alu_result[4] & P1_counter_snapshot[17] & ( H1_M_alu_result[2] & P1_period_h_register[1] & H1_M_alu_result[3] ) # !H1_M_alu_result[4] & !P1_counter_snapshot[17] & ( H1_M_alu_result[2] & P1_period_h_register[1] & H1_M_alu_result[3] );


--P1_counter_snapshot[1] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[1] at LCFF_X23_Y26_N7
P1_counter_snapshot[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[1],  ,  , VCC);


--P1_counter_is_running is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_running at LCFF_X24_Y26_N17
P1_counter_is_running = DFFEAS(P1L931, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--P1L092 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[1]~820 at LCCOMB_X23_Y26_N6
P1L092 = P1_counter_snapshot[1] & RD1L33 & ( P1L982 # DB1L2 # P1_counter_is_running ) # !P1_counter_snapshot[1] & RD1L33 & ( P1L982 # P1_counter_is_running ) # P1_counter_snapshot[1] & !RD1L33 & ( P1L982 # DB1L2 ) # !P1_counter_snapshot[1] & !RD1L33 & ( P1L982 );


--P1_read_mux_out[1] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[1] at LCCOMB_X24_Y26_N26
P1_read_mux_out[1] = RD1L43 & P1_period_l_register[1] # !RD1L43 & P1_period_l_register[1] & ( P1_control_register[1] & RD1L23 # P1L092 ) # RD1L43 & !P1_period_l_register[1] & ( P1_control_register[1] & RD1L23 # P1L092 ) # !RD1L43 & !P1_period_l_register[1] & ( P1_control_register[1] & RD1L23 # P1L092 );


--PC1L96Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[25]~reg0 at LCFF_X30_Y13_N7
PC1L96Q = AMPP_FUNCTION(A1L01, PC1_sr[25], GND, PC1L39);


--FC1L8 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready~68 at LCCOMB_X30_Y13_N6
FC1L8 = AMPP_FUNCTION(!PC1L191, !H1_M_st_data[0], !PC1L96Q, !CC1L91);


--NC1_MonDReg[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[1] at LCFF_X32_Y11_N19
NC1_MonDReg[1] = AMPP_FUNCTION(VD1L2, NC1L27, !D1L3, NC1L41);


--KD1_safe_q[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[1] at LCFF_X23_Y11_N3
KD1_safe_q[1] = DFFEAS(KD1_counter_comb_bita1, GLOBAL(VD1L2),  ,  , GD1L1,  ,  ,  ,  );


--J1L842 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[17]~1357 at LCCOMB_X24_Y15_N10
J1L842 = BB1_za_data[17] & CB1_cpu_data_master_requests_sdram_s1 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # !R1_read_0 & (R1L21) # R1_read_0 & KD1_safe_q[1] ) # BB1_za_data[17] & !CB1_cpu_data_master_requests_sdram_s1 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # !R1_read_0 & (R1L21) # R1_read_0 & KD1_safe_q[1] ) # !BB1_za_data[17] & !CB1_cpu_data_master_requests_sdram_s1 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # !R1_read_0 & (R1L21) # R1_read_0 & KD1_safe_q[1] );


--NC1_MonDReg[17] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[17] at LCFF_X32_Y13_N25
NC1_MonDReg[17] = AMPP_FUNCTION(VD1L2, NC1L24, PC1L16Q, !D1L3, NC1L66, PC1L291, NC1L41);


--H1_i_readdata_d1[7] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[7] at LCFF_X23_Y17_N21
H1_i_readdata_d1[7] = AMPP_FUNCTION(VD1L2, K1L54, E1L4);


--H1_E_wrctl_estatus is std_2s60:inst|cpu:the_cpu|E_wrctl_estatus at LCCOMB_X28_Y19_N10
H1_E_wrctl_estatus = AMPP_FUNCTION(!H1_E_iw[8], !H1_E_ctrl_wrctl_inst, !H1_E_iw[7], !H1_E_iw[6]);


--H1L0201 is std_2s60:inst|cpu:the_cpu|M_estatus_reg_inst_nxt~271 at LCCOMB_X29_Y23_N18
H1L0201 = AMPP_FUNCTION(!H1_E_wrctl_estatus, !H1_M_status_reg, !H1_E_ctrl_exception, !H1_M_estatus_reg, !H1L872);


--H1_E_wrctl_bstatus is std_2s60:inst|cpu:the_cpu|E_wrctl_bstatus at LCCOMB_X28_Y19_N12
H1_E_wrctl_bstatus = AMPP_FUNCTION(!H1_E_ctrl_wrctl_inst, !H1_E_iw[7], !H1_E_iw[8], !H1_E_iw[6]);


--H1L1001 is std_2s60:inst|cpu:the_cpu|M_bstatus_reg_inst_nxt~271 at LCCOMB_X29_Y23_N2
H1L1001 = AMPP_FUNCTION(!H1_E_wrctl_bstatus, !H1_M_status_reg, !H1_E_ctrl_break, !H1_M_bstatus_reg, !H1L872);


--J1L552 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[24]~1358 at LCCOMB_X26_Y12_N8
J1L552 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[24] );


--NC1_MonDReg[24] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[24] at LCFF_X32_Y11_N15
NC1_MonDReg[24] = AMPP_FUNCTION(VD1L2, NC1L37, !D1L3, NC1L41);


--SD1_rx_overrun is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_overrun at LCFF_X27_Y29_N5
SD1_rx_overrun = DFFEAS(SD1L19, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--TD1_tx_overrun is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_overrun at LCFF_X27_Y29_N21
TD1_tx_overrun = DFFEAS(TD1L96, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--RD1_any_error is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|any_error at LCCOMB_X27_Y28_N26
RD1_any_error = SD1_rx_overrun # !SD1_rx_overrun & ( SD1_break_detect # TD1_tx_overrun # SD1_framing_error );


--RD1_control_reg[8] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[8] at LCFF_X27_Y28_N17
RD1_control_reg[8] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L31, H1_M_st_data[8],  ,  , VCC);


--RD1_selected_read_data[8] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[8] at LCCOMB_X27_Y28_N20
RD1_selected_read_data[8] = RD1_any_error & ( RD1L03 & (!H1_M_alu_result[2] # RD1_control_reg[8]) ) # !RD1_any_error & ( RD1L03 & H1_M_alu_result[2] & RD1_control_reg[8] );


--J1L932 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[8]~1359 at LCCOMB_X24_Y19_N10
J1L932 = BB1_za_data[8] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L97 ) # !BB1_za_data[8] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L97) );


--P1_period_l_register[8] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[8] at LCFF_X25_Y27_N25
P1_period_l_register[8] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, H1_M_st_data[8],  ,  , VCC);


--P1_period_h_register[8] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[8] at LCFF_X23_Y30_N11
P1_period_h_register[8] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe, H1_M_st_data[8],  ,  , VCC);


--P1L403 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[8]~821 at LCCOMB_X25_Y27_N24
P1L403 = H1_M_alu_result[2] & ( RD1L03 & P1_period_h_register[8] ) # !H1_M_alu_result[2] & ( RD1L03 & P1_period_l_register[8] );


--P1_counter_snapshot[24] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[24] at LCFF_X24_Y25_N29
P1_counter_snapshot[24] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[24],  ,  , VCC);


--P1_counter_snapshot[8] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[8] at LCFF_X24_Y25_N13
P1_counter_snapshot[8] = DFFEAS(P1L261, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633,  ,  ,  ,  );


--P1_read_mux_out[8] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[8] at LCCOMB_X25_Y27_N18
P1_read_mux_out[8] = RD1L13 & P1_counter_snapshot[24] # !RD1L13 & P1_counter_snapshot[24] & ( DB1L2 & P1_counter_snapshot[8] # P1L403 ) # RD1L13 & !P1_counter_snapshot[24] & ( DB1L2 & P1_counter_snapshot[8] # P1L403 ) # !RD1L13 & !P1_counter_snapshot[24] & ( DB1L2 & P1_counter_snapshot[8] # P1L403 );


--FB1_period_l_register[8] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[8] at LCFF_X25_Y28_N5
FB1_period_l_register[8] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, H1_M_st_data[8],  ,  , VCC);


--FB1_period_h_register[8] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[8] at LCFF_X25_Y29_N7
FB1_period_h_register[8] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[8],  ,  , VCC);


--FB1L292 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[8]~821 at LCCOMB_X25_Y28_N4
FB1L292 = FB1_period_l_register[8] & ( RD1L03 & (!H1_M_alu_result[2] # FB1_period_h_register[8]) ) # !FB1_period_l_register[8] & ( FB1_period_h_register[8] & H1_M_alu_result[2] & RD1L03 );


--FB1_counter_snapshot[24] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[24] at LCFF_X26_Y30_N7
FB1_counter_snapshot[24] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[24],  ,  , VCC);


--FB1_counter_snapshot[8] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[8] at LCFF_X25_Y29_N31
FB1_counter_snapshot[8] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[8],  ,  , VCC);


--FB1_read_mux_out[8] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[8] at LCCOMB_X24_Y29_N24
FB1_read_mux_out[8] = RD1L13 & ( DB1L2 & FB1_counter_snapshot[8] # FB1_counter_snapshot[24] # FB1L292 ) # !RD1L13 & ( DB1L2 & FB1_counter_snapshot[8] # FB1L292 );


--NC1_MonDReg[8] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[8] at LCFF_X33_Y12_N27
NC1_MonDReg[8] = AMPP_FUNCTION(VD1L2, NC1L72, PC1L34Q, !D1L3, NC1L66, PC1L291, NC1L41);


--FB1_period_l_register[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[0] at LCFF_X25_Y28_N21
FB1_period_l_register[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, H1_M_st_data[0],  ,  , VCC);


--FB1_period_h_register[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[0] at LCFF_X25_Y29_N11
FB1_period_h_register[0] = DFFEAS(FB1L332, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1_counter_snapshot[16] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[16] at LCFF_X26_Y29_N15
FB1_counter_snapshot[16] = DFFEAS(FB1L371, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423,  ,  ,  ,  );


--FB1L472 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[0]~822 at LCCOMB_X26_Y28_N12
FB1L472 = !FB1_period_h_register[0] & H1_M_alu_result[3] & ( !H1_M_alu_result[4] & H1_M_alu_result[2] ) # FB1_period_h_register[0] & !H1_M_alu_result[3] & ( H1_M_alu_result[4] & H1_M_alu_result[2] & FB1_counter_snapshot[16] ) # !FB1_period_h_register[0] & !H1_M_alu_result[3] & ( H1_M_alu_result[4] & H1_M_alu_result[2] & FB1_counter_snapshot[16] );


--FB1_counter_snapshot[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[0] at LCFF_X25_Y28_N31
FB1_counter_snapshot[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[0],  ,  , VCC);


--FB1L572 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[0]~823 at LCCOMB_X25_Y29_N26
FB1L572 = RD1L33 & FB1L472 # !RD1L33 & FB1L472 # RD1L33 & !FB1L472 & ( DB1L2 & FB1_counter_snapshot[0] # FB1_timeout_occurred ) # !RD1L33 & !FB1L472 & ( DB1L2 & FB1_counter_snapshot[0] );


--FB1_read_mux_out[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[0] at LCCOMB_X25_Y26_N18
FB1_read_mux_out[0] = RD1L23 & FB1_period_l_register[0] & ( FB1_control_register[0] # RD1L43 # FB1L572 ) # !RD1L23 & FB1_period_l_register[0] & ( RD1L43 # FB1L572 ) # RD1L23 & !FB1_period_l_register[0] & ( FB1_control_register[0] # FB1L572 ) # !RD1L23 & !FB1_period_l_register[0] & ( FB1L572 );


--P1_period_l_register[0] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[0] at LCFF_X25_Y27_N17
P1_period_l_register[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, H1_M_st_data[0],  ,  , VCC);


--P1_period_h_register[0] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[0] at LCFF_X24_Y26_N29
P1_period_h_register[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe, CC1L3,  ,  , VCC);


--P1_counter_snapshot[16] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[16] at LCFF_X24_Y25_N31
P1_counter_snapshot[16] = DFFEAS(P1L571, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633,  ,  ,  ,  );


--P1L682 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[0]~822 at LCCOMB_X24_Y26_N28
P1L682 = P1_counter_snapshot[16] & ( H1_M_alu_result[2] & (!H1_M_alu_result[3] & H1_M_alu_result[4] # H1_M_alu_result[3] & !H1_M_alu_result[4] & !P1_period_h_register[0]) ) # !P1_counter_snapshot[16] & ( H1_M_alu_result[3] & H1_M_alu_result[2] & !H1_M_alu_result[4] & !P1_period_h_register[0] );


--P1_counter_snapshot[0] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[0] at LCFF_X24_Y25_N9
P1_counter_snapshot[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[0],  ,  , VCC);


--P1L782 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[0]~823 at LCCOMB_X24_Y25_N8
P1L782 = P1_counter_snapshot[0] & RD1L33 & ( P1_timeout_occurred # DB1L2 # P1L682 ) # !P1_counter_snapshot[0] & RD1L33 & ( P1_timeout_occurred # P1L682 ) # P1_counter_snapshot[0] & !RD1L33 & ( DB1L2 # P1L682 ) # !P1_counter_snapshot[0] & !RD1L33 & ( P1L682 );


--P1_read_mux_out[0] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[0] at LCCOMB_X25_Y25_N12
P1_read_mux_out[0] = P1L782 & RD1L23 # !P1L782 & RD1L23 & ( RD1L43 & P1_period_l_register[0] # P1_control_register[0] ) # P1L782 & !RD1L23 # !P1L782 & !RD1L23 & ( RD1L43 & P1_period_l_register[0] );


--LD1_q_b[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[0] at M512_X22_Y13
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 8, Port B Depth: 64, Port B Width: 8
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD1_q_b[0]_PORT_A_data_in = BUS(AD1_wdata[0], AD1_wdata[1], AD1_wdata[2], AD1_wdata[3], AD1_wdata[4], AD1_wdata[5], AD1_wdata[6], AD1_wdata[7]);
LD1_q_b[0]_PORT_A_data_in_reg = DFFE(LD1_q_b[0]_PORT_A_data_in, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[0]_PORT_A_address_reg = DFFE(LD1_q_b[0]_PORT_A_address, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[0]_PORT_B_address_reg = DFFE(LD1_q_b[0]_PORT_B_address, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_PORT_A_write_enable = VCC;
LD1_q_b[0]_PORT_A_write_enable_reg = DFFE(LD1_q_b[0]_PORT_A_write_enable, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_read_enable = VCC;
LD1_q_b[0]_PORT_B_read_enable_reg = DFFE(LD1_q_b[0]_PORT_B_read_enable, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[0]_clock_enable_1 = R1L17;
LD1_q_b[0]_PORT_B_data_out = MEMORY(LD1_q_b[0]_PORT_A_data_in_reg, , LD1_q_b[0]_PORT_A_address_reg, LD1_q_b[0]_PORT_B_address_reg, LD1_q_b[0]_PORT_A_write_enable_reg, LD1_q_b[0]_PORT_B_read_enable_reg, , , LD1_q_b[0]_clock_0, LD1_q_b[0]_clock_1, LD1_q_b[0]_clock_enable_0, LD1_q_b[0]_clock_enable_1, , );
LD1_q_b[0] = LD1_q_b[0]_PORT_B_data_out[0];

--LD1_q_b[7] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[7] at M512_X22_Y13
LD1_q_b[0]_PORT_A_data_in = BUS(AD1_wdata[0], AD1_wdata[1], AD1_wdata[2], AD1_wdata[3], AD1_wdata[4], AD1_wdata[5], AD1_wdata[6], AD1_wdata[7]);
LD1_q_b[0]_PORT_A_data_in_reg = DFFE(LD1_q_b[0]_PORT_A_data_in, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[0]_PORT_A_address_reg = DFFE(LD1_q_b[0]_PORT_A_address, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[0]_PORT_B_address_reg = DFFE(LD1_q_b[0]_PORT_B_address, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_PORT_A_write_enable = VCC;
LD1_q_b[0]_PORT_A_write_enable_reg = DFFE(LD1_q_b[0]_PORT_A_write_enable, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_read_enable = VCC;
LD1_q_b[0]_PORT_B_read_enable_reg = DFFE(LD1_q_b[0]_PORT_B_read_enable, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[0]_clock_enable_1 = R1L17;
LD1_q_b[0]_PORT_B_data_out = MEMORY(LD1_q_b[0]_PORT_A_data_in_reg, , LD1_q_b[0]_PORT_A_address_reg, LD1_q_b[0]_PORT_B_address_reg, LD1_q_b[0]_PORT_A_write_enable_reg, LD1_q_b[0]_PORT_B_read_enable_reg, , , LD1_q_b[0]_clock_0, LD1_q_b[0]_clock_1, LD1_q_b[0]_clock_enable_0, LD1_q_b[0]_clock_enable_1, , );
LD1_q_b[7] = LD1_q_b[0]_PORT_B_data_out[7];

--LD1_q_b[6] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[6] at M512_X22_Y13
LD1_q_b[0]_PORT_A_data_in = BUS(AD1_wdata[0], AD1_wdata[1], AD1_wdata[2], AD1_wdata[3], AD1_wdata[4], AD1_wdata[5], AD1_wdata[6], AD1_wdata[7]);
LD1_q_b[0]_PORT_A_data_in_reg = DFFE(LD1_q_b[0]_PORT_A_data_in, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[0]_PORT_A_address_reg = DFFE(LD1_q_b[0]_PORT_A_address, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[0]_PORT_B_address_reg = DFFE(LD1_q_b[0]_PORT_B_address, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_PORT_A_write_enable = VCC;
LD1_q_b[0]_PORT_A_write_enable_reg = DFFE(LD1_q_b[0]_PORT_A_write_enable, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_read_enable = VCC;
LD1_q_b[0]_PORT_B_read_enable_reg = DFFE(LD1_q_b[0]_PORT_B_read_enable, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[0]_clock_enable_1 = R1L17;
LD1_q_b[0]_PORT_B_data_out = MEMORY(LD1_q_b[0]_PORT_A_data_in_reg, , LD1_q_b[0]_PORT_A_address_reg, LD1_q_b[0]_PORT_B_address_reg, LD1_q_b[0]_PORT_A_write_enable_reg, LD1_q_b[0]_PORT_B_read_enable_reg, , , LD1_q_b[0]_clock_0, LD1_q_b[0]_clock_1, LD1_q_b[0]_clock_enable_0, LD1_q_b[0]_clock_enable_1, , );
LD1_q_b[6] = LD1_q_b[0]_PORT_B_data_out[6];

--LD1_q_b[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[5] at M512_X22_Y13
LD1_q_b[0]_PORT_A_data_in = BUS(AD1_wdata[0], AD1_wdata[1], AD1_wdata[2], AD1_wdata[3], AD1_wdata[4], AD1_wdata[5], AD1_wdata[6], AD1_wdata[7]);
LD1_q_b[0]_PORT_A_data_in_reg = DFFE(LD1_q_b[0]_PORT_A_data_in, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[0]_PORT_A_address_reg = DFFE(LD1_q_b[0]_PORT_A_address, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[0]_PORT_B_address_reg = DFFE(LD1_q_b[0]_PORT_B_address, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_PORT_A_write_enable = VCC;
LD1_q_b[0]_PORT_A_write_enable_reg = DFFE(LD1_q_b[0]_PORT_A_write_enable, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_read_enable = VCC;
LD1_q_b[0]_PORT_B_read_enable_reg = DFFE(LD1_q_b[0]_PORT_B_read_enable, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[0]_clock_enable_1 = R1L17;
LD1_q_b[0]_PORT_B_data_out = MEMORY(LD1_q_b[0]_PORT_A_data_in_reg, , LD1_q_b[0]_PORT_A_address_reg, LD1_q_b[0]_PORT_B_address_reg, LD1_q_b[0]_PORT_A_write_enable_reg, LD1_q_b[0]_PORT_B_read_enable_reg, , , LD1_q_b[0]_clock_0, LD1_q_b[0]_clock_1, LD1_q_b[0]_clock_enable_0, LD1_q_b[0]_clock_enable_1, , );
LD1_q_b[5] = LD1_q_b[0]_PORT_B_data_out[5];

--LD1_q_b[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[4] at M512_X22_Y13
LD1_q_b[0]_PORT_A_data_in = BUS(AD1_wdata[0], AD1_wdata[1], AD1_wdata[2], AD1_wdata[3], AD1_wdata[4], AD1_wdata[5], AD1_wdata[6], AD1_wdata[7]);
LD1_q_b[0]_PORT_A_data_in_reg = DFFE(LD1_q_b[0]_PORT_A_data_in, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[0]_PORT_A_address_reg = DFFE(LD1_q_b[0]_PORT_A_address, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[0]_PORT_B_address_reg = DFFE(LD1_q_b[0]_PORT_B_address, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_PORT_A_write_enable = VCC;
LD1_q_b[0]_PORT_A_write_enable_reg = DFFE(LD1_q_b[0]_PORT_A_write_enable, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_read_enable = VCC;
LD1_q_b[0]_PORT_B_read_enable_reg = DFFE(LD1_q_b[0]_PORT_B_read_enable, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[0]_clock_enable_1 = R1L17;
LD1_q_b[0]_PORT_B_data_out = MEMORY(LD1_q_b[0]_PORT_A_data_in_reg, , LD1_q_b[0]_PORT_A_address_reg, LD1_q_b[0]_PORT_B_address_reg, LD1_q_b[0]_PORT_A_write_enable_reg, LD1_q_b[0]_PORT_B_read_enable_reg, , , LD1_q_b[0]_clock_0, LD1_q_b[0]_clock_1, LD1_q_b[0]_clock_enable_0, LD1_q_b[0]_clock_enable_1, , );
LD1_q_b[4] = LD1_q_b[0]_PORT_B_data_out[4];

--LD1_q_b[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[3] at M512_X22_Y13
LD1_q_b[0]_PORT_A_data_in = BUS(AD1_wdata[0], AD1_wdata[1], AD1_wdata[2], AD1_wdata[3], AD1_wdata[4], AD1_wdata[5], AD1_wdata[6], AD1_wdata[7]);
LD1_q_b[0]_PORT_A_data_in_reg = DFFE(LD1_q_b[0]_PORT_A_data_in, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[0]_PORT_A_address_reg = DFFE(LD1_q_b[0]_PORT_A_address, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[0]_PORT_B_address_reg = DFFE(LD1_q_b[0]_PORT_B_address, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_PORT_A_write_enable = VCC;
LD1_q_b[0]_PORT_A_write_enable_reg = DFFE(LD1_q_b[0]_PORT_A_write_enable, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_read_enable = VCC;
LD1_q_b[0]_PORT_B_read_enable_reg = DFFE(LD1_q_b[0]_PORT_B_read_enable, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[0]_clock_enable_1 = R1L17;
LD1_q_b[0]_PORT_B_data_out = MEMORY(LD1_q_b[0]_PORT_A_data_in_reg, , LD1_q_b[0]_PORT_A_address_reg, LD1_q_b[0]_PORT_B_address_reg, LD1_q_b[0]_PORT_A_write_enable_reg, LD1_q_b[0]_PORT_B_read_enable_reg, , , LD1_q_b[0]_clock_0, LD1_q_b[0]_clock_1, LD1_q_b[0]_clock_enable_0, LD1_q_b[0]_clock_enable_1, , );
LD1_q_b[3] = LD1_q_b[0]_PORT_B_data_out[3];

--LD1_q_b[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[2] at M512_X22_Y13
LD1_q_b[0]_PORT_A_data_in = BUS(AD1_wdata[0], AD1_wdata[1], AD1_wdata[2], AD1_wdata[3], AD1_wdata[4], AD1_wdata[5], AD1_wdata[6], AD1_wdata[7]);
LD1_q_b[0]_PORT_A_data_in_reg = DFFE(LD1_q_b[0]_PORT_A_data_in, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[0]_PORT_A_address_reg = DFFE(LD1_q_b[0]_PORT_A_address, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[0]_PORT_B_address_reg = DFFE(LD1_q_b[0]_PORT_B_address, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_PORT_A_write_enable = VCC;
LD1_q_b[0]_PORT_A_write_enable_reg = DFFE(LD1_q_b[0]_PORT_A_write_enable, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_read_enable = VCC;
LD1_q_b[0]_PORT_B_read_enable_reg = DFFE(LD1_q_b[0]_PORT_B_read_enable, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[0]_clock_enable_1 = R1L17;
LD1_q_b[0]_PORT_B_data_out = MEMORY(LD1_q_b[0]_PORT_A_data_in_reg, , LD1_q_b[0]_PORT_A_address_reg, LD1_q_b[0]_PORT_B_address_reg, LD1_q_b[0]_PORT_A_write_enable_reg, LD1_q_b[0]_PORT_B_read_enable_reg, , , LD1_q_b[0]_clock_0, LD1_q_b[0]_clock_1, LD1_q_b[0]_clock_enable_0, LD1_q_b[0]_clock_enable_1, , );
LD1_q_b[2] = LD1_q_b[0]_PORT_B_data_out[2];

--LD1_q_b[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[1] at M512_X22_Y13
LD1_q_b[0]_PORT_A_data_in = BUS(AD1_wdata[0], AD1_wdata[1], AD1_wdata[2], AD1_wdata[3], AD1_wdata[4], AD1_wdata[5], AD1_wdata[6], AD1_wdata[7]);
LD1_q_b[0]_PORT_A_data_in_reg = DFFE(LD1_q_b[0]_PORT_A_data_in, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[0]_PORT_A_address_reg = DFFE(LD1_q_b[0]_PORT_A_address, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[0]_PORT_B_address_reg = DFFE(LD1_q_b[0]_PORT_B_address, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_PORT_A_write_enable = VCC;
LD1_q_b[0]_PORT_A_write_enable_reg = DFFE(LD1_q_b[0]_PORT_A_write_enable, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_read_enable = VCC;
LD1_q_b[0]_PORT_B_read_enable_reg = DFFE(LD1_q_b[0]_PORT_B_read_enable, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD1_q_b[0]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[0]_clock_enable_1 = R1L17;
LD1_q_b[0]_PORT_B_data_out = MEMORY(LD1_q_b[0]_PORT_A_data_in_reg, , LD1_q_b[0]_PORT_A_address_reg, LD1_q_b[0]_PORT_B_address_reg, LD1_q_b[0]_PORT_A_write_enable_reg, LD1_q_b[0]_PORT_B_read_enable_reg, , , LD1_q_b[0]_clock_0, LD1_q_b[0]_clock_1, LD1_q_b[0]_clock_enable_0, LD1_q_b[0]_clock_enable_1, , );
LD1_q_b[1] = LD1_q_b[0]_PORT_B_data_out[1];


--J1L132 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[0]~1360 at LCCOMB_X26_Y15_N24
J1L132 = BB1_za_data[0] & LD1_q_b[0] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1_ien_AF ) # !BB1_za_data[0] & LD1_q_b[0] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1_ien_AF) ) # BB1_za_data[0] & !LD1_q_b[0] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_ien_AF & !R1_read_0 ) # !BB1_za_data[0] & !LD1_q_b[0] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_ien_AF & !R1_read_0) );


--Z1_read_mux_out is std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|read_mux_out at LCCOMB_X26_Y28_N8
Z1_read_mux_out = Z1_data_dir & ( !H1_M_alu_result[3] & (A1L611 # H1_M_alu_result[2]) ) # !Z1_data_dir & ( !H1_M_alu_result[3] & !H1_M_alu_result[2] & A1L611 );


--RD1_control_reg[0] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[0] at LCFF_X26_Y28_N27
RD1_control_reg[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L31, H1_M_st_data[0],  ,  , VCC);


--SD1_rx_data[0] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[0] at LCFF_X28_Y29_N29
SD1_rx_data[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1_got_new_char, SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1],  ,  , VCC);


--RD1_selected_read_data[0] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[0] at LCCOMB_X26_Y28_N0
RD1_selected_read_data[0] = !H1_M_alu_result[4] & RD1_control_reg[0] & ( !H1_M_alu_result[3] & (!H1_M_alu_result[2] & SD1_rx_data[0] # H1_M_alu_result[2] & (RD1_tx_data[0])) # H1_M_alu_result[3] & (H1_M_alu_result[2]) ) # !H1_M_alu_result[4] & !RD1_control_reg[0] & ( !H1_M_alu_result[3] & (!H1_M_alu_result[2] & SD1_rx_data[0] # H1_M_alu_result[2] & (RD1_tx_data[0])) );


--F1L92 is std_2s60:inst|button_pio:the_button_pio|read_mux_out[0]~378 at LCCOMB_X24_Y22_N12
F1L92 = USER_PB[0] & H1_M_alu_result[2] & ( F1_edge_capture[0] & H1_M_alu_result[3] ) # !USER_PB[0] & H1_M_alu_result[2] & ( F1_edge_capture[0] & H1_M_alu_result[3] ) # USER_PB[0] & !H1_M_alu_result[2] & ( !H1_M_alu_result[3] # F1_irq_mask[0] ) # !USER_PB[0] & !H1_M_alu_result[2] & ( F1_irq_mask[0] & H1_M_alu_result[3] );


--FC1L4 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error~53 at LCCOMB_X30_Y13_N20
FC1L4 = AMPP_FUNCTION(!PC1L191, !PC1L96Q, !H1_M_st_data[1], !CC1L91);


--NC1_MonDReg[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0] at LCFF_X32_Y11_N1
NC1_MonDReg[0] = AMPP_FUNCTION(VD1L2, NC1L51, PC1L72Q, !D1L3, NC1L66, PC1L291, NC1L41);


--KD1_safe_q[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[0] at LCFF_X23_Y11_N1
KD1_safe_q[0] = DFFEAS(KD1_counter_comb_bita0, GLOBAL(VD1L2),  ,  , GD1L1,  ,  ,  ,  );


--J1L742 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[16]~1361 at LCCOMB_X24_Y12_N22
J1L742 = BB1_za_data[16] & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !R1_read_0 & (KD2_safe_q[0]) # R1_read_0 & KD1_safe_q[0] ) # !BB1_za_data[16] & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 & (!R1_read_0 & (KD2_safe_q[0]) # R1_read_0 & KD1_safe_q[0]) ) # BB1_za_data[16] & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # !BB1_za_data[16] & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 );


--NC1_MonDReg[16] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[16] at LCFF_X32_Y13_N7
NC1_MonDReg[16] = AMPP_FUNCTION(VD1L2, NC1L04, PC1L95Q, !D1L3, NC1L66, PC1L291, NC1L41);


--H1_i_readdata_d1[6] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[6] at LCFF_X23_Y21_N5
H1_i_readdata_d1[6] = AMPP_FUNCTION(VD1L2, K1L24, E1L4);


--H1_i_readdata_d1[21] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[21] at LCFF_X29_Y13_N31
H1_i_readdata_d1[21] = AMPP_FUNCTION(VD1L2, K1L78, E1L4);


--F1L1 is std_2s60:inst|button_pio:the_button_pio|always1~26 at LCCOMB_X23_Y22_N16
F1L1 = FB1L072 & G1L2 & ( H1_M_alu_result[3] & H1_M_alu_result[6] & !H1_M_alu_result[4] );


--F1L2 is std_2s60:inst|button_pio:the_button_pio|always1~27 at LCCOMB_X23_Y22_N0
F1L2 = !H1_M_alu_result[2] & F1L1;


--F1_d1_data_in[2] is std_2s60:inst|button_pio:the_button_pio|d1_data_in[2] at LCFF_X25_Y22_N19
F1_d1_data_in[2] = DFFEAS(F1L7, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--F1_d2_data_in[2] is std_2s60:inst|button_pio:the_button_pio|d2_data_in[2] at LCFF_X24_Y15_N23
F1_d2_data_in[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , F1_d1_data_in[2],  ,  , VCC);


--F1L91 is std_2s60:inst|button_pio:the_button_pio|edge_capture~108 at LCCOMB_X24_Y15_N12
F1L91 = F1_edge_capture[2] & F1L1 & ( !H1_M_alu_result[2] ) # !F1_edge_capture[2] & F1L1 & ( !H1_M_alu_result[2] & (!F1_d2_data_in[2] $ !F1_d1_data_in[2]) ) # F1_edge_capture[2] & !F1L1 # !F1_edge_capture[2] & !F1L1 & ( !F1_d2_data_in[2] $ !F1_d1_data_in[2] );


--F1_d1_data_in[3] is std_2s60:inst|button_pio:the_button_pio|d1_data_in[3] at LCFF_X24_Y22_N7
F1_d1_data_in[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , USER_PB[3],  ,  , VCC);


--F1_d2_data_in[3] is std_2s60:inst|button_pio:the_button_pio|d2_data_in[3] at LCFF_X24_Y22_N15
F1_d2_data_in[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , F1_d1_data_in[3],  ,  , VCC);


--F1L02 is std_2s60:inst|button_pio:the_button_pio|edge_capture~109 at LCCOMB_X24_Y22_N8
F1L02 = F1_edge_capture[3] & F1L1 & ( !H1_M_alu_result[2] ) # !F1_edge_capture[3] & F1L1 & ( !H1_M_alu_result[2] & (!F1_d1_data_in[3] $ !F1_d2_data_in[3]) ) # F1_edge_capture[3] & !F1L1 # !F1_edge_capture[3] & !F1L1 & ( !F1_d1_data_in[3] $ !F1_d2_data_in[3] );


--F1_d1_data_in[0] is std_2s60:inst|button_pio:the_button_pio|d1_data_in[0] at LCFF_X24_Y22_N23
F1_d1_data_in[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , USER_PB[0],  ,  , VCC);


--F1_d2_data_in[0] is std_2s60:inst|button_pio:the_button_pio|d2_data_in[0] at LCFF_X24_Y22_N11
F1_d2_data_in[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , F1_d1_data_in[0],  ,  , VCC);


--F1L12 is std_2s60:inst|button_pio:the_button_pio|edge_capture~110 at LCCOMB_X24_Y22_N20
F1L12 = F1_edge_capture[0] & H1_M_alu_result[2] & ( !F1L1 ) # !F1_edge_capture[0] & H1_M_alu_result[2] & ( !F1L1 & (!F1_d1_data_in[0] $ !F1_d2_data_in[0]) ) # F1_edge_capture[0] & !H1_M_alu_result[2] # !F1_edge_capture[0] & !H1_M_alu_result[2] & ( !F1_d1_data_in[0] $ !F1_d2_data_in[0] );


--F1_d1_data_in[1] is std_2s60:inst|button_pio:the_button_pio|d1_data_in[1] at LCFF_X24_Y22_N31
F1_d1_data_in[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , USER_PB[1],  ,  , VCC);


--F1_d2_data_in[1] is std_2s60:inst|button_pio:the_button_pio|d2_data_in[1] at LCFF_X23_Y22_N23
F1_d2_data_in[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , F1_d1_data_in[1],  ,  , VCC);


--F1L22 is std_2s60:inst|button_pio:the_button_pio|edge_capture~111 at LCCOMB_X23_Y22_N30
F1L22 = F1_edge_capture[1] & F1L1 & ( !H1_M_alu_result[2] ) # !F1_edge_capture[1] & F1L1 & ( !H1_M_alu_result[2] & (!F1_d1_data_in[1] $ !F1_d2_data_in[1]) ) # F1_edge_capture[1] & !F1L1 # !F1_edge_capture[1] & !F1L1 & ( !F1_d1_data_in[1] $ !F1_d2_data_in[1] );


--J1L852 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[27]~1362 at LCCOMB_X28_Y12_N24
J1L852 = CB1_cpu_data_master_requests_sdram_s1 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & BB1_za_data[27] ) # !CB1_cpu_data_master_requests_sdram_s1 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave );


--NC1_MonDReg[27] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[27] at LCFF_X32_Y11_N27
NC1_MonDReg[27] = AMPP_FUNCTION(VD1L2, NC1L47, !D1L3, NC1L41);


--J1L242 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[11]~1363 at LCCOMB_X26_Y12_N16
J1L242 = BB1_za_data[11] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave ) # !BB1_za_data[11] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !CB1_cpu_data_master_requests_sdram_s1 );


--P1_period_l_register[11] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[11] at LCFF_X23_Y30_N29
P1_period_l_register[11] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, H1_M_st_data[11],  ,  , VCC);


--P1_period_h_register[11] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[11] at LCFF_X24_Y30_N5
P1_period_h_register[11] = DFFEAS(P1L352, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L013 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[11]~824 at LCCOMB_X24_Y28_N22
P1L013 = RD1L03 & ( !H1_M_alu_result[2] & (P1_period_l_register[11]) # H1_M_alu_result[2] & P1_period_h_register[11] );


--P1_counter_snapshot[27] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[27] at LCFF_X23_Y25_N19
P1_counter_snapshot[27] = DFFEAS(P1L881, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633,  ,  ,  ,  );


--P1_counter_snapshot[11] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[11] at LCFF_X24_Y25_N21
P1_counter_snapshot[11] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[11],  ,  , VCC);


--P1_read_mux_out[11] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[11] at LCCOMB_X25_Y25_N26
P1_read_mux_out[11] = DB1L2 & P1L013 # !DB1L2 & P1L013 # DB1L2 & !P1L013 & ( P1_counter_snapshot[27] & RD1L13 # P1_counter_snapshot[11] ) # !DB1L2 & !P1L013 & ( P1_counter_snapshot[27] & RD1L13 );


--FB1_period_l_register[11] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[11] at LCFF_X25_Y28_N19
FB1_period_l_register[11] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, H1_M_st_data[11],  ,  , VCC);


--FB1_period_h_register[11] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[11] at LCFF_X25_Y29_N25
FB1_period_h_register[11] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[11],  ,  , VCC);


--FB1L892 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[11]~824 at LCCOMB_X25_Y28_N18
FB1L892 = FB1_period_l_register[11] & ( RD1L03 & (!H1_M_alu_result[2] # FB1_period_h_register[11]) ) # !FB1_period_l_register[11] & ( FB1_period_h_register[11] & H1_M_alu_result[2] & RD1L03 );


--FB1_counter_snapshot[27] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[27] at LCFF_X26_Y30_N21
FB1_counter_snapshot[27] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[27],  ,  , VCC);


--FB1_counter_snapshot[11] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[11] at LCFF_X25_Y28_N3
FB1_counter_snapshot[11] = DFFEAS(FB1L661, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423,  ,  ,  ,  );


--FB1_read_mux_out[11] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[11] at LCCOMB_X25_Y27_N22
FB1_read_mux_out[11] = FB1_counter_snapshot[27] & ( DB1L2 & FB1_counter_snapshot[11] # FB1L892 # RD1L13 ) # !FB1_counter_snapshot[27] & ( DB1L2 & FB1_counter_snapshot[11] # FB1L892 );


--NC1_MonDReg[11] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[11] at LCFF_X32_Y11_N3
NC1_MonDReg[11] = AMPP_FUNCTION(VD1L2, NC1L57, !D1L3, NC1L41);


--FB1_counter_snapshot[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[3] at LCFF_X25_Y28_N1
FB1_counter_snapshot[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[3],  ,  , VCC);


--FB1_counter_snapshot[19] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[19] at LCFF_X25_Y28_N17
FB1_counter_snapshot[19] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[19],  ,  , VCC);


--FB1_period_l_register[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[3] at LCFF_X25_Y28_N29
FB1_period_l_register[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, H1_M_st_data[3],  ,  , VCC);


--FB1_control_register[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|control_register[3] at LCFF_X25_Y29_N29
FB1_control_register[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_control_wr_strobe, H1_M_st_data[3],  ,  , VCC);


--FB1_period_h_register[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[3] at LCFF_X25_Y29_N27
FB1_period_h_register[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[3],  ,  , VCC);


--FB1L282 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[3]~825 at LCCOMB_X25_Y29_N28
FB1L282 = FB1_control_register[3] & H1_M_alu_result[2] & ( !H1_M_alu_result[4] & (!H1_M_alu_result[3] # FB1_period_h_register[3]) ) # !FB1_control_register[3] & H1_M_alu_result[2] & ( H1_M_alu_result[3] & !H1_M_alu_result[4] & FB1_period_h_register[3] ) # FB1_control_register[3] & !H1_M_alu_result[2] & ( H1_M_alu_result[3] & !H1_M_alu_result[4] & FB1_period_l_register[3] ) # !FB1_control_register[3] & !H1_M_alu_result[2] & ( H1_M_alu_result[3] & !H1_M_alu_result[4] & FB1_period_l_register[3] );


--FB1_read_mux_out[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[3] at LCCOMB_X25_Y27_N14
FB1_read_mux_out[3] = FB1_counter_snapshot[19] & ( DB1L2 & FB1_counter_snapshot[3] # FB1L282 # RD1L13 ) # !FB1_counter_snapshot[19] & ( DB1L2 & FB1_counter_snapshot[3] # FB1L282 );


--P1_counter_snapshot[3] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[3] at LCFF_X23_Y25_N1
P1_counter_snapshot[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[3],  ,  , VCC);


--P1_counter_snapshot[19] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[19] at LCFF_X24_Y25_N17
P1_counter_snapshot[19] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[19],  ,  , VCC);


--P1_period_l_register[3] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[3] at LCFF_X25_Y27_N5
P1_period_l_register[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, H1_M_st_data[3],  ,  , VCC);


--P1_control_register[3] is std_2s60:inst|high_res_timer:the_high_res_timer|control_register[3] at LCFF_X24_Y26_N5
P1_control_register[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_control_wr_strobe, H1_M_st_data[3],  ,  , VCC);


--P1_period_h_register[3] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[3] at LCFF_X23_Y30_N15
P1_period_h_register[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe, H1_M_st_data[3],  ,  , VCC);


--P1L492 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[3]~825 at LCCOMB_X24_Y26_N4
P1L492 = P1_control_register[3] & H1_M_alu_result[3] & ( !H1_M_alu_result[4] & (!H1_M_alu_result[2] & (P1_period_l_register[3]) # H1_M_alu_result[2] & P1_period_h_register[3]) ) # !P1_control_register[3] & H1_M_alu_result[3] & ( !H1_M_alu_result[4] & (!H1_M_alu_result[2] & (P1_period_l_register[3]) # H1_M_alu_result[2] & P1_period_h_register[3]) ) # P1_control_register[3] & !H1_M_alu_result[3] & ( H1_M_alu_result[2] & !H1_M_alu_result[4] );


--P1_read_mux_out[3] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[3] at LCCOMB_X24_Y26_N0
P1_read_mux_out[3] = P1_counter_snapshot[19] & ( P1_counter_snapshot[3] & DB1L2 # P1L492 # RD1L13 ) # !P1_counter_snapshot[19] & ( P1_counter_snapshot[3] & DB1L2 # P1L492 );


--F1L23 is std_2s60:inst|button_pio:the_button_pio|read_mux_out[3]~379 at LCCOMB_X24_Y22_N16
F1L23 = H1_M_alu_result[2] & ( F1_edge_capture[3] & H1_M_alu_result[3] ) # !H1_M_alu_result[2] & ( !H1_M_alu_result[3] & (USER_PB[3]) # H1_M_alu_result[3] & F1_irq_mask[3] );


--SD1_rx_data[3] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[3] at LCFF_X28_Y29_N3
SD1_rx_data[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1_got_new_char, SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4],  ,  , VCC);


--RD1_control_reg[3] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[3] at LCFF_X27_Y28_N23
RD1_control_reg[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L31, H1_M_st_data[3],  ,  , VCC);


--RD1L24 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[3]~480 at LCCOMB_X27_Y28_N22
RD1L24 = H1_M_alu_result[2] & ( RD1L03 & RD1_control_reg[3] ) # !H1_M_alu_result[2] & ( RD1L03 & SD1_rx_overrun );


--RD1_selected_read_data[3] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[3] at LCCOMB_X27_Y29_N2
RD1_selected_read_data[3] = RD1L24 # !RD1L24 & ( !RD1L33 & RD1L23 & RD1_tx_data[3] # RD1L33 & (RD1L23 & RD1_tx_data[3] # SD1_rx_data[3]) );


--J1L432 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[3]~1364 at LCCOMB_X25_Y13_N20
J1L432 = S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & R1_read_0 & ( LD1_q_b[3] & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[3]) ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & R1_read_0 & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[3] ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !R1_read_0 & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[3] );


--NC1_MonDReg[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[3] at LCFF_X33_Y11_N29
NC1_MonDReg[3] = AMPP_FUNCTION(VD1L2, NC1L67, !D1L3, NC1L41);


--KD2_safe_q[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[3] at LCFF_X25_Y12_N23
KD2_safe_q[3] = DFFEAS(KD2_counter_comb_bita3, GLOBAL(VD1L2),  ,  , GD2L1,  ,  ,  ,  );


--R1L02 is std_2s60:inst|jtag_uart:the_jtag_uart|add~323 at LCCOMB_X25_Y12_N6
R1L02_adder_eqn = ( GND ) + ( !KD2_safe_q[3] ) + ( R1L71 );
R1L02 = SUM(R1L02_adder_eqn);

--R1L12 is std_2s60:inst|jtag_uart:the_jtag_uart|add~324 at LCCOMB_X25_Y12_N6
R1L12_adder_eqn = ( GND ) + ( !KD2_safe_q[3] ) + ( R1L71 );
R1L12 = CARRY(R1L12_adder_eqn);


--KD1_safe_q[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[3] at LCFF_X23_Y11_N7
KD1_safe_q[3] = DFFEAS(KD1_counter_comb_bita3, GLOBAL(VD1L2),  ,  , GD1L1,  ,  ,  ,  );


--J1L052 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[19]~1365 at LCCOMB_X28_Y11_N10
J1L052 = R1L02 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !R1_read_0 & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[19]) # R1_read_0 & KD1_safe_q[3] & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[19]) ) # !R1L02 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( R1_read_0 & KD1_safe_q[3] & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[19]) ) # R1L02 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[19] ) # !R1L02 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[19] );


--NC1_MonDReg[19] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[19] at LCFF_X32_Y13_N13
NC1_MonDReg[19] = AMPP_FUNCTION(VD1L2, NC1L54, PC1L56Q, !D1L3, NC1L66, PC1L291, NC1L41);


--H1_i_readdata_d1[9] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[9] at LCFF_X23_Y19_N19
H1_i_readdata_d1[9] = AMPP_FUNCTION(VD1L2, K1L15, E1L4);


--P1L382 is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_wr_strobe~26 at LCCOMB_X25_Y21_N26
P1L382 = G1L2 & ( FB1L072 & !H1_M_alu_result[6] );


--P1_delayed_unxcounter_is_zeroxx0 is std_2s60:inst|high_res_timer:the_high_res_timer|delayed_unxcounter_is_zeroxx0 at LCFF_X24_Y25_N7
P1_delayed_unxcounter_is_zeroxx0 = DFFEAS(P1_counter_is_zero, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--P1_internal_counter[19] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[19] at LCFF_X23_Y27_N7
P1_internal_counter[19] = DFFEAS(P1L87, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[3],  ,  , P1L031);


--P1_internal_counter[6] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[6] at LCFF_X23_Y28_N13
P1_internal_counter[6] = DFFEAS(P1L62, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_l_register[6],  ,  , P1L031);


--P1_internal_counter[16] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[16] at LCFF_X23_Y26_N1
P1_internal_counter[16] = DFFEAS(P1L232, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921,  ,  ,  ,  );


--P1_internal_counter[30] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[30] at LCFF_X23_Y27_N29
P1_internal_counter[30] = DFFEAS(P1L221, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[14],  ,  , P1L031);


--P1_internal_counter[10] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[10] at LCFF_X24_Y28_N21
P1_internal_counter[10] = DFFEAS(P1L332, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921,  ,  ,  ,  );


--P1_internal_counter[23] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[23] at LCFF_X23_Y27_N15
P1_internal_counter[23] = DFFEAS(P1L49, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[7],  ,  , P1L031);


--P1_internal_counter[22] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[22] at LCFF_X23_Y27_N13
P1_internal_counter[22] = DFFEAS(P1L09, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[6],  ,  , P1L031);


--P1_internal_counter[29] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[29] at LCFF_X23_Y27_N27
P1_internal_counter[29] = DFFEAS(P1L811, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[13],  ,  , P1L031);


--P1L141 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~81 at LCCOMB_X24_Y28_N8
P1L141 = P1_internal_counter[22] & P1_internal_counter[10] # !P1_internal_counter[22] & P1_internal_counter[10] & ( P1_internal_counter[29] # P1_internal_counter[23] ) # P1_internal_counter[22] & !P1_internal_counter[10] # !P1_internal_counter[22] & !P1_internal_counter[10];


--P1L241 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~82 at LCCOMB_X24_Y27_N16
P1L241 = P1_internal_counter[6] & P1L141 # !P1_internal_counter[6] & P1L141 # P1_internal_counter[6] & !P1L141 # !P1_internal_counter[6] & !P1L141 & ( !P1_internal_counter[16] # P1_internal_counter[19] # P1_internal_counter[30] );


--P1_internal_counter[9] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[9] at LCFF_X24_Y28_N27
P1_internal_counter[9] = DFFEAS(P1L432, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921,  ,  ,  ,  );


--P1_internal_counter[13] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[13] at LCFF_X23_Y28_N27
P1_internal_counter[13] = DFFEAS(P1L45, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_l_register[13],  ,  , P1L031);


--P1_internal_counter[4] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[4] at LCFF_X23_Y28_N9
P1_internal_counter[4] = DFFEAS(P1L81, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_l_register[4],  ,  , P1L031);


--P1_internal_counter[3] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[3] at LCFF_X23_Y28_N7
P1_internal_counter[3] = DFFEAS(P1L41, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_l_register[3],  ,  , P1L031);


--P1L341 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~83 at LCCOMB_X24_Y27_N24
P1L341 = P1_internal_counter[13] # !P1_internal_counter[13] & ( !P1_internal_counter[9] # P1_internal_counter[4] # P1_internal_counter[3] );


--P1_internal_counter[26] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[26] at LCFF_X23_Y27_N21
P1_internal_counter[26] = DFFEAS(P1L601, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[10],  ,  , P1L031);


--P1_internal_counter[24] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[24] at LCFF_X23_Y27_N17
P1_internal_counter[24] = DFFEAS(P1L89, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[8],  ,  , P1L031);


--P1_internal_counter[5] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[5] at LCFF_X24_Y27_N1
P1_internal_counter[5] = DFFEAS(P1L532, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921,  ,  ,  ,  );


--P1_internal_counter[11] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[11] at LCFF_X23_Y28_N23
P1_internal_counter[11] = DFFEAS(P1L64, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_l_register[11],  ,  , P1L031);


--P1L441 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~84 at LCCOMB_X24_Y27_N2
P1L441 = P1_internal_counter[26] # !P1_internal_counter[26] & ( !P1_internal_counter[5] # P1_internal_counter[11] # P1_internal_counter[24] );


--P1_internal_counter[21] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[21] at LCFF_X23_Y27_N11
P1_internal_counter[21] = DFFEAS(P1L68, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[5],  ,  , P1L031);


--P1_internal_counter[12] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[12] at LCFF_X23_Y28_N25
P1_internal_counter[12] = DFFEAS(P1L05, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_l_register[12],  ,  , P1L031);


--P1_internal_counter[18] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[18] at LCFF_X23_Y27_N5
P1_internal_counter[18] = DFFEAS(P1L47, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[2],  ,  , P1L031);


--P1_internal_counter[8] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[8] at LCFF_X23_Y28_N17
P1_internal_counter[8] = DFFEAS(P1L43, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_l_register[8],  ,  , P1L031);


--P1_internal_counter[20] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[20] at LCFF_X23_Y27_N9
P1_internal_counter[20] = DFFEAS(P1L28, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[4],  ,  , P1L031);


--P1_internal_counter[28] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[28] at LCFF_X23_Y27_N25
P1_internal_counter[28] = DFFEAS(P1L411, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[12],  ,  , P1L031);


--P1_internal_counter[0] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[0] at LCFF_X23_Y28_N1
P1_internal_counter[0] = DFFEAS(P1L2, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_l_register[0],  ,  , P1L031);


--P1_internal_counter[31] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[31] at LCFF_X23_Y27_N31
P1_internal_counter[31] = DFFEAS(P1L621, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[15],  ,  , P1L031);


--P1L541 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~85 at LCCOMB_X24_Y25_N28
P1L541 = P1_internal_counter[28] # !P1_internal_counter[28] & ( P1_internal_counter[31] # P1_internal_counter[20] # P1_internal_counter[0] );


--P1L641 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~86 at LCCOMB_X24_Y25_N2
P1L641 = P1L541 & P1_internal_counter[21] # !P1L541 & P1_internal_counter[21] # P1L541 & !P1_internal_counter[21] # !P1L541 & !P1_internal_counter[21] & ( P1_internal_counter[8] # P1_internal_counter[18] # P1_internal_counter[12] );


--P1_internal_counter[7] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[7] at LCFF_X24_Y28_N17
P1_internal_counter[7] = DFFEAS(P1L632, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921,  ,  ,  ,  );


--P1_internal_counter[17] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[17] at LCFF_X23_Y27_N3
P1_internal_counter[17] = DFFEAS(P1L07, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[1],  ,  , P1L031);


--P1_internal_counter[14] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[14] at LCFF_X23_Y28_N29
P1_internal_counter[14] = DFFEAS(P1L85, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_l_register[14],  ,  , P1L031);


--P1_internal_counter[2] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[2] at LCFF_X23_Y28_N5
P1_internal_counter[2] = DFFEAS(P1L01, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_l_register[2],  ,  , P1L031);


--P1_internal_counter[15] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[15] at LCFF_X24_Y28_N1
P1_internal_counter[15] = DFFEAS(P1L732, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921,  ,  ,  ,  );


--P1_internal_counter[1] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[1] at LCFF_X23_Y28_N3
P1_internal_counter[1] = DFFEAS(P1L6, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_l_register[1],  ,  , P1L031);


--P1_internal_counter[25] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[25] at LCFF_X23_Y27_N19
P1_internal_counter[25] = DFFEAS(P1L201, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[9],  ,  , P1L031);


--P1_internal_counter[27] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[27] at LCFF_X23_Y27_N23
P1_internal_counter[27] = DFFEAS(P1L011, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L921, P1_period_h_register[11],  ,  , P1L031);


--P1L741 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~87 at LCCOMB_X24_Y27_N8
P1L741 = P1_internal_counter[27] # !P1_internal_counter[27] & ( !P1_internal_counter[15] # P1_internal_counter[1] # P1_internal_counter[25] );


--P1L841 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~88 at LCCOMB_X24_Y27_N30
P1L841 = P1_internal_counter[14] & P1_internal_counter[17] # !P1_internal_counter[14] & P1_internal_counter[17] # P1_internal_counter[14] & !P1_internal_counter[17] # !P1_internal_counter[14] & !P1_internal_counter[17] & ( !P1_internal_counter[7] # P1L741 # P1_internal_counter[2] );


--P1_counter_is_zero is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero at LCCOMB_X24_Y25_N6
P1_counter_is_zero = !P1L641 & ( !P1L341 & !P1L441 & !P1L241 & !P1L841 );


--P1L833 is std_2s60:inst|high_res_timer:the_high_res_timer|timeout_occurred~37 at LCCOMB_X24_Y25_N18
P1L833 = P1_timeout_occurred & P1L382 & ( !RD1L33 ) # !P1_timeout_occurred & P1L382 & ( !P1_delayed_unxcounter_is_zeroxx0 & !RD1L33 & P1_counter_is_zero ) # P1_timeout_occurred & !P1L382 # !P1_timeout_occurred & !P1L382 & ( !P1_delayed_unxcounter_is_zeroxx0 & P1_counter_is_zero );


--P1_control_wr_strobe is std_2s60:inst|high_res_timer:the_high_res_timer|control_wr_strobe at LCCOMB_X24_Y26_N30
P1_control_wr_strobe = P1L382 & ( RD1L23 );


--PC1L121 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[14]~975 at LCCOMB_X33_Y13_N4
PC1L121 = AMPP_FUNCTION(!PC1_ir[0], !PC1_ir[1], !PC1L8);


--PC1L221 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[14]~976 at LCCOMB_X33_Y13_N28
PC1L221 = AMPP_FUNCTION(!PC1_ir[0], !PC1L8);


--PC1L151 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~977 at LCCOMB_X32_Y14_N28
PC1L151 = AMPP_FUNCTION(!PC1L121, !PC1L221, !FC1_monitor_error, !PC1_sr[35]);


--PC1L621 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[16]~978 at LCCOMB_X32_Y14_N2
PC1L621 = AMPP_FUNCTION(!PC1L8, !PC1_ir[0], !PC1_ir[1], !PC1L741);


--D1L73 is sld_hub:sld_hub_inst|process0~0 at LCCOMB_X36_Y14_N12
D1L73 = AMPP_FUNCTION(!AE1_state[2], !A1L8);


--D1L43 is sld_hub:sld_hub_inst|jtag_debug_mode~164 at LCCOMB_X36_Y16_N12
D1L43 = AMPP_FUNCTION(!D1_jtag_debug_mode_usr0, !AE1_state[15], !D1L73, !AE1_state[12], !D1_jtag_debug_mode, !D1_jtag_debug_mode_usr1);


--BE1_dffe1a[1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|dffe1a[1] at LCFF_X34_Y15_N13
BE1_dffe1a[1] = AMPP_FUNCTION(A1L6, BE1_w_anode18w[3], !D1L3, D1L7);


--BE1_dffe1a[2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|dffe1a[2] at LCFF_X34_Y15_N21
BE1_dffe1a[2] = AMPP_FUNCTION(A1L6, BE1_w_anode28w[3], !D1L3, D1L7);


--D1L1 is sld_hub:sld_hub_inst|BROADCAST_ENA~23 at LCCOMB_X36_Y15_N20
D1L1 = AMPP_FUNCTION(!D1_OK_TO_UPDATE_IR_Q, !WD7_Q[0], !BE1_dffe1a[1], !BE1_dffe1a[2], !AE1_state[8]);


--PC1_DRsize.100 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.100 at LCFF_X34_Y14_N13
PC1_DRsize.100 = AMPP_FUNCTION(A1L6, PC1L5, !D1L3, PC1_st_updateir);


--PC1_sr[36] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[36] at LCFF_X33_Y13_N25
PC1_sr[36] = AMPP_FUNCTION(A1L6, PC1L651, !D1L3, PC1L841);


--PC1L69 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1507 at LCCOMB_X32_Y14_N10
PC1L69 = AMPP_FUNCTION(!PC1_ir[1], !PC1L8, !PC1_st_updateir, !PC1_ir[0], !PC1L49);


--PC1_st_updatedr is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updatedr at LCFF_X36_Y13_N27
PC1_st_updatedr = AMPP_FUNCTION(A1L6, PC1L681, PC1L39, A1L01);


--WD3_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1] at LCFF_X33_Y14_N21
WD3_Q[1] = AMPP_FUNCTION(A1L6, WD3L4, !D1L3, D1L9);


--D1L22 is sld_hub:sld_hub_inst|IRF_D[1][1]~36 at LCCOMB_X33_Y14_N30
D1L22 = AMPP_FUNCTION(!WD3_Q[1], !WD5_Q[0], !WD8_Q[1]);


--PC1L9 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|always4~0 at LCCOMB_X33_Y15_N4
PC1L9 = AMPP_FUNCTION(!D1_jtag_debug_mode, !WD5_Q[0], !WD6_Q[0], !D1_jtag_debug_mode_usr1);


--WD3_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0] at LCFF_X33_Y14_N11
WD3_Q[0] = AMPP_FUNCTION(A1L6, WD8_Q[0], !D1L3, GND, D1L9);


--D1L12 is sld_hub:sld_hub_inst|IRF_D[1][0]~37 at LCCOMB_X33_Y14_N14
D1L12 = AMPP_FUNCTION(!WD5_Q[0], !WD3_Q[0], !WD8_Q[0]);


--NC1_MonDReg[20] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[20] at LCFF_X32_Y13_N27
NC1_MonDReg[20] = AMPP_FUNCTION(VD1L2, NC1L74, PC1L76Q, !D1L3, NC1L66, PC1L291, NC1L41);


--DC1_break_readreg[20] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[20] at LCFF_X34_Y13_N21
DC1_break_readreg[20] = AMPP_FUNCTION(VD1L2, PC1L16Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L251 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~979 at LCCOMB_X33_Y13_N18
PC1L251 = AMPP_FUNCTION(!PC1L121, !DC1_break_readreg[20], !NC1_MonDReg[20], !PC1L221, !PC1_sr[22]);


--DC1_break_readreg[19] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[19] at LCFF_X34_Y13_N19
DC1_break_readreg[19] = AMPP_FUNCTION(VD1L2, PC1L95Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L351 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~980 at LCCOMB_X33_Y13_N6
PC1L351 = AMPP_FUNCTION(!NC1_MonDReg[19], !PC1L221, !PC1_sr[21], !PC1L121, !DC1_break_readreg[19]);


--PC1_sr[19] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[19] at LCFF_X33_Y13_N27
PC1_sr[19] = AMPP_FUNCTION(A1L6, PC1L751, !D1L3, PC1L621);


--PC1_sr[18] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[18] at LCFF_X33_Y13_N23
PC1_sr[18] = AMPP_FUNCTION(A1L6, PC1L851, !D1L3, PC1L621);


--BE1_w_anode78w[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|w_anode78w[3] at LCCOMB_X34_Y15_N16
BE1_w_anode78w[3] = AMPP_FUNCTION(!D1_jtag_debug_mode_usr0, !WD8_Q[3], !D1_jtag_debug_mode_usr1, !WD8_Q[1], !WD8_Q[2]);


--D1L63 is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q~0 at LCCOMB_X36_Y15_N14
D1L63 = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !AE1_state[8]);


--D1L83 is sld_hub:sld_hub_inst|process2~0 at LCCOMB_X36_Y15_N0
D1L83 = AMPP_FUNCTION(!AE1_state[4], !AE1_state[8]);


--AE1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] at LCFF_X36_Y14_N13
AE1_state[9] = AMPP_FUNCTION(A1L6, D1L73);


--AE1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2] at LCFF_X37_Y15_N11
AE1_tms_cnt[2] = AMPP_FUNCTION(A1L6, AE1L14, !A1L8);


--AE1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] at LCFF_X37_Y15_N31
AE1_tms_cnt[0] = AMPP_FUNCTION(A1L6, AE1L93);


--AE1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] at LCFF_X37_Y15_N17
AE1_tms_cnt[1] = AMPP_FUNCTION(A1L6, AE1L04, !A1L8);


--AE1L23 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~403 at LCCOMB_X37_Y15_N24
AE1L23 = AMPP_FUNCTION(!AE1_state[9], !A1L8, !AE1_tms_cnt[0], !AE1_tms_cnt[2], !AE1_state[0], !AE1_tms_cnt[1]);


--AE1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] at LCFF_X36_Y15_N7
AE1_state[14] = AMPP_FUNCTION(A1L6, AE1L03);


--AE1L13 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~29 at LCCOMB_X37_Y15_N14
AE1L13 = AMPP_FUNCTION(!AE1_state[14], !AE1_state[12]);


--H1L52 is std_2s60:inst|cpu:the_cpu|D_ctrl_break~14 at LCCOMB_X33_Y23_N16
H1L52 = AMPP_FUNCTION(!H1_D_iw[14], !H1L34, !H1_D_iw[13], !H1_D_iw[16], !H1_D_iw[15]);


--J1L952 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[28]~1366 at LCCOMB_X29_Y11_N30
J1L952 = CB1_cpu_data_master_requests_sdram_s1 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( BB1_za_data[28] ) # !CB1_cpu_data_master_requests_sdram_s1 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave;


--NC1_MonDReg[28] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[28] at LCFF_X33_Y12_N19
NC1_MonDReg[28] = AMPP_FUNCTION(VD1L2, NC1L16, PC1L08Q, !D1L3, NC1L66, PC1L291, NC1L41);


--GD1_b_non_empty is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at LCFF_X23_Y11_N29
GD1_b_non_empty = DFFEAS(GD1L9, GLOBAL(VD1L2),  ,  ,  ,  ,  ,  ,  );


--J1L342 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[12]~1367 at LCCOMB_X24_Y10_N14
J1L342 = BB1_za_data[12] & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( GD1_b_non_empty ) # !BB1_za_data[12] & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 & GD1_b_non_empty ) # BB1_za_data[12] & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # !BB1_za_data[12] & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 );


--P1_period_l_register[12] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[12] at LCFF_X25_Y27_N27
P1_period_l_register[12] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, H1_M_st_data[12],  ,  , VCC);


--P1_period_h_register[12] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[12] at LCFF_X23_Y30_N5
P1_period_h_register[12] = DFFEAS(P1L552, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L213 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[12]~826 at LCCOMB_X25_Y27_N26
P1L213 = H1_M_alu_result[2] & ( RD1L03 & P1_period_h_register[12] ) # !H1_M_alu_result[2] & ( RD1L03 & P1_period_l_register[12] );


--P1_counter_snapshot[28] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[28] at LCFF_X25_Y25_N9
P1_counter_snapshot[28] = DFFEAS(P1L091, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633,  ,  ,  ,  );


--P1_counter_snapshot[12] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[12] at LCFF_X24_Y25_N5
P1_counter_snapshot[12] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[12],  ,  , VCC);


--P1_read_mux_out[12] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[12] at LCCOMB_X25_Y25_N0
P1_read_mux_out[12] = P1L213 & RD1L13 # !P1L213 & RD1L13 & ( P1_counter_snapshot[12] & DB1L2 # P1_counter_snapshot[28] ) # P1L213 & !RD1L13 # !P1L213 & !RD1L13 & ( P1_counter_snapshot[12] & DB1L2 );


--FB1_period_l_register[12] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[12] at LCFF_X25_Y28_N23
FB1_period_l_register[12] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, H1_M_st_data[12],  ,  , VCC);


--FB1_period_h_register[12] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[12] at LCFF_X25_Y29_N23
FB1_period_h_register[12] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[12],  ,  , VCC);


--FB1L003 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[12]~826 at LCCOMB_X25_Y28_N22
FB1L003 = FB1_period_l_register[12] & ( RD1L03 & (!H1_M_alu_result[2] # FB1_period_h_register[12]) ) # !FB1_period_l_register[12] & ( FB1_period_h_register[12] & H1_M_alu_result[2] & RD1L03 );


--FB1_counter_snapshot[28] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[28] at LCFF_X26_Y29_N7
FB1_counter_snapshot[28] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[28],  ,  , VCC);


--FB1_counter_snapshot[12] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[12] at LCFF_X26_Y30_N31
FB1_counter_snapshot[12] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[12],  ,  , VCC);


--FB1_read_mux_out[12] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[12] at LCCOMB_X25_Y27_N30
FB1_read_mux_out[12] = RD1L13 & ( FB1_counter_snapshot[12] & DB1L2 # FB1L003 # FB1_counter_snapshot[28] ) # !RD1L13 & ( FB1_counter_snapshot[12] & DB1L2 # FB1L003 );


--NC1_MonDReg[12] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[12] at LCFF_X32_Y11_N31
NC1_MonDReg[12] = AMPP_FUNCTION(VD1L2, NC1L77, !D1L3, NC1L41);


--SD1_rx_data[4] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[4] at LCFF_X28_Y29_N25
SD1_rx_data[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1_got_new_char, SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5],  ,  , VCC);


--RD1_control_reg[4] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[4] at LCFF_X27_Y28_N19
RD1_control_reg[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L31, H1_M_st_data[4],  ,  , VCC);


--RD1L44 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[4]~481 at LCCOMB_X27_Y28_N18
RD1L44 = RD1_control_reg[4] & RD1L03 & ( TD1_tx_overrun # H1_M_alu_result[2] ) # !RD1_control_reg[4] & RD1L03 & ( !H1_M_alu_result[2] & TD1_tx_overrun );


--RD1_selected_read_data[4] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[4] at LCCOMB_X27_Y29_N24
RD1_selected_read_data[4] = RD1L44 # !RD1L44 & ( !SD1_rx_data[4] & RD1_tx_data[4] & (RD1L23) # SD1_rx_data[4] & (RD1_tx_data[4] & RD1L23 # RD1L33) );


--P1_period_l_register[4] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[4] at LCFF_X26_Y27_N5
P1_period_l_register[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, H1_M_st_data[4],  ,  , VCC);


--P1_period_h_register[4] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[4] at LCFF_X23_Y30_N17
P1_period_h_register[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe, H1_M_st_data[4],  ,  , VCC);


--P1L692 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[4]~827 at LCCOMB_X24_Y29_N12
P1L692 = RD1L03 & ( !H1_M_alu_result[2] & P1_period_l_register[4] # H1_M_alu_result[2] & (P1_period_h_register[4]) );


--P1_counter_snapshot[20] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[20] at LCFF_X24_Y29_N31
P1_counter_snapshot[20] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[20],  ,  , VCC);


--P1_counter_snapshot[4] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[4] at LCFF_X24_Y29_N15
P1_counter_snapshot[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[4],  ,  , VCC);


--P1_read_mux_out[4] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[4] at LCCOMB_X24_Y29_N6
P1_read_mux_out[4] = P1_counter_snapshot[20] & ( DB1L2 & P1_counter_snapshot[4] # P1L692 # RD1L13 ) # !P1_counter_snapshot[20] & ( DB1L2 & P1_counter_snapshot[4] # P1L692 );


--FB1_period_l_register[4] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[4] at LCFF_X25_Y28_N13
FB1_period_l_register[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, H1_M_st_data[4],  ,  , VCC);


--FB1_period_h_register[4] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[4] at LCFF_X25_Y29_N5
FB1_period_h_register[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[4],  ,  , VCC);


--FB1L482 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[4]~827 at LCCOMB_X25_Y28_N12
FB1L482 = FB1_period_l_register[4] & RD1L03 & ( !H1_M_alu_result[2] # FB1_period_h_register[4] ) # !FB1_period_l_register[4] & RD1L03 & ( FB1_period_h_register[4] & H1_M_alu_result[2] );


--FB1_counter_snapshot[20] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[20] at LCFF_X26_Y30_N27
FB1_counter_snapshot[20] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[20],  ,  , VCC);


--FB1_counter_snapshot[4] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[4] at LCFF_X26_Y27_N3
FB1_counter_snapshot[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[4],  ,  , VCC);


--FB1_read_mux_out[4] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[4] at LCCOMB_X25_Y27_N12
FB1_read_mux_out[4] = FB1_counter_snapshot[20] & ( DB1L2 & FB1_counter_snapshot[4] # FB1L482 # RD1L13 ) # !FB1_counter_snapshot[20] & ( DB1L2 & FB1_counter_snapshot[4] # FB1L482 );


--J1L532 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[4]~1368 at LCCOMB_X23_Y18_N14
J1L532 = R1_read_0 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( LD1_q_b[4] & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[4]) ) # R1_read_0 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[4] ) # !R1_read_0 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[4] );


--NC1_MonDReg[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[4] at LCFF_X32_Y11_N9
NC1_MonDReg[4] = AMPP_FUNCTION(VD1L2, NC1L87, !D1L3, NC1L41);


--KD2_safe_q[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[4] at LCFF_X25_Y12_N25
KD2_safe_q[4] = DFFEAS(KD2_counter_comb_bita4, GLOBAL(VD1L2),  ,  , GD2L1,  ,  ,  ,  );


--R1L42 is std_2s60:inst|jtag_uart:the_jtag_uart|add~327 at LCCOMB_X25_Y12_N8
R1L42_adder_eqn = ( !KD2_safe_q[4] ) + ( GND ) + ( R1L12 );
R1L42 = SUM(R1L42_adder_eqn);

--R1L52 is std_2s60:inst|jtag_uart:the_jtag_uart|add~328 at LCCOMB_X25_Y12_N8
R1L52_adder_eqn = ( !KD2_safe_q[4] ) + ( GND ) + ( R1L12 );
R1L52 = CARRY(R1L52_adder_eqn);


--KD1_safe_q[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[4] at LCFF_X23_Y11_N9
KD1_safe_q[4] = DFFEAS(KD1_counter_comb_bita4, GLOBAL(VD1L2),  ,  , GD1L1,  ,  ,  ,  );


--J1L152 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[20]~1369 at LCCOMB_X28_Y12_N4
J1L152 = R1L42 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !KD1_safe_q[4] & !R1_read_0 & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[20]) # KD1_safe_q[4] & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[20]) ) # !R1L42 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( KD1_safe_q[4] & R1_read_0 & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[20]) ) # R1L42 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[20] ) # !R1L42 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[20] );


--H1_i_readdata_d1[10] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[10] at LCFF_X29_Y11_N25
H1_i_readdata_d1[10] = AMPP_FUNCTION(VD1L2, K1L45, E1L4);


--RD1_control_reg[6] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[6] at LCFF_X27_Y29_N29
RD1_control_reg[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L31, H1_M_st_data[6],  ,  , VCC);


--TD1_tx_ready is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_ready at LCFF_X27_Y29_N31
TD1_tx_ready = DFFEAS(TD1L17, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--RD1_control_reg[5] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[5] at LCFF_X26_Y28_N7
RD1_control_reg[5] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L31, H1_M_st_data[5],  ,  , VCC);


--TD1_tx_shift_empty is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_shift_empty at LCFF_X27_Y29_N19
TD1_tx_shift_empty = DFFEAS(TD1L37, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--RD1L61 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~92 at LCCOMB_X27_Y29_N28
RD1L61 = RD1_control_reg[5] & ( !TD1_tx_shift_empty # !TD1_tx_ready & RD1_control_reg[6] ) # !RD1_control_reg[5] & ( !TD1_tx_ready & RD1_control_reg[6] );


--RD1L71 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~93 at LCCOMB_X28_Y28_N28
RD1L71 = RD1_control_reg[1] & RD1_control_reg[2] & ( SD1_break_detect # SD1_framing_error ) # !RD1_control_reg[1] & RD1_control_reg[2] & ( SD1_break_detect ) # RD1_control_reg[1] & !RD1_control_reg[2] & ( SD1_framing_error );


--RD1_control_reg[7] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[7] at LCFF_X27_Y28_N5
RD1_control_reg[7] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , RD1L31, H1_M_st_data[7],  ,  , VCC);


--SD1_rx_char_ready is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_char_ready at LCFF_X26_Y27_N25
SD1_rx_char_ready = DFFEAS(SD1L97, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--RD1L81 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~94 at LCCOMB_X27_Y28_N4
RD1L81 = RD1_control_reg[7] & TD1_tx_overrun & ( SD1_rx_overrun & RD1_control_reg[3] # RD1_control_reg[4] # SD1_rx_char_ready ) # !RD1_control_reg[7] & TD1_tx_overrun & ( SD1_rx_overrun & RD1_control_reg[3] # RD1_control_reg[4] ) # RD1_control_reg[7] & !TD1_tx_overrun & ( SD1_rx_overrun & RD1_control_reg[3] # SD1_rx_char_ready ) # !RD1_control_reg[7] & !TD1_tx_overrun & ( SD1_rx_overrun & RD1_control_reg[3] );


--RD1_qualified_irq is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq at LCCOMB_X27_Y28_N12
RD1_qualified_irq = RD1L71 & RD1L61 # !RD1L71 & RD1L61 # RD1L71 & !RD1L61 # !RD1L71 & !RD1L61 & ( RD1_control_reg[8] & RD1_any_error # RD1L81 );


--J1L062 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[29]~1370 at LCCOMB_X26_Y12_N18
J1L062 = BB1_za_data[29] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave ) # !BB1_za_data[29] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !CB1_cpu_data_master_requests_sdram_s1 );


--NC1_MonDReg[29] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[29] at LCFF_X32_Y11_N17
NC1_MonDReg[29] = AMPP_FUNCTION(VD1L2, NC1L97, !D1L3, NC1L41);


--GD2_b_full is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full at LCFF_X23_Y14_N23
GD2_b_full = DFFEAS(GD2L5, GLOBAL(VD1L2),  ,  ,  ,  ,  ,  ,  );


--J1L442 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[13]~1371 at LCCOMB_X24_Y13_N16
J1L442 = S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !GD2_b_full & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[13]) ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[13] );


--P1_period_l_register[13] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[13] at LCFF_X24_Y29_N29
P1_period_l_register[13] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, H1_M_st_data[13],  ,  , VCC);


--P1_period_h_register[13] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[13] at LCFF_X24_Y30_N1
P1_period_h_register[13] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe, H1_M_st_data[13],  ,  , VCC);


--P1L413 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[13]~828 at LCCOMB_X24_Y29_N28
P1L413 = P1_period_l_register[13] & ( RD1L03 & (!H1_M_alu_result[2] # P1_period_h_register[13]) ) # !P1_period_l_register[13] & ( P1_period_h_register[13] & RD1L03 & H1_M_alu_result[2] );


--P1_counter_snapshot[29] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[29] at LCFF_X24_Y29_N27
P1_counter_snapshot[29] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[29],  ,  , VCC);


--P1_counter_snapshot[13] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[13] at LCFF_X24_Y25_N1
P1_counter_snapshot[13] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[13],  ,  , VCC);


--P1_read_mux_out[13] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[13] at LCCOMB_X24_Y29_N10
P1_read_mux_out[13] = P1L413 & P1_counter_snapshot[29] # !P1L413 & P1_counter_snapshot[29] & ( DB1L2 & P1_counter_snapshot[13] # RD1L13 ) # P1L413 & !P1_counter_snapshot[29] # !P1L413 & !P1_counter_snapshot[29] & ( DB1L2 & P1_counter_snapshot[13] );


--FB1_period_l_register[13] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[13] at LCFF_X24_Y30_N9
FB1_period_l_register[13] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, H1_M_st_data[13],  ,  , VCC);


--FB1_period_h_register[13] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[13] at LCFF_X25_Y29_N15
FB1_period_h_register[13] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[13],  ,  , VCC);


--FB1L203 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[13]~828 at LCCOMB_X24_Y30_N8
FB1L203 = FB1_period_l_register[13] & RD1L03 & ( !H1_M_alu_result[2] # FB1_period_h_register[13] ) # !FB1_period_l_register[13] & RD1L03 & ( FB1_period_h_register[13] & H1_M_alu_result[2] );


--FB1_counter_snapshot[29] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[29] at LCFF_X25_Y28_N15
FB1_counter_snapshot[29] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[29],  ,  , VCC);


--FB1_counter_snapshot[13] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[13] at LCFF_X26_Y29_N11
FB1_counter_snapshot[13] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[13],  ,  , VCC);


--FB1_read_mux_out[13] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[13] at LCCOMB_X24_Y29_N0
FB1_read_mux_out[13] = FB1_counter_snapshot[29] & ( DB1L2 & FB1_counter_snapshot[13] # FB1L203 # RD1L13 ) # !FB1_counter_snapshot[29] & ( DB1L2 & FB1_counter_snapshot[13] # FB1L203 );


--NC1_MonDReg[13] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[13] at LCFF_X32_Y13_N9
NC1_MonDReg[13] = AMPP_FUNCTION(VD1L2, NC1L43, PC1L35Q, !D1L3, NC1L66, PC1L291, NC1L41);


--FB1_period_l_register[5] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[5] at LCFF_X25_Y28_N11
FB1_period_l_register[5] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, FB1L852,  ,  , VCC);


--FB1_period_h_register[5] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[5] at LCFF_X26_Y31_N19
FB1_period_h_register[5] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[5],  ,  , VCC);


--FB1L682 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[5]~829 at LCCOMB_X26_Y31_N18
FB1L682 = FB1_period_h_register[5] & RD1L03 & ( !FB1_period_l_register[5] # H1_M_alu_result[2] ) # !FB1_period_h_register[5] & RD1L03 & ( !H1_M_alu_result[2] & !FB1_period_l_register[5] );


--FB1_counter_snapshot[21] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[21] at LCFF_X26_Y27_N29
FB1_counter_snapshot[21] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[21],  ,  , VCC);


--FB1_counter_snapshot[5] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[5] at LCFF_X26_Y27_N1
FB1_counter_snapshot[5] = DFFEAS(FB1L651, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423,  ,  ,  ,  );


--FB1_read_mux_out[5] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[5] at LCCOMB_X26_Y27_N6
FB1_read_mux_out[5] = FB1L682 # !FB1L682 & ( !RD1L13 & (FB1_counter_snapshot[5] & DB1L2) # RD1L13 & (FB1_counter_snapshot[5] & DB1L2 # FB1_counter_snapshot[21]) );


--SD1_rx_data[5] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[5] at LCFF_X28_Y29_N9
SD1_rx_data[5] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1_got_new_char, SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6],  ,  , VCC);


--RD1L64 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[5]~482 at LCCOMB_X25_Y28_N30
RD1L64 = RD1L03 & ( !H1_M_alu_result[2] & (!TD1_tx_shift_empty) # H1_M_alu_result[2] & RD1_control_reg[5] );


--RD1_selected_read_data[5] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[5] at LCCOMB_X26_Y27_N16
RD1_selected_read_data[5] = RD1L64 & RD1L33 # !RD1L64 & RD1L33 & ( RD1_tx_data[5] & RD1L23 # SD1_rx_data[5] ) # RD1L64 & !RD1L33 # !RD1L64 & !RD1L33 & ( RD1_tx_data[5] & RD1L23 );


--J1L632 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[5]~1372 at LCCOMB_X24_Y15_N18
J1L632 = S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( LD1_q_b[5] & R1_read_0 & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[5]) ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[5] );


--P1_period_l_register[5] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[5] at LCFF_X25_Y27_N1
P1_period_l_register[5] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, FB1L852,  ,  , VCC);


--P1_period_h_register[5] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[5] at LCFF_X23_Y30_N23
P1_period_h_register[5] = DFFEAS(P1L542, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L892 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[5]~829 at LCCOMB_X25_Y27_N0
P1L892 = H1_M_alu_result[2] & ( RD1L03 & P1_period_h_register[5] ) # !H1_M_alu_result[2] & ( RD1L03 & !P1_period_l_register[5] );


--P1_counter_snapshot[21] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[21] at LCFF_X24_Y25_N15
P1_counter_snapshot[21] = DFFEAS(P1L181, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633,  ,  ,  ,  );


--P1_counter_snapshot[5] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[5] at LCFF_X25_Y25_N29
P1_counter_snapshot[5] = DFFEAS(P1L751, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633,  ,  ,  ,  );


--P1_read_mux_out[5] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[5] at LCCOMB_X25_Y27_N6
P1_read_mux_out[5] = P1_counter_snapshot[5] & P1_counter_snapshot[21] & ( P1L892 # RD1L13 # DB1L2 ) # !P1_counter_snapshot[5] & P1_counter_snapshot[21] & ( P1L892 # RD1L13 ) # P1_counter_snapshot[5] & !P1_counter_snapshot[21] & ( P1L892 # DB1L2 ) # !P1_counter_snapshot[5] & !P1_counter_snapshot[21] & ( P1L892 );


--NC1_MonDReg[5] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[5] at LCFF_X32_Y11_N25
NC1_MonDReg[5] = AMPP_FUNCTION(VD1L2, NC1L08, !D1L3, NC1L41);


--KD2_safe_q[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[5] at LCFF_X25_Y12_N27
KD2_safe_q[5] = DFFEAS(KD2_counter_comb_bita5, GLOBAL(VD1L2),  ,  , GD2L1,  ,  ,  ,  );


--R1L82 is std_2s60:inst|jtag_uart:the_jtag_uart|add~331 at LCCOMB_X25_Y12_N10
R1L82_adder_eqn = ( GND ) + ( !KD2_safe_q[5] ) + ( R1L52 );
R1L82 = SUM(R1L82_adder_eqn);

--R1L92 is std_2s60:inst|jtag_uart:the_jtag_uart|add~332 at LCCOMB_X25_Y12_N10
R1L92_adder_eqn = ( GND ) + ( !KD2_safe_q[5] ) + ( R1L52 );
R1L92 = CARRY(R1L92_adder_eqn);


--KD1_safe_q[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[5] at LCFF_X23_Y11_N11
KD1_safe_q[5] = DFFEAS(KD1_counter_comb_bita5, GLOBAL(VD1L2),  ,  , GD1L1,  ,  ,  ,  );


--J1L252 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[21]~1373 at LCCOMB_X24_Y12_N16
J1L252 = R1L82 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !KD1_safe_q[5] & !R1_read_0 & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[21]) # KD1_safe_q[5] & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[21]) ) # !R1L82 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( KD1_safe_q[5] & R1_read_0 & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[21]) ) # R1L82 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[21] ) # !R1L82 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[21] );


--NC1_MonDReg[21] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[21] at LCFF_X32_Y13_N15
NC1_MonDReg[21] = AMPP_FUNCTION(VD1L2, NC1L94, PC1L86Q, !D1L3, NC1L66, PC1L291, NC1L41);


--J1L162 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[30]~1374 at LCCOMB_X25_Y10_N8
J1L162 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[30] );


--NC1_MonDReg[30] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[30] at LCFF_X32_Y13_N5
NC1_MonDReg[30] = AMPP_FUNCTION(VD1L2, NC1L46, PC1L48Q, !D1L3, NC1L66, PC1L291, NC1L41);


--R1_woverflow is std_2s60:inst|jtag_uart:the_jtag_uart|woverflow at LCFF_X24_Y15_N17
R1_woverflow = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , R1L47, GD2_b_full,  ,  , VCC);


--J1L542 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[14]~1375 at LCCOMB_X23_Y16_N24
J1L542 = S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & CB1_cpu_data_master_requests_sdram_s1 & ( R1_woverflow & BB1_za_data[14] ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & CB1_cpu_data_master_requests_sdram_s1 & ( BB1_za_data[14] ) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !CB1_cpu_data_master_requests_sdram_s1 & ( R1_woverflow ) # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & !CB1_cpu_data_master_requests_sdram_s1;


--P1_period_l_register[14] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[14] at LCFF_X24_Y28_N15
P1_period_l_register[14] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, H1_M_st_data[14],  ,  , VCC);


--P1_period_h_register[14] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[14] at LCFF_X24_Y30_N19
P1_period_h_register[14] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe, H1_M_st_data[14],  ,  , VCC);


--P1L613 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[14]~830 at LCCOMB_X24_Y28_N14
P1L613 = RD1L03 & ( !H1_M_alu_result[2] & (P1_period_l_register[14]) # H1_M_alu_result[2] & P1_period_h_register[14] );


--P1_counter_snapshot[30] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[30] at LCFF_X23_Y25_N5
P1_counter_snapshot[30] = DFFEAS(P1L391, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633,  ,  ,  ,  );


--P1_counter_snapshot[14] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[14] at LCFF_X24_Y27_N23
P1_counter_snapshot[14] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[14],  ,  , VCC);


--P1_read_mux_out[14] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[14] at LCCOMB_X24_Y27_N12
P1_read_mux_out[14] = P1_counter_snapshot[14] & P1L613 # !P1_counter_snapshot[14] & P1L613 # P1_counter_snapshot[14] & !P1L613 & ( P1_counter_snapshot[30] & RD1L13 # DB1L2 ) # !P1_counter_snapshot[14] & !P1L613 & ( P1_counter_snapshot[30] & RD1L13 );


--FB1_period_l_register[14] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[14] at LCFF_X24_Y28_N5
FB1_period_l_register[14] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, H1_M_st_data[14],  ,  , VCC);


--FB1_period_h_register[14] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[14] at LCFF_X23_Y29_N31
FB1_period_h_register[14] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[14],  ,  , VCC);


--FB1L403 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[14]~830 at LCCOMB_X24_Y30_N22
FB1L403 = RD1L03 & ( !H1_M_alu_result[2] & (FB1_period_l_register[14]) # H1_M_alu_result[2] & FB1_period_h_register[14] );


--FB1_counter_snapshot[30] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[30] at LCFF_X25_Y28_N7
FB1_counter_snapshot[30] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[30],  ,  , VCC);


--FB1_counter_snapshot[14] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[14] at LCFF_X25_Y28_N25
FB1_counter_snapshot[14] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[14],  ,  , VCC);


--FB1_read_mux_out[14] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[14] at LCCOMB_X24_Y29_N22
FB1_read_mux_out[14] = DB1L2 & ( RD1L13 & FB1_counter_snapshot[30] # FB1_counter_snapshot[14] # FB1L403 ) # !DB1L2 & ( RD1L13 & FB1_counter_snapshot[30] # FB1L403 );


--NC1_MonDReg[14] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[14] at LCFF_X32_Y13_N19
NC1_MonDReg[14] = AMPP_FUNCTION(VD1L2, NC1L63, PC1L55Q, !D1L3, NC1L66, PC1L291, NC1L41);


--FB1_period_l_register[6] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[6] at LCFF_X24_Y30_N3
FB1_period_l_register[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, H1_M_st_data[6],  ,  , VCC);


--FB1_period_h_register[6] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[6] at LCFF_X23_Y29_N27
FB1_period_h_register[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[6],  ,  , VCC);


--FB1L882 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[6]~831 at LCCOMB_X24_Y30_N2
FB1L882 = FB1_period_l_register[6] & ( RD1L03 & (!H1_M_alu_result[2] # FB1_period_h_register[6]) ) # !FB1_period_l_register[6] & ( H1_M_alu_result[2] & FB1_period_h_register[6] & RD1L03 );


--FB1_counter_snapshot[22] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[22] at LCFF_X26_Y29_N21
FB1_counter_snapshot[22] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[22],  ,  , VCC);


--FB1_counter_snapshot[6] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[6] at LCFF_X26_Y30_N3
FB1_counter_snapshot[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[6],  ,  , VCC);


--FB1_read_mux_out[6] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[6] at LCCOMB_X24_Y29_N16
FB1_read_mux_out[6] = FB1_counter_snapshot[6] & FB1L882 # !FB1_counter_snapshot[6] & FB1L882 # FB1_counter_snapshot[6] & !FB1L882 & ( FB1_counter_snapshot[22] & RD1L13 # DB1L2 ) # !FB1_counter_snapshot[6] & !FB1L882 & ( FB1_counter_snapshot[22] & RD1L13 );


--J1L732 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[6]~1376 at LCCOMB_X24_Y12_N30
J1L732 = BB1_za_data[6] & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( R1_read_0 & LD1_q_b[6] ) # !BB1_za_data[6] & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 & R1_read_0 & LD1_q_b[6] ) # BB1_za_data[6] & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # !BB1_za_data[6] & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 );


--P1_period_l_register[6] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[6] at LCFF_X24_Y30_N27
P1_period_l_register[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, H1_M_st_data[6],  ,  , VCC);


--P1_period_h_register[6] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[6] at LCFF_X24_Y30_N7
P1_period_h_register[6] = DFFEAS(P1L742, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L003 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[6]~831 at LCCOMB_X24_Y30_N26
P1L003 = P1_period_l_register[6] & RD1L03 & ( !H1_M_alu_result[2] # P1_period_h_register[6] ) # !P1_period_l_register[6] & RD1L03 & ( P1_period_h_register[6] & H1_M_alu_result[2] );


--P1_counter_snapshot[22] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[22] at LCFF_X24_Y29_N19
P1_counter_snapshot[22] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[22],  ,  , VCC);


--P1_counter_snapshot[6] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[6] at LCFF_X24_Y29_N21
P1_counter_snapshot[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[6],  ,  , VCC);


--P1_read_mux_out[6] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[6] at LCCOMB_X24_Y29_N2
P1_read_mux_out[6] = P1_counter_snapshot[6] & ( RD1L13 & P1_counter_snapshot[22] # P1L003 # DB1L2 ) # !P1_counter_snapshot[6] & ( RD1L13 & P1_counter_snapshot[22] # P1L003 );


--SD1_rx_data[6] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[6] at LCFF_X28_Y29_N19
SD1_rx_data[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1_got_new_char, SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7],  ,  , VCC);


--RD1L84 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[6]~483 at LCCOMB_X27_Y29_N12
RD1L84 = H1_M_alu_result[2] & ( RD1L03 & RD1_control_reg[6] ) # !H1_M_alu_result[2] & ( !TD1_tx_ready & RD1L03 );


--RD1_selected_read_data[6] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[6] at LCCOMB_X27_Y29_N8
RD1_selected_read_data[6] = RD1L84 & RD1L23 # !RD1L84 & RD1L23 & ( SD1_rx_data[6] & RD1L33 # RD1_tx_data[6] ) # RD1L84 & !RD1L23 # !RD1L84 & !RD1L23 & ( SD1_rx_data[6] & RD1L33 );


--NC1_MonDReg[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[6] at LCFF_X33_Y12_N29
NC1_MonDReg[6] = AMPP_FUNCTION(VD1L2, NC1L32, PC1L93Q, !D1L3, NC1L66, PC1L291, NC1L41);


--R1L23 is std_2s60:inst|jtag_uart:the_jtag_uart|add~335 at LCCOMB_X25_Y12_N12
R1L23_adder_eqn = ( VCC ) + ( !GD2_b_full ) + ( R1L92 );
R1L23 = SUM(R1L23_adder_eqn);


--GD1_b_full is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full at LCFF_X23_Y11_N27
GD1_b_full = DFFEAS(GD1L7, GLOBAL(VD1L2),  ,  ,  ,  ,  ,  ,  );


--J1L352 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[22]~1377 at LCCOMB_X24_Y12_N2
J1L352 = R1_read_0 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( GD1_b_full & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[22]) ) # !R1_read_0 & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( R1L23 & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[22]) ) # R1_read_0 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[22] ) # !R1_read_0 & !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[22] );


--NC1_MonDReg[22] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[22] at LCFF_X32_Y13_N11
NC1_MonDReg[22] = AMPP_FUNCTION(VD1L2, NC1L15, PC1L96Q, !D1L3, NC1L66, PC1L291, NC1L41);


--J1L262 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[31]~1378 at LCCOMB_X28_Y12_N18
J1L262 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & ( !CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[31] );


--NC1_MonDReg[31] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[31] at LCFF_X33_Y12_N7
NC1_MonDReg[31] = AMPP_FUNCTION(VD1L2, NC1L76, PC1L68Q, !D1L3, NC1L66, PC1L291, NC1L41);


--R1_rvalid is std_2s60:inst|jtag_uart:the_jtag_uart|rvalid at LCFF_X27_Y14_N7
R1_rvalid = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , R1L27, GD1_b_non_empty,  ,  , VCC);


--J1L642 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[15]~1379 at LCCOMB_X25_Y16_N0
J1L642 = BB1_za_data[15] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_rvalid ) # !BB1_za_data[15] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_rvalid) );


--P1_period_l_register[15] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[15] at LCFF_X24_Y28_N19
P1_period_l_register[15] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe, P1L182,  ,  , VCC);


--P1_period_h_register[15] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[15] at LCFF_X23_Y30_N3
P1_period_h_register[15] = DFFEAS(P1L952, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L813 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[15]~832 at LCCOMB_X24_Y28_N18
P1L813 = RD1L03 & ( !H1_M_alu_result[2] & (!P1_period_l_register[15]) # H1_M_alu_result[2] & P1_period_h_register[15] );


--P1_counter_snapshot[31] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[31] at LCFF_X23_Y25_N9
P1_counter_snapshot[31] = DFFEAS(P1L591, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633,  ,  ,  ,  );


--P1_counter_snapshot[15] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[15] at LCFF_X24_Y25_N3
P1_counter_snapshot[15] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1L371,  ,  , VCC);


--P1_read_mux_out[15] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[15] at LCCOMB_X23_Y26_N18
P1_read_mux_out[15] = RD1L13 & P1L813 # !RD1L13 & P1L813 # RD1L13 & !P1L813 & ( P1_counter_snapshot[15] & DB1L2 # P1_counter_snapshot[31] ) # !RD1L13 & !P1L813 & ( P1_counter_snapshot[15] & DB1L2 );


--FB1_period_l_register[15] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[15] at LCFF_X24_Y28_N23
FB1_period_l_register[15] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, P1L182,  ,  , VCC);


--FB1_period_h_register[15] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[15] at LCFF_X26_Y31_N13
FB1_period_h_register[15] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe, H1_M_st_data[15],  ,  , VCC);


--FB1L603 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[15]~832 at LCCOMB_X26_Y31_N12
FB1L603 = FB1_period_h_register[15] & RD1L03 & ( !FB1_period_l_register[15] # H1_M_alu_result[2] ) # !FB1_period_h_register[15] & RD1L03 & ( !FB1_period_l_register[15] & !H1_M_alu_result[2] );


--FB1_counter_snapshot[31] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[31] at LCFF_X26_Y30_N17
FB1_counter_snapshot[31] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[31],  ,  , VCC);


--FB1_counter_snapshot[15] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[15] at LCFF_X27_Y30_N9
FB1_counter_snapshot[15] = DFFEAS(FB1L171, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423,  ,  ,  ,  );


--FB1_read_mux_out[15] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[15] at LCCOMB_X26_Y30_N22
FB1_read_mux_out[15] = RD1L13 & ( FB1_counter_snapshot[15] & DB1L2 # FB1L603 # FB1_counter_snapshot[31] ) # !RD1L13 & ( FB1_counter_snapshot[15] & DB1L2 # FB1L603 );


--NC1_MonDReg[15] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[15] at LCFF_X32_Y13_N17
NC1_MonDReg[15] = AMPP_FUNCTION(VD1L2, NC1L83, PC1L75Q, !D1L3, NC1L66, PC1L291, NC1L41);


--P1_period_l_register[7] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[7] at LCFF_X24_Y28_N13
P1_period_l_register[7] = DFFEAS(P1L072, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[7] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[7] at LCFF_X24_Y30_N29
P1_period_h_register[7] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1_period_h_wr_strobe, H1_M_st_data[7],  ,  , VCC);


--P1L203 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[7]~833 at LCCOMB_X24_Y28_N28
P1L203 = RD1L03 & ( !H1_M_alu_result[2] & !P1_period_l_register[7] # H1_M_alu_result[2] & (P1_period_h_register[7]) );


--P1_counter_snapshot[23] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[23] at LCFF_X23_Y25_N21
P1_counter_snapshot[23] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633, P1_internal_counter[23],  ,  , VCC);


--P1_counter_snapshot[7] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[7] at LCFF_X23_Y25_N31
P1_counter_snapshot[7] = DFFEAS(P1L061, GLOBAL(VD1L2), !GLOBAL(E1L4),  , P1L633,  ,  ,  ,  );


--P1_read_mux_out[7] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[7] at LCCOMB_X23_Y25_N14
P1_read_mux_out[7] = P1L203 & P1_counter_snapshot[7] # !P1L203 & P1_counter_snapshot[7] & ( RD1L13 & P1_counter_snapshot[23] # DB1L2 ) # P1L203 & !P1_counter_snapshot[7] # !P1L203 & !P1_counter_snapshot[7] & ( RD1L13 & P1_counter_snapshot[23] );


--SD1_rx_data[7] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[7] at LCFF_X27_Y30_N5
SD1_rx_data[7] = DFFEAS(SD1L98, GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1_got_new_char,  ,  ,  ,  );


--RD1L05 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[7]~484 at LCCOMB_X26_Y27_N22
RD1L05 = RD1L03 & ( !H1_M_alu_result[2] & (SD1_rx_char_ready) # H1_M_alu_result[2] & RD1_control_reg[7] );


--RD1_selected_read_data[7] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[7] at LCCOMB_X26_Y27_N8
RD1_selected_read_data[7] = RD1L05 # !RD1L05 & ( !SD1_rx_data[7] & RD1L23 & RD1_tx_data[7] # SD1_rx_data[7] & (RD1L23 & RD1_tx_data[7] # RD1L33) );


--FB1_period_l_register[7] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[7] at LCFF_X24_Y28_N25
FB1_period_l_register[7] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_l_wr_strobe, P1L072,  ,  , VCC);


--FB1_period_h_register[7] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[7] at LCFF_X23_Y29_N11
FB1_period_h_register[7] = DFFEAS(FB1L142, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L092 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[7]~833 at LCCOMB_X24_Y28_N24
FB1L092 = RD1L03 & ( !H1_M_alu_result[2] & (!FB1_period_l_register[7]) # H1_M_alu_result[2] & FB1_period_h_register[7] );


--FB1_counter_snapshot[23] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[23] at LCFF_X26_Y30_N15
FB1_counter_snapshot[23] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423, FB1_internal_counter[23],  ,  , VCC);


--FB1_counter_snapshot[7] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[7] at LCFF_X26_Y30_N9
FB1_counter_snapshot[7] = DFFEAS(FB1L951, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L423,  ,  ,  ,  );


--FB1_read_mux_out[7] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[7] at LCCOMB_X26_Y30_N4
FB1_read_mux_out[7] = DB1L2 & RD1L13 & ( FB1L092 # FB1_counter_snapshot[7] # FB1_counter_snapshot[23] ) # !DB1L2 & RD1L13 & ( FB1L092 # FB1_counter_snapshot[23] ) # DB1L2 & !RD1L13 & ( FB1L092 # FB1_counter_snapshot[7] ) # !DB1L2 & !RD1L13 & ( FB1L092 );


--J1L832 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[7]~1380 at LCCOMB_X23_Y17_N8
J1L832 = LD1_q_b[7] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0) # CB1_cpu_data_master_requests_sdram_s1 & BB1_za_data[7] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0) ) # !LD1_q_b[7] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[7]) );


--NC1_MonDReg[7] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[7] at LCFF_X32_Y13_N29
NC1_MonDReg[7] = AMPP_FUNCTION(VD1L2, NC1L52, PC1L14Q, !D1L3, NC1L66, PC1L291, NC1L41);


--J1L452 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[23]~1381 at LCCOMB_X26_Y11_N20
J1L452 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[23]);


--NC1_MonDReg[23] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[23] at LCFF_X32_Y13_N1
NC1_MonDReg[23] = AMPP_FUNCTION(VD1L2, NC1L35, PC1L07Q, !D1L3, NC1L66, PC1L291, NC1L41);


--H1_i_readdata_d1[17] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[17] at LCFF_X27_Y11_N9
H1_i_readdata_d1[17] = AMPP_FUNCTION(VD1L2, K1L57, E1L4);


--H1_i_readdata_d1[20] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[20] at LCFF_X29_Y12_N17
H1_i_readdata_d1[20] = AMPP_FUNCTION(VD1L2, K1L48, E1L4);


--H1_i_readdata_d1[19] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[19] at LCFF_X29_Y13_N15
H1_i_readdata_d1[19] = AMPP_FUNCTION(VD1L2, K1L18, E1L4);


--H1_i_readdata_d1[18] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[18] at LCFF_X29_Y11_N13
H1_i_readdata_d1[18] = AMPP_FUNCTION(VD1L2, K1L87, E1L4);


--BB1L87 is std_2s60:inst|sdram:the_sdram|Select~6485 at LCCOMB_X30_Y8_N8
BB1L87 = BB1L67 & ( !BB1L344 & BB1_i_next.111 # BB1_i_state.010 ) # !BB1L67 & ( !BB1L344 & BB1_i_next.111 );


--TD1_baud_rate_counter[2] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[2] at LCFF_X29_Y28_N19
TD1_baud_rate_counter[2] = DFFEAS(TD1L65, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--TD1_baud_rate_counter[4] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[4] at LCFF_X29_Y29_N9
TD1_baud_rate_counter[4] = DFFEAS(TD1L81, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , TD1L14,  );


--TD1_baud_rate_counter[6] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[6] at LCFF_X29_Y29_N29
TD1_baud_rate_counter[6] = DFFEAS(TD1L75, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--TD1_baud_rate_counter[0] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[0] at LCFF_X29_Y29_N1
TD1_baud_rate_counter[0] = DFFEAS(TD1L2, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , TD1L14,  );


--TD1_baud_rate_counter[5] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[5] at LCFF_X29_Y29_N21
TD1_baud_rate_counter[5] = DFFEAS(TD1L85, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--TD1_baud_rate_counter[1] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[1] at LCFF_X29_Y29_N3
TD1_baud_rate_counter[1] = DFFEAS(TD1L6, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , TD1L14,  );


--TD1_baud_rate_counter[9] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[9] at LCFF_X29_Y29_N31
TD1_baud_rate_counter[9] = DFFEAS(TD1L95, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--TD1_baud_rate_counter[8] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[8] at LCFF_X29_Y28_N23
TD1_baud_rate_counter[8] = DFFEAS(TD1L06, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--TD1_baud_rate_counter[3] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[3] at LCFF_X29_Y29_N7
TD1_baud_rate_counter[3] = DFFEAS(TD1L41, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , TD1L14,  );


--TD1_baud_rate_counter[7] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[7] at LCFF_X29_Y29_N15
TD1_baud_rate_counter[7] = DFFEAS(TD1L03, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  , TD1L14,  );


--TD1L55 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter_is_zero~25 at LCCOMB_X29_Y29_N24
TD1L55 = TD1_baud_rate_counter[1] & TD1_baud_rate_counter[5] # !TD1_baud_rate_counter[1] & TD1_baud_rate_counter[5] # TD1_baud_rate_counter[1] & !TD1_baud_rate_counter[5] # !TD1_baud_rate_counter[1] & !TD1_baud_rate_counter[5] & ( TD1_baud_rate_counter[8] # TD1_baud_rate_counter[9] # TD1_baud_rate_counter[7] # TD1_baud_rate_counter[3] );


--TD1_baud_rate_counter_is_zero is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter_is_zero at LCCOMB_X29_Y29_N22
TD1_baud_rate_counter_is_zero = !TD1_baud_rate_counter[2] & ( !TD1_baud_rate_counter[4] & !TD1_baud_rate_counter[0] & !TD1L55 & !TD1_baud_rate_counter[6] );


--RD1L36 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_wr_strobe~11 at LCCOMB_X26_Y28_N16
RD1L36 = LB1_cpu_data_master_qualified_request_uart1_s1 & ( H1_d_write & RD1L23 );


--D1L92 is sld_hub:sld_hub_inst|IRSR_D[4]~30 at LCCOMB_X34_Y15_N0
D1L92 = AMPP_FUNCTION(!AE1_state[4], !WD8_Q[5]);


--BE1_w_anode38w[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|w_anode38w[3] at LCCOMB_X34_Y15_N2
BE1_w_anode38w[3] = AMPP_FUNCTION(!WD8_Q[1], !WD8_Q[3], !D1_jtag_debug_mode_usr0, !D1_jtag_debug_mode_usr1, !WD8_Q[2]);


--D1L82 is sld_hub:sld_hub_inst|IRSR_D[3]~31 at LCCOMB_X34_Y15_N18
D1L82 = AMPP_FUNCTION(!AE1_state[4], !WD8_Q[4]);


--WD4_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[0] at LCFF_X33_Y15_N17
WD4_Q[0] = AMPP_FUNCTION(A1L6, WD4L3, !D1L3, D1L8);


--D1L32 is sld_hub:sld_hub_inst|IRF_D[2][0]~38 at LCCOMB_X33_Y15_N30
D1L32 = AMPP_FUNCTION(!WD4_Q[0], !WD5_Q[0], !WD8_Q[0]);


--PC1L12Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir_out[1]~reg0 at LCFF_X32_Y15_N11
PC1L12Q = AMPP_FUNCTION(A1L6, PC1L22, !D1L3);


--A1L811 is rtl~6 at LCCOMB_X34_Y15_N22
A1L811 = !D1L02 & ( PC1L12Q );


--AE1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11] at LCFF_X36_Y15_N29
AE1_state[11] = AMPP_FUNCTION(A1L6, AE1L82, A1L8);


--AE1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] at LCFF_X36_Y15_N27
AE1_state[10] = AMPP_FUNCTION(A1L6, AE1L72);


--AE1L33 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~404 at LCCOMB_X36_Y15_N8
AE1L33 = AMPP_FUNCTION(!AE1_state[11], !A1L8, !AE1_state[10]);


--AD1_count[0] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[0] at LCFF_X20_Y17_N29
AD1_count[0] = AMPP_FUNCTION(A1L6, AD1L81, !D1L3, !AE1_state[4], AD1L05);


--AD1L88 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 at LCCOMB_X20_Y13_N26
AD1L88 = AMPP_FUNCTION(!AD1L1, !AD1_count[0], !AE1_state[4], !WD2_Q[0], !AD1_state);


--AD1_rdata[7] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7] at LCFF_X20_Y17_N3
AD1_rdata[7] = AMPP_FUNCTION(VD1L2, AD1L44, E1L4, AD1L62);


--AD1_td_shift[10] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] at LCFF_X20_Y13_N1
AD1_td_shift[10] = AMPP_FUNCTION(A1L6, altera_internal_jtag, !D1L3, !AE1_state[4], GND, AD1L05);


--AD1L87 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~956 at LCCOMB_X20_Y17_N0
AD1L87 = AMPP_FUNCTION(!AD1_td_shift[10], !AD1_rdata[7], !AD1_count[9]);


--AD1L65 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state~79 at LCCOMB_X20_Y13_N10
AD1L65 = AMPP_FUNCTION(!altera_internal_jtag, !AE1_state[3], !WD2_Q[0], !AD1_state, !AE1_state[4]);


--AD1_rvalid0 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid0 at LCFF_X23_Y13_N7
AD1_rvalid0 = AMPP_FUNCTION(VD1L2, AD1L45, E1L4);


--AD1_count[8] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[8] at LCFF_X20_Y13_N31
AD1_count[8] = AMPP_FUNCTION(A1L6, AD1_count[7], !D1L3, !AE1_state[4], GND, AD1L05);


--AD1L15 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rtl~39 at LCCOMB_X20_Y13_N12
AD1L15 = AMPP_FUNCTION(!AD1_count[8], !AE1_state[4], !altera_internal_jtag, !WD2_Q[0], !AD1_state);


--AD1_td_shift[2] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2] at LCFF_X21_Y14_N21
AD1_td_shift[2] = AMPP_FUNCTION(A1L6, AD1L08, !D1L3, AD1L66, AD1L05);


--AD1_write_stalled is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled at LCFF_X23_Y12_N3
AD1_write_stalled = AMPP_FUNCTION(A1L6, AD1L701, !D1L3, AD1L29);


--AD1L97 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~957 at LCCOMB_X21_Y14_N8
AD1L97 = AMPP_FUNCTION(!WD2_Q[0], !AD1_write_stalled, !AD1_td_shift[2], !AD1_count[9], !AE1_state[4]);


--AD1L66 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]~958 at LCCOMB_X21_Y14_N30
AD1L66 = AMPP_FUNCTION(!AE1_state[4], !AD1L56);


--DC1_break_readreg[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[0] at LCFF_X34_Y13_N31
DC1_break_readreg[0] = AMPP_FUNCTION(VD1L2, PC1L32Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L451 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~981 at LCCOMB_X34_Y11_N12
PC1L451 = AMPP_FUNCTION(!PC1_ir[0], !NC1_MonDReg[0], !PC1_ir[1], !DC1_break_readreg[0]);


--PC1_sr[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[2] at LCFF_X34_Y11_N29
PC1_sr[2] = AMPP_FUNCTION(A1L6, PC1L951, PC1_sr[3], !D1L3, PC1L8, PC1L741);


--PC1_st_shiftdr is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_shiftdr at LCFF_X32_Y14_N13
PC1_st_shiftdr = AMPP_FUNCTION(A1L6, PC1L49, !A1L01);


--PC1L51 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|in_between_shiftdr_and_updatedr~6 at LCCOMB_X32_Y14_N20
PC1L51 = AMPP_FUNCTION(!PC1_st_shiftdr, !PC1_in_between_shiftdr_and_updatedr, !PC1_st_updatedr);


--XD1L2 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~77 at LCCOMB_X38_Y14_N16
XD1L2 = AMPP_FUNCTION(!XD1_word_counter[0]);

--XD1L3 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~78 at LCCOMB_X38_Y14_N16
XD1L3 = AMPP_FUNCTION(!XD1_word_counter[0]);


--XD1L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~81 at LCCOMB_X38_Y14_N18
XD1L6 = AMPP_FUNCTION(!XD1_word_counter[1], XD1L3);

--XD1L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~82 at LCCOMB_X38_Y14_N18
XD1L7 = AMPP_FUNCTION(!XD1_word_counter[1], XD1L3);


--XD1L01 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~85 at LCCOMB_X38_Y14_N20
XD1L01 = AMPP_FUNCTION(!XD1_word_counter[2], XD1L7);

--XD1L11 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~86 at LCCOMB_X38_Y14_N20
XD1L11 = AMPP_FUNCTION(!XD1_word_counter[2], XD1L7);


--XD1L41 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~89 at LCCOMB_X38_Y14_N22
XD1L41 = AMPP_FUNCTION(!XD1_word_counter[3], XD1L11);

--XD1L51 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~90 at LCCOMB_X38_Y14_N22
XD1L51 = AMPP_FUNCTION(!XD1_word_counter[3], XD1L11);


--XD1L81 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~93 at LCCOMB_X38_Y14_N24
XD1L81 = AMPP_FUNCTION(!XD1_word_counter[4], XD1L51);


--XD1L32 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|reduce_nor~0 at LCCOMB_X38_Y14_N0
XD1L32 = AMPP_FUNCTION(!XD1_word_counter[3], !XD1_word_counter[1], !XD1_word_counter[2], !XD1_word_counter[4], !XD1_word_counter[0]);


--XD1L62 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~8 at LCCOMB_X36_Y14_N2
XD1L62 = AMPP_FUNCTION(!D1_jtag_debug_mode_usr0, !AE1_state[3], !AE1_state[4]);


--XD1L73 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~393 at LCCOMB_X37_Y14_N16
XD1L73 = AMPP_FUNCTION(!XD1_word_counter[0], !XD1_word_counter[2], !XD1_word_counter[3], !XD1_word_counter[1]);


--XD1_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2] at LCFF_X37_Y14_N9
XD1_WORD_SR[2] = AMPP_FUNCTION(A1L6, XD1L83, XD1_WORD_SR[3], !XD1L22, AE1_state[4], D1L5);


--D1L72 is sld_hub:sld_hub_inst|IRSR_D[2]~32 at LCCOMB_X34_Y15_N10
D1L72 = AMPP_FUNCTION(!WD8_Q[3], !AE1_state[4]);


--AE1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6] at LCFF_X36_Y15_N17
AE1_state[6] = AMPP_FUNCTION(A1L6, AE1L42, A1L8);


--AE1L52 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17 at LCCOMB_X36_Y15_N24
AE1L52 = AMPP_FUNCTION(!A1L8, !AE1_state[6]);


--AE1L32 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14 at LCCOMB_X36_Y15_N30
AE1L32 = AMPP_FUNCTION(!A1L8, !AE1L22);


--AE1L43 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~405 at LCCOMB_X36_Y14_N22
AE1L43 = AMPP_FUNCTION(!AE1_state[1], !AE1_state[8], !AE1_state[15], !A1L8);


--H1L728 is std_2s60:inst|cpu:the_cpu|E_st_data[31]~72 at LCCOMB_X26_Y23_N8
H1L728 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[3], !H1L308, !H1L597, !H1L918);


--H1L628 is std_2s60:inst|cpu:the_cpu|E_st_data[30]~73 at LCCOMB_X26_Y23_N4
H1L628 = AMPP_FUNCTION(!H1L818, !H1L208, !H1L497, !H1_E_iw[3], !H1_E_iw[4]);


--H1L528 is std_2s60:inst|cpu:the_cpu|E_st_data[29]~74 at LCCOMB_X26_Y23_N22
H1L528 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[3], !H1L108, !H1L718, !H1L397);


--H1L428 is std_2s60:inst|cpu:the_cpu|E_st_data[28]~75 at LCCOMB_X26_Y23_N12
H1L428 = AMPP_FUNCTION(!H1L008, !H1L618, !H1_E_iw[4], !H1_E_iw[3], !H1L297);


--H1L328 is std_2s60:inst|cpu:the_cpu|E_st_data[27]~76 at LCCOMB_X26_Y23_N28
H1L328 = AMPP_FUNCTION(!H1L997, !H1_E_iw[4], !H1L518, !H1_E_iw[3], !H1L197);


--H1L228 is std_2s60:inst|cpu:the_cpu|E_st_data[26]~77 at LCCOMB_X26_Y23_N20
H1L228 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[3], !H1L897, !H1L418, !H1L097);


--H1L128 is std_2s60:inst|cpu:the_cpu|E_st_data[25]~78 at LCCOMB_X26_Y23_N0
H1L128 = AMPP_FUNCTION(!H1L797, !H1_E_iw[4], !H1L987, !H1_E_iw[3], !H1L318);


--H1L028 is std_2s60:inst|cpu:the_cpu|E_st_data[24]~79 at LCCOMB_X26_Y23_N18
H1L028 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[3], !H1L218, !H1L887, !H1L697);


--H1L215 is std_2s60:inst|cpu:the_cpu|E_op_bret~36 at LCCOMB_X30_Y22_N14
H1L215 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[5], !H1_E_iw[0], !H1L015);


--H1L083 is std_2s60:inst|cpu:the_cpu|E_ctrl_invalidate_i~88 at LCCOMB_X30_Y22_N24
H1L083 = AMPP_FUNCTION(!H1_E_iw[16], !H1L215, !H1_E_iw[14], !H1_E_iw[15], !H1_E_iw[11], !H1_E_iw[13]);


--H1L0502 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~353 at LCCOMB_X30_Y14_N2
H1L0502 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1L6002, !H1L7002, !H1_ic_fill_valid_bits[5], !H1L5002);


--H1_ic_fill_valid_bits_en is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_en at LCCOMB_X29_Y10_N8
H1_ic_fill_valid_bits_en = AMPP_FUNCTION(!H1L4702, !H1_i_readdatavalid_d1, !H1_D_ic_fill_starting);


--H1_E_ctrl_jmp_indirect is std_2s60:inst|cpu:the_cpu|E_ctrl_jmp_indirect at LCFF_X33_Y23_N31
H1_E_ctrl_jmp_indirect = AMPP_FUNCTION(VD1L2, H1L44, E1L4, H1_M_stall);


--H1_E_ctrl_jmp_direct is std_2s60:inst|cpu:the_cpu|E_ctrl_jmp_direct at LCFF_X30_Y18_N23
H1_E_ctrl_jmp_direct = AMPP_FUNCTION(VD1L2, H1L61, E1L4, H1_M_stall);


--H1L5411 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[0]~210 at LCCOMB_X30_Y20_N0
H1L5411 = AMPP_FUNCTION(!H1_E_ctrl_exception, !H1_E_ctrl_break, !H1_E_hbreak_req);


--H1_E_iw[9] is std_2s60:inst|cpu:the_cpu|E_iw[9] at LCFF_X32_Y25_N5
H1_E_iw[9] = AMPP_FUNCTION(VD1L2, H1L354, E1L4, H1_M_stall);


--H1L4711 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[3]~2532 at LCCOMB_X30_Y20_N8
H1L4711 = AMPP_FUNCTION(!H1_E_iw[9], !H1_E_ctrl_jmp_direct, !H1_E_extra_pc[3], !H1_E_ctrl_jmp_indirect, !H1L775, !H1L5411);


--H1_E_pc[3] is std_2s60:inst|cpu:the_cpu|E_pc[3] at LCFF_X30_Y20_N17
H1_E_pc[3] = AMPP_FUNCTION(VD1L2, H1L125, E1L4, H1_M_stall);


--H1_E_iw[10] is std_2s60:inst|cpu:the_cpu|E_iw[10] at LCFF_X32_Y23_N29
H1_E_iw[10] = AMPP_FUNCTION(VD1L2, H1_D_iw[10], E1L4, GND, H1_M_stall);


--H1L5711 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[4]~2533 at LCCOMB_X30_Y20_N28
H1L5711 = AMPP_FUNCTION(!H1_E_extra_pc[4], !H1_E_ctrl_jmp_direct, !H1_E_iw[10], !H1_E_ctrl_jmp_indirect, !H1L875, !H1L5411);


--H1_E_pc[4] is std_2s60:inst|cpu:the_cpu|E_pc[4] at LCFF_X30_Y20_N15
H1_E_pc[4] = AMPP_FUNCTION(VD1L2, H1_D_pc[4], E1L4, H1_M_stall);


--H1L6711 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[5]~2534 at LCCOMB_X30_Y19_N10
H1L6711 = AMPP_FUNCTION(!H1_E_extra_pc[5], !H1_E_ctrl_jmp_direct, !H1_E_ctrl_jmp_indirect, !H1_E_iw[11], !H1L5411, !H1L975);


--H1_E_pc[5] is std_2s60:inst|cpu:the_cpu|E_pc[5] at LCFF_X30_Y19_N1
H1_E_pc[5] = AMPP_FUNCTION(VD1L2, H1L425, E1L4, H1_M_stall);


--H1L7711 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[6]~2535 at LCCOMB_X30_Y19_N20
H1L7711 = AMPP_FUNCTION(!H1_E_extra_pc[6], !H1_E_ctrl_jmp_direct, !H1L085, !H1_E_ctrl_jmp_indirect, !H1L5411, !H1_E_iw[12]);


--H1_E_pc[6] is std_2s60:inst|cpu:the_cpu|E_pc[6] at LCFF_X30_Y21_N21
H1_E_pc[6] = AMPP_FUNCTION(VD1L2, H1L625, E1L4, H1_M_stall);


--H1L8711 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[7]~2536 at LCCOMB_X33_Y21_N30
H1L8711 = AMPP_FUNCTION(!H1_E_extra_pc[7], !H1_E_iw[13], !H1L185, !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L5411);


--H1_E_pc[7] is std_2s60:inst|cpu:the_cpu|E_pc[7] at LCFF_X32_Y21_N11
H1_E_pc[7] = AMPP_FUNCTION(VD1L2, H1L825, E1L4, H1_M_stall);


--H1L9711 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[8]~2537 at LCCOMB_X33_Y21_N22
H1L9711 = AMPP_FUNCTION(!H1_E_ctrl_jmp_indirect, !H1_E_extra_pc[8], !H1_E_iw[14], !H1_E_ctrl_jmp_direct, !H1L285, !H1L5411);


--H1_E_pc[8] is std_2s60:inst|cpu:the_cpu|E_pc[8] at LCFF_X32_Y22_N15
H1_E_pc[8] = AMPP_FUNCTION(VD1L2, H1L035, E1L4, H1_M_stall);


--H1L0811 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[9]~2538 at LCCOMB_X33_Y21_N4
H1L0811 = AMPP_FUNCTION(!H1_E_iw[15], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1_E_extra_pc[9], !H1L385, !H1L5411);


--H1_E_pc[9] is std_2s60:inst|cpu:the_cpu|E_pc[9] at LCFF_X32_Y21_N21
H1_E_pc[9] = AMPP_FUNCTION(VD1L2, H1L235, E1L4, H1_M_stall);


--H1L1502 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~354 at LCCOMB_X30_Y15_N30
H1L1502 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1L7002, !H1L6002, !H1_ic_fill_valid_bits[7], !H1L5002);


--H1L2502 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~355 at LCCOMB_X30_Y15_N26
H1L2502 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1L6002, !H1L7002, !H1_ic_fill_valid_bits[4], !H1L5002);


--H1L3711 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[2]~2539 at LCCOMB_X30_Y19_N28
H1L3711 = AMPP_FUNCTION(!H1_E_ctrl_jmp_indirect, !H1_E_iw[8], !H1_E_extra_pc[2], !H1_E_ctrl_jmp_direct, !H1L5411, !H1L675);


--H1_E_pc[2] is std_2s60:inst|cpu:the_cpu|E_pc[2] at LCFF_X29_Y19_N23
H1_E_pc[2] = AMPP_FUNCTION(VD1L2, H1L915, E1L4, H1_M_stall);


--H1L2711 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[1]~2540 at LCCOMB_X33_Y19_N12
H1L2711 = AMPP_FUNCTION(!H1_E_extra_pc[1], !H1_E_ctrl_jmp_indirect, !H1L575, !H1_E_ctrl_jmp_direct, !H1_E_iw[7], !H1L5411);


--H1_E_pc[1] is std_2s60:inst|cpu:the_cpu|E_pc[1] at LCFF_X33_Y17_N25
H1_E_pc[1] = AMPP_FUNCTION(VD1L2, H1_D_pc[1], E1L4, GND, H1_M_stall);


--H1L3502 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~356 at LCCOMB_X30_Y15_N20
H1L3502 = AMPP_FUNCTION(!H1L6002, !H1_D_ic_fill_starting, !H1L7002, !H1_ic_fill_valid_bits[1], !H1L5002);


--H1L4502 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~357 at LCCOMB_X30_Y14_N10
H1L4502 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1L7002, !H1L6002, !H1_ic_fill_valid_bits[3], !H1L5002);


--H1L5502 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~358 at LCCOMB_X30_Y14_N16
H1L5502 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1L7002, !H1L6002, !H1_ic_fill_valid_bits[0], !H1L5002);


--H1L1711 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[0]~2541 at LCCOMB_X30_Y19_N18
H1L1711 = AMPP_FUNCTION(!H1_E_extra_pc[0], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1_E_iw[6], !H1L5411, !H1L475);


--H1_E_pc[0] is std_2s60:inst|cpu:the_cpu|E_pc[0] at LCFF_X30_Y21_N25
H1_E_pc[0] = AMPP_FUNCTION(VD1L2, H1L615, E1L4, H1_M_stall);


--H1L6502 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~359 at LCCOMB_X30_Y14_N20
H1L6502 = AMPP_FUNCTION(!H1L6002, !H1_D_ic_fill_starting, !H1L7002, !H1_ic_fill_valid_bits[2], !H1L5002);


--H1L7502 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~360 at LCCOMB_X30_Y14_N4
H1L7502 = AMPP_FUNCTION(!H1L6002, !H1_D_ic_fill_starting, !H1L7002, !H1_ic_fill_valid_bits[6], !H1L5002);


--H1_E_iw[25] is std_2s60:inst|cpu:the_cpu|E_iw[25] at LCFF_X33_Y25_N3
H1_E_iw[25] = AMPP_FUNCTION(VD1L2, H1L874, E1L4, H1_M_stall);


--H1L0911 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[19]~2542 at LCCOMB_X32_Y17_N22
H1L0911 = AMPP_FUNCTION(!H1_E_ctrl_jmp_direct, !H1_E_extra_pc[19], !H1_E_iw[25], !H1L395, !H1L5411, !H1_E_ctrl_jmp_indirect);


--H1_E_pc[19] is std_2s60:inst|cpu:the_cpu|E_pc[19] at LCFF_X32_Y17_N11
H1_E_pc[19] = AMPP_FUNCTION(VD1L2, H1L155, E1L4, H1_M_stall);


--H1_E_iw[18] is std_2s60:inst|cpu:the_cpu|E_iw[18] at LCFF_X33_Y18_N31
H1_E_iw[18] = AMPP_FUNCTION(VD1L2, H1L564, E1L4, H1_M_stall);


--H1L3811 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[12]~2543 at LCCOMB_X33_Y19_N16
H1L3811 = AMPP_FUNCTION(!H1_E_iw[18], !H1_E_ctrl_jmp_direct, !H1L685, !H1_E_extra_pc[12], !H1_E_ctrl_jmp_indirect, !H1L5411);


--H1_E_pc[12] is std_2s60:inst|cpu:the_cpu|E_pc[12] at LCFF_X33_Y19_N3
H1_E_pc[12] = AMPP_FUNCTION(VD1L2, H1L735, E1L4, H1_M_stall);


--H1L1811 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[10]~2544 at LCCOMB_X33_Y21_N8
H1L1811 = AMPP_FUNCTION(!H1_E_ctrl_jmp_direct, !H1L485, !H1_E_ctrl_jmp_indirect, !H1_E_iw[16], !H1_E_extra_pc[10], !H1L5411);


--H1_E_pc[10] is std_2s60:inst|cpu:the_cpu|E_pc[10] at LCFF_X33_Y20_N23
H1_E_pc[10] = AMPP_FUNCTION(VD1L2, H1L435, E1L4, H1_M_stall);


--H1_E_iw[23] is std_2s60:inst|cpu:the_cpu|E_iw[23] at LCFF_X28_Y20_N15
H1_E_iw[23] = AMPP_FUNCTION(VD1L2, H1L474, E1L4, H1_M_stall);


--H1L8811 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[17]~2545 at LCCOMB_X33_Y20_N2
H1L8811 = AMPP_FUNCTION(!H1_E_ctrl_jmp_indirect, !H1L195, !H1_E_ctrl_jmp_direct, !H1_E_extra_pc[17], !H1_E_iw[23], !H1L5411);


--H1_E_pc[17] is std_2s60:inst|cpu:the_cpu|E_pc[17] at LCFF_X33_Y20_N21
H1_E_pc[17] = AMPP_FUNCTION(VD1L2, H1L745, E1L4, H1_M_stall);


--H1_E_iw[22] is std_2s60:inst|cpu:the_cpu|E_iw[22] at LCFF_X32_Y24_N7
H1_E_iw[22] = AMPP_FUNCTION(VD1L2, H1L274, E1L4, H1_M_stall);


--H1L7811 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[16]~2546 at LCCOMB_X33_Y20_N24
H1L7811 = AMPP_FUNCTION(!H1_E_extra_pc[16], !H1_E_ctrl_jmp_direct, !H1_E_ctrl_jmp_indirect, !H1L095, !H1_E_iw[22], !H1L5411);


--H1_E_pc[16] is std_2s60:inst|cpu:the_cpu|E_pc[16] at LCFF_X34_Y19_N3
H1_E_pc[16] = AMPP_FUNCTION(VD1L2, H1L545, E1L4, H1_M_stall);


--H1_E_iw[19] is std_2s60:inst|cpu:the_cpu|E_iw[19] at LCFF_X33_Y22_N17
H1_E_iw[19] = AMPP_FUNCTION(VD1L2, H1L764, E1L4, H1_M_stall);


--H1L4811 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[13]~2547 at LCCOMB_X33_Y19_N26
H1L4811 = AMPP_FUNCTION(!H1_E_extra_pc[13], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L785, !H1_E_iw[19], !H1L5411);


--H1_E_pc[13] is std_2s60:inst|cpu:the_cpu|E_pc[13] at LCFF_X33_Y19_N1
H1_E_pc[13] = AMPP_FUNCTION(VD1L2, H1L935, E1L4, H1_M_stall);


--H1L6411 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[0]~211 at LCCOMB_X32_Y17_N6
H1L6411 = AMPP_FUNCTION(!H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct);


--H1L7411 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[0]~212 at LCCOMB_X34_Y18_N4
H1L7411 = AMPP_FUNCTION(!H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L5411);


--H1L6811 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[15]~2548 at LCCOMB_X34_Y18_N30
H1L6811 = AMPP_FUNCTION(!H1_E_iw[21], !H1L985, !H1_E_ctrl_exception, !H1_E_extra_pc[15], !H1L6411, !H1L7411);


--H1_E_pc[15] is std_2s60:inst|cpu:the_cpu|E_pc[15] at LCFF_X34_Y18_N17
H1_E_pc[15] = AMPP_FUNCTION(VD1L2, H1L345, E1L4, H1_M_stall);


--H1_E_iw[24] is std_2s60:inst|cpu:the_cpu|E_iw[24] at LCFF_X33_Y24_N13
H1_E_iw[24] = AMPP_FUNCTION(VD1L2, H1L674, E1L4, H1_M_stall);


--H1L9811 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[18]~2549 at LCCOMB_X34_Y18_N14
H1L9811 = AMPP_FUNCTION(!H1L6411, !H1_E_extra_pc[18], !H1L295, !H1_E_iw[24], !H1_E_ctrl_exception, !H1L7411);


--H1_E_pc[18] is std_2s60:inst|cpu:the_cpu|E_pc[18] at LCFF_X34_Y18_N19
H1_E_pc[18] = AMPP_FUNCTION(VD1L2, H1L945, E1L4, H1_M_stall);


--H1_E_iw[17] is std_2s60:inst|cpu:the_cpu|E_iw[17] at LCFF_X33_Y21_N1
H1_E_iw[17] = AMPP_FUNCTION(VD1L2, H1L364, E1L4, H1_M_stall);


--H1L2811 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[11]~2550 at LCCOMB_X33_Y21_N16
H1L2811 = AMPP_FUNCTION(!H1_E_ctrl_jmp_indirect, !H1_E_iw[17], !H1_E_extra_pc[11], !H1L585, !H1_E_ctrl_jmp_direct, !H1L5411);


--H1_E_pc[11] is std_2s60:inst|cpu:the_cpu|E_pc[11] at LCFF_X33_Y21_N15
H1_E_pc[11] = AMPP_FUNCTION(VD1L2, H1_D_pc[11], E1L4, H1_M_stall);


--H1_E_iw[20] is std_2s60:inst|cpu:the_cpu|E_iw[20] at LCFF_X33_Y20_N5
H1_E_iw[20] = AMPP_FUNCTION(VD1L2, H1L964, E1L4, H1_M_stall);


--H1L5811 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[14]~2551 at LCCOMB_X33_Y20_N8
H1L5811 = AMPP_FUNCTION(!H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1_E_extra_pc[14], !H1_E_iw[20], !H1L885, !H1L5411);


--H1_E_pc[14] is std_2s60:inst|cpu:the_cpu|E_pc[14] at LCFF_X30_Y20_N3
H1_E_pc[14] = AMPP_FUNCTION(VD1L2, H1L145, E1L4, H1_M_stall);


--H1_E_iw[29] is std_2s60:inst|cpu:the_cpu|E_iw[29] at LCFF_X33_Y23_N25
H1_E_iw[29] = AMPP_FUNCTION(VD1L2, H1_D_iw[29], E1L4, GND, H1_M_stall);


--H1L4911 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[23]~2552 at LCCOMB_X34_Y18_N10
H1L4911 = AMPP_FUNCTION(!H1_E_iw[29], !H1_E_ctrl_exception, !H1_E_extra_pc[23], !H1L6411, !H1L795, !H1L7411);


--H1_E_pc[23] is std_2s60:inst|cpu:the_cpu|E_pc[23] at LCFF_X32_Y18_N3
H1_E_pc[23] = AMPP_FUNCTION(VD1L2, H1_D_pc[23], E1L4, GND, H1_M_stall);


--H1_E_iw[28] is std_2s60:inst|cpu:the_cpu|E_iw[28] at LCFF_X33_Y22_N21
H1_E_iw[28] = AMPP_FUNCTION(VD1L2, H1L384, E1L4, H1_M_stall);


--H1L3911 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[22]~2553 at LCCOMB_X34_Y18_N0
H1L3911 = AMPP_FUNCTION(!H1_E_iw[28], !H1_E_ctrl_exception, !H1L6411, !H1L695, !H1_E_extra_pc[22], !H1L7411);


--H1_E_pc[22] is std_2s60:inst|cpu:the_cpu|E_pc[22] at LCFF_X30_Y19_N3
H1_E_pc[22] = AMPP_FUNCTION(VD1L2, H1L755, E1L4, H1_M_stall);


--H1_E_iw[26] is std_2s60:inst|cpu:the_cpu|E_iw[26] at LCFF_X33_Y25_N29
H1_E_iw[26] = AMPP_FUNCTION(VD1L2, H1L084, E1L4, H1_M_stall);


--H1L1911 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[20]~2554 at LCCOMB_X32_Y17_N24
H1L1911 = AMPP_FUNCTION(!H1_E_iw[26], !H1_E_extra_pc[20], !H1_E_ctrl_jmp_direct, !H1L495, !H1L5411, !H1_E_ctrl_jmp_indirect);


--H1_E_pc[20] is std_2s60:inst|cpu:the_cpu|E_pc[20] at LCFF_X32_Y17_N5
H1_E_pc[20] = AMPP_FUNCTION(VD1L2, H1L355, E1L4, H1_M_stall);


--H1_E_iw[27] is std_2s60:inst|cpu:the_cpu|E_iw[27] at LCFF_X33_Y17_N9
H1_E_iw[27] = AMPP_FUNCTION(VD1L2, H1_D_iw[27], E1L4, GND, H1_M_stall);


--H1L2911 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[21]~2555 at LCCOMB_X32_Y17_N16
H1L2911 = AMPP_FUNCTION(!H1_E_extra_pc[21], !H1_E_iw[27], !H1_E_ctrl_jmp_direct, !H1L595, !H1L5411, !H1_E_ctrl_jmp_indirect);


--H1_E_pc[21] is std_2s60:inst|cpu:the_cpu|E_pc[21] at LCFF_X32_Y16_N3
H1_E_pc[21] = AMPP_FUNCTION(VD1L2, H1L555, E1L4, H1_M_stall);


--K1L1 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|add~70 at LCCOMB_X25_Y13_N28
K1L1 = !K1_cpu_instruction_master_dbs_rdv_counter[0] $ !K1_cpu_instruction_master_dbs_rdv_counter[1];


--M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[0] at LCFF_X23_Y15_N15
M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[0] = DFFEAS(M1L73, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--K1L12 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_read_but_no_slave_selected~29 at LCCOMB_X27_Y13_N2
K1L12 = !CB1L67 & ( !N1L791 & !N1L002 & !Y1L33 );


--K1L02 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_read_but_no_slave_selected~0 at LCCOMB_X27_Y13_N20
K1L02 = !M1L621 & K1L951 & ( !L1L03 & K1L12 );


--N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[0] at LCFF_X25_Y10_N1
N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[0] = DFFEAS(N1L75, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[0] at LCFF_X25_Y15_N25
N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[0] = DFFEAS(N1L16, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--BB1_rd_valid[0] is std_2s60:inst|sdram:the_sdram|rd_valid[0] at LCFF_X30_Y5_N21
BB1_rd_valid[0] = DFFEAS(BB1_rd_strobe, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--DC1_break_readreg[21] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[21] at LCFF_X33_Y11_N7
DC1_break_readreg[21] = AMPP_FUNCTION(VD1L2, PC1L36Q, !D1L3, DC1L12, GND, DC1L02);


--PC1_sr[23] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[23] at LCFF_X33_Y13_N31
PC1_sr[23] = AMPP_FUNCTION(A1L6, PC1L061, !D1L3, PC1L621);


--PC1L551 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~982 at LCCOMB_X33_Y13_N10
PC1L551 = AMPP_FUNCTION(!PC1L121, !DC1_break_readreg[21], !NC1_MonDReg[21], !PC1L221, !PC1_sr[23]);


--BB1L97 is std_2s60:inst|sdram:the_sdram|Select~6486 at LCCOMB_X30_Y9_N20
BB1L97 = BB1_i_count[0] & ( !BB1_i_state.000 # BB1_i_state.010 # BB1_i_state.101 # BB1_i_state.001 ) # !BB1_i_count[0] & ( BB1_i_state.010 # BB1_i_state.001 );


--BB1L08 is std_2s60:inst|sdram:the_sdram|Select~6487 at LCCOMB_X30_Y9_N16
BB1L08 = BB1_i_count[0] & BB1_i_count[1] & ( BB1L97 ) # !BB1_i_count[0] & BB1_i_count[1] & ( BB1L97 # BB1_i_state.011 ) # BB1_i_count[0] & !BB1_i_count[1] & ( BB1_i_state.011 & !BB1_i_count[2] # BB1L97 ) # !BB1_i_count[0] & !BB1_i_count[1] & ( BB1_i_state.011 & BB1_i_count[2] # BB1L97 );


--BB1L18 is std_2s60:inst|sdram:the_sdram|Select~6488 at LCCOMB_X30_Y10_N10
BB1L18 = BB1_i_refs[2] & BB1_i_state.000 & ( !BB1_i_state.010 # !BB1_i_refs[0] # !BB1_i_refs[1] ) # !BB1_i_refs[2] & BB1_i_state.000 & ( BB1_i_state.010 & BB1_i_refs[0] & BB1_i_refs[1] ) # BB1_i_refs[2] & !BB1_i_state.000 & ( BB1_i_state.010 & (!BB1_i_refs[0] # !BB1_i_refs[1]) ) # !BB1_i_refs[2] & !BB1_i_state.000 & ( BB1_i_state.010 & BB1_i_refs[0] & BB1_i_refs[1] );


--BB1L28 is std_2s60:inst|sdram:the_sdram|Select~6489 at LCCOMB_X30_Y10_N0
BB1L28 = BB1_i_refs[1] & BB1_i_state.000 & ( !BB1_i_refs[0] # !BB1_i_state.010 ) # !BB1_i_refs[1] & BB1_i_state.000 & ( BB1_i_refs[0] & BB1_i_state.010 ) # BB1_i_refs[1] & !BB1_i_state.000 & ( !BB1_i_refs[0] & BB1_i_state.010 ) # !BB1_i_refs[1] & !BB1_i_state.000 & ( BB1_i_refs[0] & BB1_i_state.010 );


--BB1L38 is std_2s60:inst|sdram:the_sdram|Select~6490 at LCCOMB_X30_Y10_N14
BB1L38 = BB1_i_refs[0] & BB1_i_state.000 & ( !BB1_i_state.010 ) # !BB1_i_refs[0] & BB1_i_state.000 & ( BB1_i_state.010 ) # !BB1_i_refs[0] & !BB1_i_state.000 & ( BB1_i_state.010 );


--K1_dbs_latent_8_reg_segment_0[0] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[0] at LCFF_X25_Y11_N1
K1_dbs_latent_8_reg_segment_0[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L2, M1_incoming_ext_flash_bus_data[0],  ,  , VCC);


--K1L22 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[0]~1327 at LCCOMB_X25_Y11_N0
K1L22 = N1_incoming_ext_ram_bus_data[0] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # K1_dbs_latent_8_reg_segment_0[0] ) # !N1_incoming_ext_ram_bus_data[0] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # K1_dbs_latent_8_reg_segment_0[0]) );


--K1L32 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[0]~1328 at LCCOMB_X25_Y21_N4
K1L32 = K1L22 & PD1L1 & ( !CB1L34 # BB1_za_data[0] ) # K1L22 & !PD1L1 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[0]) );


--K1L42 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[0]~1329 at LCCOMB_X25_Y21_N0
K1L42 = SB1L1 & SB1L4 & ( K1L32 ) # !SB1L1 & SB1L4 & ( K1L32 & (!L1L8 # FC1_monitor_error) ) # SB1L1 & !SB1L4 & ( K1L32 ) # !SB1L1 & !SB1L4 & ( !L1L8 & K1L32 );


--H1L63 is std_2s60:inst|cpu:the_cpu|D_ctrl_exception~35 at LCCOMB_X33_Y27_N2
H1L63 = AMPP_FUNCTION(!H1L211, !H1_D_iw[16], !H1_D_iw[13], !H1_D_iw[12], !H1_D_iw[15], !H1_D_iw[14]);


--R1L77 is std_2s60:inst|jtag_uart:the_jtag_uart|ien_AE~14 at LCCOMB_X24_Y15_N28
R1L77 = !J1L662 & ( H1_M_alu_result[2] );


--R1L73 is std_2s60:inst|jtag_uart:the_jtag_uart|add~340 at LCCOMB_X23_Y12_N16
R1L73_adder_eqn = ( !KD1_safe_q[0] ) + ( VCC ) + ( GND );
R1L73 = CARRY(R1L73_adder_eqn);


--R1L04 is std_2s60:inst|jtag_uart:the_jtag_uart|add~343 at LCCOMB_X23_Y12_N18
R1L04_adder_eqn = ( GND ) + ( !KD1_safe_q[1] ) + ( R1L73 );
R1L04 = SUM(R1L04_adder_eqn);

--R1L14 is std_2s60:inst|jtag_uart:the_jtag_uart|add~344 at LCCOMB_X23_Y12_N18
R1L14_adder_eqn = ( GND ) + ( !KD1_safe_q[1] ) + ( R1L73 );
R1L14 = CARRY(R1L14_adder_eqn);


--R1L44 is std_2s60:inst|jtag_uart:the_jtag_uart|add~347 at LCCOMB_X23_Y12_N20
R1L44_adder_eqn = ( !KD1_safe_q[2] ) + ( GND ) + ( R1L14 );
R1L44 = SUM(R1L44_adder_eqn);

--R1L54 is std_2s60:inst|jtag_uart:the_jtag_uart|add~348 at LCCOMB_X23_Y12_N20
R1L54_adder_eqn = ( !KD1_safe_q[2] ) + ( GND ) + ( R1L14 );
R1L54 = CARRY(R1L54_adder_eqn);


--R1L84 is std_2s60:inst|jtag_uart:the_jtag_uart|add~351 at LCCOMB_X23_Y12_N22
R1L84_adder_eqn = ( GND ) + ( !KD1_safe_q[3] ) + ( R1L54 );
R1L84 = SUM(R1L84_adder_eqn);

--R1L94 is std_2s60:inst|jtag_uart:the_jtag_uart|add~352 at LCCOMB_X23_Y12_N22
R1L94_adder_eqn = ( GND ) + ( !KD1_safe_q[3] ) + ( R1L54 );
R1L94 = CARRY(R1L94_adder_eqn);


--R1L25 is std_2s60:inst|jtag_uart:the_jtag_uart|add~355 at LCCOMB_X23_Y12_N24
R1L25_adder_eqn = ( GND ) + ( !KD1_safe_q[4] ) + ( R1L94 );
R1L25 = SUM(R1L25_adder_eqn);

--R1L35 is std_2s60:inst|jtag_uart:the_jtag_uart|add~356 at LCCOMB_X23_Y12_N24
R1L35_adder_eqn = ( GND ) + ( !KD1_safe_q[4] ) + ( R1L94 );
R1L35 = CARRY(R1L35_adder_eqn);


--R1L65 is std_2s60:inst|jtag_uart:the_jtag_uart|add~359 at LCCOMB_X23_Y12_N26
R1L65_adder_eqn = ( !KD1_safe_q[5] ) + ( GND ) + ( R1L35 );
R1L65 = SUM(R1L65_adder_eqn);

--R1L75 is std_2s60:inst|jtag_uart:the_jtag_uart|add~360 at LCCOMB_X23_Y12_N26
R1L75_adder_eqn = ( !KD1_safe_q[5] ) + ( GND ) + ( R1L35 );
R1L75 = CARRY(R1L75_adder_eqn);


--R1L06 is std_2s60:inst|jtag_uart:the_jtag_uart|add~363 at LCCOMB_X23_Y12_N28
R1L06_adder_eqn = ( VCC ) + ( !GD1_b_full ) + ( R1L75 );
R1L06 = SUM(R1L06_adder_eqn);

--R1L16 is std_2s60:inst|jtag_uart:the_jtag_uart|add~364 at LCCOMB_X23_Y12_N28
R1L16_adder_eqn = ( VCC ) + ( !GD1_b_full ) + ( R1L75 );
R1L16 = CARRY(R1L16_adder_eqn);


--R1L46 is std_2s60:inst|jtag_uart:the_jtag_uart|add~367 at LCCOMB_X23_Y12_N30
R1L46_adder_eqn = ( GND ) + ( GND ) + ( R1L16 );
R1L46 = SUM(R1L46_adder_eqn);


--R1L1 is std_2s60:inst|jtag_uart:the_jtag_uart|LessThan~370 at LCCOMB_X23_Y12_N12
R1L1 = R1L25 & R1L65 # !R1L25 & R1L65 # R1L25 & !R1L65 # !R1L25 & !R1L65 & ( !R1L46 # R1L06 );


--R1L2 is std_2s60:inst|jtag_uart:the_jtag_uart|LessThan~371 at LCCOMB_X23_Y13_N28
R1L2 = !R1L84 & R1L04 & ( !R1L1 ) # R1L84 & !R1L04 & ( !KD1_safe_q[0] & !R1L44 & !R1L1 ) # !R1L84 & !R1L04 & ( !R1L1 );


--AD1L06Q is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_pause~reg0 at LCFF_X23_Y13_N13
AD1L06Q = AMPP_FUNCTION(VD1L2, AD1L95, E1L4);


--R1L18 is std_2s60:inst|jtag_uart:the_jtag_uart|pause_irq~11 at LCCOMB_X24_Y14_N24
R1L18 = R1_pause_irq & R1_read_0 & ( AD1L06Q & GD1_b_non_empty ) # !R1_pause_irq & R1_read_0 & ( AD1L06Q & GD1_b_non_empty ) # R1_pause_irq & !R1_read_0 # !R1_pause_irq & !R1_read_0 & ( AD1L06Q & GD1_b_non_empty );


--FB1L172 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_wr_strobe~28 at LCCOMB_X26_Y28_N6
FB1L172 = FB1L072 & LB1L2 & ( !H1_M_alu_result[6] );


--FB1_delayed_unxcounter_is_zeroxx0 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|delayed_unxcounter_is_zeroxx0 at LCFF_X26_Y29_N1
FB1_delayed_unxcounter_is_zeroxx0 = DFFEAS(FB1_counter_is_zero, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--FB1_internal_counter[25] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[25] at LCFF_X25_Y30_N19
FB1_internal_counter[25] = DFFEAS(FB1L201, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[9],  ,  , FB1L031);


--FB1_internal_counter[26] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[26] at LCFF_X25_Y30_N21
FB1_internal_counter[26] = DFFEAS(FB1L601, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[10],  ,  , FB1L031);


--FB1_internal_counter[16] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[16] at LCFF_X26_Y31_N23
FB1_internal_counter[16] = DFFEAS(FB1L522, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921,  ,  ,  ,  );


--FB1_internal_counter[13] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[13] at LCFF_X25_Y31_N27
FB1_internal_counter[13] = DFFEAS(FB1L45, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_l_register[13],  ,  , FB1L031);


--FB1_internal_counter[10] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[10] at LCFF_X26_Y31_N7
FB1_internal_counter[10] = DFFEAS(FB1L622, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921,  ,  ,  ,  );


--FB1_internal_counter[17] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[17] at LCFF_X25_Y30_N3
FB1_internal_counter[17] = DFFEAS(FB1L07, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[1],  ,  , FB1L031);


--FB1_internal_counter[30] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[30] at LCFF_X25_Y30_N29
FB1_internal_counter[30] = DFFEAS(FB1L221, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[14],  ,  , FB1L031);


--FB1_internal_counter[27] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[27] at LCFF_X25_Y30_N23
FB1_internal_counter[27] = DFFEAS(FB1L011, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[11],  ,  , FB1L031);


--FB1L141 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~81 at LCCOMB_X26_Y30_N18
FB1L141 = FB1_internal_counter[27] # !FB1_internal_counter[27] & ( !FB1_internal_counter[10] # FB1_internal_counter[17] # FB1_internal_counter[30] );


--FB1L241 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~82 at LCCOMB_X26_Y29_N8
FB1L241 = FB1L141 & FB1_internal_counter[13] # !FB1L141 & FB1_internal_counter[13] # FB1L141 & !FB1_internal_counter[13] # !FB1L141 & !FB1_internal_counter[13] & ( !FB1_internal_counter[16] # FB1_internal_counter[25] # FB1_internal_counter[26] );


--FB1_internal_counter[9] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[9] at LCFF_X26_Y31_N31
FB1_internal_counter[9] = DFFEAS(FB1L722, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921,  ,  ,  ,  );


--FB1_internal_counter[29] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[29] at LCFF_X25_Y30_N27
FB1_internal_counter[29] = DFFEAS(FB1L811, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[13],  ,  , FB1L031);


--FB1_internal_counter[31] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[31] at LCFF_X25_Y30_N31
FB1_internal_counter[31] = DFFEAS(FB1L621, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[15],  ,  , FB1L031);


--FB1_internal_counter[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[0] at LCFF_X25_Y31_N1
FB1_internal_counter[0] = DFFEAS(FB1L2, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_l_register[0],  ,  , FB1L031);


--FB1L341 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~83 at LCCOMB_X26_Y30_N24
FB1L341 = FB1_internal_counter[9] & FB1_internal_counter[29] # !FB1_internal_counter[9] & FB1_internal_counter[29] # FB1_internal_counter[9] & !FB1_internal_counter[29] & ( FB1_internal_counter[31] # FB1_internal_counter[0] ) # !FB1_internal_counter[9] & !FB1_internal_counter[29];


--FB1_internal_counter[23] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[23] at LCFF_X25_Y30_N15
FB1_internal_counter[23] = DFFEAS(FB1L49, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[7],  ,  , FB1L031);


--FB1_internal_counter[12] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[12] at LCFF_X25_Y31_N25
FB1_internal_counter[12] = DFFEAS(FB1L05, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_l_register[12],  ,  , FB1L031);


--FB1_internal_counter[5] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[5] at LCFF_X26_Y31_N25
FB1_internal_counter[5] = DFFEAS(FB1L822, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921,  ,  ,  ,  );


--FB1_internal_counter[6] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[6] at LCFF_X25_Y31_N13
FB1_internal_counter[6] = DFFEAS(FB1L62, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_l_register[6],  ,  , FB1L031);


--FB1L441 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~84 at LCCOMB_X26_Y30_N10
FB1L441 = FB1_internal_counter[5] & ( FB1_internal_counter[6] # FB1_internal_counter[12] # FB1_internal_counter[23] ) # !FB1_internal_counter[5];


--FB1_internal_counter[28] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[28] at LCFF_X25_Y30_N25
FB1_internal_counter[28] = DFFEAS(FB1L411, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[12],  ,  , FB1L031);


--FB1_internal_counter[8] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[8] at LCFF_X25_Y31_N17
FB1_internal_counter[8] = DFFEAS(FB1L43, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_l_register[8],  ,  , FB1L031);


--FB1_internal_counter[19] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[19] at LCFF_X25_Y30_N7
FB1_internal_counter[19] = DFFEAS(FB1L87, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[3],  ,  , FB1L031);


--FB1_internal_counter[4] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[4] at LCFF_X25_Y31_N9
FB1_internal_counter[4] = DFFEAS(FB1L81, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_l_register[4],  ,  , FB1L031);


--FB1_internal_counter[24] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[24] at LCFF_X25_Y30_N17
FB1_internal_counter[24] = DFFEAS(FB1L89, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[8],  ,  , FB1L031);


--FB1_internal_counter[11] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[11] at LCFF_X25_Y31_N23
FB1_internal_counter[11] = DFFEAS(FB1L64, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_l_register[11],  ,  , FB1L031);


--FB1_internal_counter[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[2] at LCFF_X25_Y31_N5
FB1_internal_counter[2] = DFFEAS(FB1L01, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_l_register[2],  ,  , FB1L031);


--FB1_internal_counter[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[3] at LCFF_X25_Y31_N7
FB1_internal_counter[3] = DFFEAS(FB1L41, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_l_register[3],  ,  , FB1L031);


--FB1L541 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~85 at LCCOMB_X25_Y29_N12
FB1L541 = FB1_internal_counter[2] # !FB1_internal_counter[2] & ( FB1_internal_counter[24] # FB1_internal_counter[3] # FB1_internal_counter[11] );


--FB1L641 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~86 at LCCOMB_X25_Y29_N20
FB1L641 = FB1L541 # !FB1L541 & ( FB1_internal_counter[8] # FB1_internal_counter[4] # FB1_internal_counter[19] # FB1_internal_counter[28] );


--FB1_internal_counter[7] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[7] at LCFF_X26_Y31_N29
FB1_internal_counter[7] = DFFEAS(FB1L922, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921,  ,  ,  ,  );


--FB1_internal_counter[18] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[18] at LCFF_X25_Y30_N5
FB1_internal_counter[18] = DFFEAS(FB1L47, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[2],  ,  , FB1L031);


--FB1_internal_counter[14] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[14] at LCFF_X25_Y31_N29
FB1_internal_counter[14] = DFFEAS(FB1L85, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_l_register[14],  ,  , FB1L031);


--FB1_internal_counter[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[1] at LCFF_X25_Y31_N3
FB1_internal_counter[1] = DFFEAS(FB1L6, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_l_register[1],  ,  , FB1L031);


--FB1_internal_counter[15] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[15] at LCFF_X26_Y31_N27
FB1_internal_counter[15] = DFFEAS(FB1L032, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921,  ,  ,  ,  );


--FB1_internal_counter[20] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[20] at LCFF_X25_Y30_N9
FB1_internal_counter[20] = DFFEAS(FB1L28, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[4],  ,  , FB1L031);


--FB1_internal_counter[22] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[22] at LCFF_X25_Y30_N13
FB1_internal_counter[22] = DFFEAS(FB1L09, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[6],  ,  , FB1L031);


--FB1_internal_counter[21] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[21] at LCFF_X25_Y30_N11
FB1_internal_counter[21] = DFFEAS(FB1L68, GLOBAL(VD1L2), !GLOBAL(E1L4),  , FB1L921, FB1_period_h_register[5],  ,  , FB1L031);


--FB1L741 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~87 at LCCOMB_X26_Y31_N8
FB1L741 = FB1_internal_counter[22] # !FB1_internal_counter[22] & ( !FB1_internal_counter[15] # FB1_internal_counter[20] # FB1_internal_counter[21] );


--FB1L841 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~88 at LCCOMB_X26_Y31_N2
FB1L841 = FB1_internal_counter[1] # !FB1_internal_counter[1] & ( !FB1_internal_counter[7] # FB1L741 # FB1_internal_counter[14] # FB1_internal_counter[18] );


--FB1_counter_is_zero is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero at LCCOMB_X26_Y29_N0
FB1_counter_is_zero = !FB1L441 & ( !FB1L341 & !FB1L641 & !FB1L241 & !FB1L841 );


--FB1L623 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|timeout_occurred~37 at LCCOMB_X26_Y29_N30
FB1L623 = FB1_timeout_occurred & FB1L172 & ( !RD1L33 ) # !FB1_timeout_occurred & FB1L172 & ( !FB1_delayed_unxcounter_is_zeroxx0 & FB1_counter_is_zero & !RD1L33 ) # FB1_timeout_occurred & !FB1L172 # !FB1_timeout_occurred & !FB1L172 & ( !FB1_delayed_unxcounter_is_zeroxx0 & FB1_counter_is_zero );


--FB1_control_wr_strobe is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|control_wr_strobe at LCCOMB_X26_Y29_N4
FB1_control_wr_strobe = FB1L172 & ( RD1L23 );


--K1_dbs_latent_8_reg_segment_0[1] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[1] at LCFF_X25_Y11_N7
K1_dbs_latent_8_reg_segment_0[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L2, M1_incoming_ext_flash_bus_data[1],  ,  , VCC);


--K1L52 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[1]~1330 at LCCOMB_X25_Y11_N6
K1L52 = K1_dbs_latent_8_reg_segment_0[1] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[1] ) # K1_dbs_latent_8_reg_segment_0[1] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[1] ) # !K1_dbs_latent_8_reg_segment_0[1] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[1] );


--K1L62 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[1]~1331 at LCCOMB_X25_Y13_N2
K1L62 = Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & ( K1L52 & PD1L2 & (!CB1L34 # BB1_za_data[1]) ) # !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & ( K1L52 & (!CB1L34 # BB1_za_data[1]) );


--K1L72 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[1]~1332 at LCCOMB_X25_Y20_N10
K1L72 = K1L62 & ( !L1L8 # FC1_monitor_ready & SB1L4 # SB1L2 );


--K1_dbs_latent_8_reg_segment_0[2] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[2] at LCFF_X24_Y11_N29
K1_dbs_latent_8_reg_segment_0[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L2, M1_incoming_ext_flash_bus_data[2],  ,  , VCC);


--K1L82 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[2]~1333 at LCCOMB_X24_Y11_N28
K1L82 = K1_dbs_latent_8_reg_segment_0[2] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[2] ) # !K1_dbs_latent_8_reg_segment_0[2] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[2]) );


--K1L92 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[2]~1334 at LCCOMB_X24_Y15_N26
K1L92 = BB1_za_data[2] & PD1L3 & ( K1L82 ) # !BB1_za_data[2] & PD1L3 & ( !CB1L34 & K1L82 ) # BB1_za_data[2] & !PD1L3 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L82 ) # !BB1_za_data[2] & !PD1L3 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & !CB1L34 & K1L82 );


--K1L03 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[2]~1335 at LCCOMB_X25_Y20_N30
K1L03 = K1L92 & ( !L1L8 # FC1_monitor_go & SB1L4 # SB1L3 );


--K1_dbs_latent_8_reg_segment_0[4] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[4] at LCFF_X25_Y10_N29
K1_dbs_latent_8_reg_segment_0[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L2, M1_incoming_ext_flash_bus_data[4],  ,  , VCC);


--K1L43 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[4]~1336 at LCCOMB_X25_Y10_N28
K1L43 = K1_dbs_latent_8_reg_segment_0[4] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[4] ) # K1_dbs_latent_8_reg_segment_0[4] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[4] ) # !K1_dbs_latent_8_reg_segment_0[4] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[4] );


--K1L53 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[4]~1337 at LCCOMB_X23_Y18_N26
K1L53 = K1L43 & PD1L5 # K1L43 & !PD1L5 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register );


--K1L63 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[4]~1338 at LCCOMB_X23_Y18_N18
K1L63 = L1L8 & K1L021 & ( K1L53 & (!CB1L34 # BB1_za_data[4]) ) # !L1L8 & K1L021 & ( K1L53 & (!CB1L34 # BB1_za_data[4]) ) # !L1L8 & !K1L021 & ( K1L53 & (!CB1L34 # BB1_za_data[4]) );


--K1_dbs_latent_8_reg_segment_0[5] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[5] at LCFF_X25_Y11_N15
K1_dbs_latent_8_reg_segment_0[5] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L2, M1_incoming_ext_flash_bus_data[5],  ,  , VCC);


--K1L73 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[5]~1339 at LCCOMB_X25_Y11_N14
K1L73 = N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[5] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # K1_dbs_latent_8_reg_segment_0[5]) ) # !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[5]) # M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & K1_dbs_latent_8_reg_segment_0[5] & (!N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[5]) );


--K1L83 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[5]~1340 at LCCOMB_X24_Y15_N20
K1L83 = PD1L6 & ( K1L73 & (!CB1L34 # BB1_za_data[5]) ) # !PD1L6 & ( K1L73 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[5]) );


--K1L93 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[5]~1341 at LCCOMB_X24_Y15_N0
K1L93 = L1L81 & K1L83 & ( !L1L8 # CC1_oci_reg_01_addressed ) # !L1L81 & K1L83 & ( !L1L8 # ZC1_q_a[5] );


--K1_dbs_latent_8_reg_segment_0[3] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[3] at LCFF_X24_Y11_N5
K1_dbs_latent_8_reg_segment_0[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L2, M1_incoming_ext_flash_bus_data[3],  ,  , VCC);


--K1L13 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[3]~1342 at LCCOMB_X24_Y11_N4
K1L13 = K1_dbs_latent_8_reg_segment_0[3] & N1_incoming_ext_ram_bus_data[3] # !K1_dbs_latent_8_reg_segment_0[3] & N1_incoming_ext_ram_bus_data[3] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] ) # K1_dbs_latent_8_reg_segment_0[3] & !N1_incoming_ext_ram_bus_data[3] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] ) # !K1_dbs_latent_8_reg_segment_0[3] & !N1_incoming_ext_ram_bus_data[3] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] );


--K1L23 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[3]~1343 at LCCOMB_X25_Y13_N30
K1L23 = PD1L4 & ( K1L13 & (!CB1L34 # BB1_za_data[3]) ) # !PD1L4 & ( K1L13 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[3]) );


--K1L33 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[3]~1344 at LCCOMB_X25_Y13_N12
K1L33 = SB1L4 & K1L23 & ( !L1L8 # SB1L5 # CC1_oci_single_step_mode ) # !SB1L4 & K1L23 & ( !L1L8 # SB1L5 );


--K1_dbs_latent_8_reg_segment_2[0] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[0] at LCFF_X24_Y9_N29
K1_dbs_latent_8_reg_segment_2[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L4, M1_incoming_ext_flash_bus_data[0],  ,  , VCC);


--K1L07 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[16]~1345 at LCCOMB_X24_Y9_N28
K1L07 = K1_dbs_latent_8_reg_segment_2[0] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[16] ) # K1_dbs_latent_8_reg_segment_2[0] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[16] ) # !K1_dbs_latent_8_reg_segment_2[0] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[16] );


--K1L17 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[16]~1346 at LCCOMB_X29_Y12_N20
K1L17 = K1L07 & PD1L71 & ( !CB1L34 # BB1_za_data[16] ) # K1L07 & !PD1L71 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[16]) );


--K1L27 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[16]~1347 at LCCOMB_X29_Y12_N28
K1L27 = CC1_oci_reg_01_addressed & L1L8 & ( K1L17 & (ZC1_q_a[16] # L1L81) ) # !CC1_oci_reg_01_addressed & L1L8 & ( !L1L81 & K1L17 & ZC1_q_a[16] ) # CC1_oci_reg_01_addressed & !L1L8 & ( K1L17 ) # !CC1_oci_reg_01_addressed & !L1L8 & ( K1L17 );


--K1_dbs_latent_8_reg_segment_1[6] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[6] at LCFF_X23_Y16_N5
K1_dbs_latent_8_reg_segment_1[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L3, M1_incoming_ext_flash_bus_data[6],  ,  , VCC);


--K1L46 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[14]~1348 at LCCOMB_X23_Y16_N4
K1L46 = K1_dbs_latent_8_reg_segment_1[6] & N1_incoming_ext_ram_bus_data[14] # !K1_dbs_latent_8_reg_segment_1[6] & N1_incoming_ext_ram_bus_data[14] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] ) # K1_dbs_latent_8_reg_segment_1[6] & !N1_incoming_ext_ram_bus_data[14] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] ) # !K1_dbs_latent_8_reg_segment_1[6] & !N1_incoming_ext_ram_bus_data[14] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] );


--K1L56 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[14]~1349 at LCCOMB_X23_Y16_N8
K1L56 = BB1_za_data[14] & PD1L51 & ( K1L46 ) # !BB1_za_data[14] & PD1L51 & ( K1L46 & !CB1L34 ) # BB1_za_data[14] & !PD1L51 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L46 ) # !BB1_za_data[14] & !PD1L51 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L46 & !CB1L34 );


--K1L66 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[14]~1350 at LCCOMB_X23_Y16_N28
K1L66 = K1L56 & CC1_oci_reg_01_addressed & ( !L1L8 # ZC1_q_a[14] # L1L81 ) # K1L56 & !CC1_oci_reg_01_addressed & ( !L1L8 # !L1L81 & ZC1_q_a[14] );


--K1_dbs_latent_8_reg_segment_1[7] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[7] at LCFF_X23_Y10_N5
K1_dbs_latent_8_reg_segment_1[7] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L3, M1_incoming_ext_flash_bus_data[7],  ,  , VCC);


--K1L76 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[15]~1351 at LCCOMB_X23_Y10_N4
K1L76 = K1_dbs_latent_8_reg_segment_1[7] & N1_incoming_ext_ram_bus_data[15] # !K1_dbs_latent_8_reg_segment_1[7] & N1_incoming_ext_ram_bus_data[15] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] ) # K1_dbs_latent_8_reg_segment_1[7] & !N1_incoming_ext_ram_bus_data[15] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] ) # !K1_dbs_latent_8_reg_segment_1[7] & !N1_incoming_ext_ram_bus_data[15] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] );


--K1L86 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[15]~1352 at LCCOMB_X29_Y13_N4
K1L86 = Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & PD1L61 & ( K1L76 & (!CB1L34 # BB1_za_data[15]) ) # !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & PD1L61 & ( K1L76 & (!CB1L34 # BB1_za_data[15]) ) # !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & !PD1L61 & ( K1L76 & (!CB1L34 # BB1_za_data[15]) );


--K1L96 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[15]~1353 at LCCOMB_X29_Y13_N22
K1L96 = L1L81 & K1L86 & ( !L1L8 # CC1_oci_reg_01_addressed ) # !L1L81 & K1L86 & ( !L1L8 # ZC1_q_a[15] );


--K1_dbs_latent_8_reg_segment_1[3] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[3] at LCFF_X24_Y13_N1
K1_dbs_latent_8_reg_segment_1[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L3, M1_incoming_ext_flash_bus_data[3],  ,  , VCC);


--K1L55 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[11]~1354 at LCCOMB_X24_Y13_N0
K1L55 = K1_dbs_latent_8_reg_segment_1[3] & N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[11] ) # !K1_dbs_latent_8_reg_segment_1[3] & N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & N1_incoming_ext_ram_bus_data[11] ) # K1_dbs_latent_8_reg_segment_1[3] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[11] ) # !K1_dbs_latent_8_reg_segment_1[3] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[11]) );


--K1L65 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[11]~1355 at LCCOMB_X26_Y12_N30
K1L65 = PD1L21 & ( K1L55 & (!CB1L34 # BB1_za_data[11]) ) # !PD1L21 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L55 & (!CB1L34 # BB1_za_data[11]) );


--K1L75 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[11]~1356 at LCCOMB_X27_Y12_N28
K1L75 = CC1_oci_reg_01_addressed & K1L65 & ( !L1L8 # L1L81 # ZC1_q_a[11] ) # !CC1_oci_reg_01_addressed & K1L65 & ( !L1L8 # ZC1_q_a[11] & !L1L81 );


--K1_dbs_latent_8_reg_segment_1[5] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[5] at LCFF_X23_Y13_N11
K1_dbs_latent_8_reg_segment_1[5] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L3, M1_incoming_ext_flash_bus_data[5],  ,  , VCC);


--K1L16 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[13]~1357 at LCCOMB_X23_Y13_N10
K1L16 = K1_dbs_latent_8_reg_segment_1[5] & N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[13] ) # !K1_dbs_latent_8_reg_segment_1[5] & N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[13] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] ) # K1_dbs_latent_8_reg_segment_1[5] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[13] ) # !K1_dbs_latent_8_reg_segment_1[5] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[13]) );


--K1L26 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[13]~1358 at LCCOMB_X23_Y20_N26
K1L26 = CB1L34 & PD1L41 & ( BB1_za_data[13] & K1L16 ) # !CB1L34 & PD1L41 & ( K1L16 ) # CB1L34 & !PD1L41 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & BB1_za_data[13] & K1L16 ) # !CB1L34 & !PD1L41 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L16 );


--K1L36 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[13]~1359 at LCCOMB_X23_Y20_N12
K1L36 = L1L8 & CC1_oci_reg_01_addressed & ( K1L26 & (ZC1_q_a[13] # L1L81) ) # !L1L8 & CC1_oci_reg_01_addressed & ( K1L26 ) # L1L8 & !CC1_oci_reg_01_addressed & ( !L1L81 & K1L26 & ZC1_q_a[13] ) # !L1L8 & !CC1_oci_reg_01_addressed & ( K1L26 );


--K1_dbs_latent_8_reg_segment_1[4] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[4] at LCFF_X24_Y10_N29
K1_dbs_latent_8_reg_segment_1[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L3, M1_incoming_ext_flash_bus_data[4],  ,  , VCC);


--K1L85 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[12]~1360 at LCCOMB_X24_Y10_N28
K1L85 = K1_dbs_latent_8_reg_segment_1[4] & N1_incoming_ext_ram_bus_data[12] # !K1_dbs_latent_8_reg_segment_1[4] & N1_incoming_ext_ram_bus_data[12] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] ) # K1_dbs_latent_8_reg_segment_1[4] & !N1_incoming_ext_ram_bus_data[12] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] ) # !K1_dbs_latent_8_reg_segment_1[4] & !N1_incoming_ext_ram_bus_data[12] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] );


--K1L95 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[12]~1361 at LCCOMB_X24_Y10_N26
K1L95 = PD1L31 & ( K1L85 & (!CB1L34 # BB1_za_data[12]) ) # !PD1L31 & ( K1L85 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[12]) );


--K1L06 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[12]~1362 at LCCOMB_X29_Y13_N24
K1L06 = CC1_oci_reg_01_addressed & K1L95 & ( !L1L8 # L1L81 # ZC1_q_a[12] ) # !CC1_oci_reg_01_addressed & K1L95 & ( !L1L8 # ZC1_q_a[12] & !L1L81 );


--K1L79 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[25]~1363 at LCCOMB_X25_Y11_N26
K1L79 = M1_incoming_ext_flash_bus_data[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[25] ) # !M1_incoming_ext_flash_bus_data[1] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[25]) );


--K1L89 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[25]~1364 at LCCOMB_X28_Y11_N6
K1L89 = CB1L34 & PD1L62 & ( K1L79 & BB1_za_data[25] ) # !CB1L34 & PD1L62 & ( K1L79 ) # CB1L34 & !PD1L62 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L79 & BB1_za_data[25] ) # !CB1L34 & !PD1L62 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L79 );


--K1L99 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[25]~1365 at LCCOMB_X27_Y12_N8
K1L99 = CC1_oci_reg_01_addressed & K1L89 & ( !L1L8 # L1L81 # ZC1_q_a[25] ) # !CC1_oci_reg_01_addressed & K1L89 & ( !L1L8 # ZC1_q_a[25] & !L1L81 );


--K1_dbs_latent_8_reg_segment_2[6] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[6] at LCFF_X25_Y11_N25
K1_dbs_latent_8_reg_segment_2[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L4, M1_incoming_ext_flash_bus_data[6],  ,  , VCC);


--K1L88 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[22]~1366 at LCCOMB_X25_Y11_N24
K1L88 = N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[22] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # K1_dbs_latent_8_reg_segment_2[6]) ) # !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[22]) # M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & K1_dbs_latent_8_reg_segment_2[6] & (!N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[22]) );


--K1L98 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[22]~1367 at LCCOMB_X24_Y12_N8
K1L98 = CB1L34 & PD1L32 & ( K1L88 & BB1_za_data[22] ) # !CB1L34 & PD1L32 & ( K1L88 ) # CB1L34 & !PD1L32 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L88 & BB1_za_data[22] ) # !CB1L34 & !PD1L32 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L88 );


--K1L09 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[22]~1368 at LCCOMB_X27_Y13_N8
K1L09 = L1L81 & K1L98 & ( !L1L8 # CC1_oci_reg_01_addressed ) # !L1L81 & K1L98 & ( !L1L8 # ZC1_q_a[22] );


--K1L001 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[26]~1369 at LCCOMB_X24_Y13_N12
K1L001 = N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[26] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[2]) ) # !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[2]) # N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & N1_incoming_ext_ram_bus_data[26] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[2]) );


--K1L101 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[26]~1370 at LCCOMB_X25_Y14_N18
K1L101 = K1L001 & PD1L72 & ( !CB1L34 # BB1_za_data[26] ) # K1L001 & !PD1L72 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[26]) );


--K1L201 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[26]~1371 at LCCOMB_X25_Y14_N30
K1L201 = K1L101 & CC1_oci_reg_01_addressed & ( !L1L8 # L1L81 # ZC1_q_a[26] ) # K1L101 & !CC1_oci_reg_01_addressed & ( !L1L8 # ZC1_q_a[26] & !L1L81 );


--K1L49 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[24]~1372 at LCCOMB_X25_Y11_N28
K1L49 = N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[24] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[0]) ) # !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[0]) # N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & N1_incoming_ext_ram_bus_data[24] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[0]) );


--K1L59 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[24]~1373 at LCCOMB_X26_Y12_N26
K1L59 = PD1L52 & CB1L34 & ( K1L49 & BB1_za_data[24] ) # !PD1L52 & CB1L34 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L49 & BB1_za_data[24] ) # PD1L52 & !CB1L34 & ( K1L49 ) # !PD1L52 & !CB1L34 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L49 );


--K1L69 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[24]~1374 at LCCOMB_X27_Y12_N22
K1L69 = CC1_oci_reg_01_addressed & K1L59 & ( !L1L8 # L1L81 # ZC1_q_a[24] ) # !CC1_oci_reg_01_addressed & K1L59 & ( !L1L8 # ZC1_q_a[24] & !L1L81 );


--K1_dbs_latent_8_reg_segment_2[7] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[7] at LCFF_X26_Y11_N9
K1_dbs_latent_8_reg_segment_2[7] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L4, M1_incoming_ext_flash_bus_data[7],  ,  , VCC);


--K1L19 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[23]~1375 at LCCOMB_X26_Y11_N8
K1L19 = K1_dbs_latent_8_reg_segment_2[7] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[23] ) # K1_dbs_latent_8_reg_segment_2[7] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[23] ) # !K1_dbs_latent_8_reg_segment_2[7] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[23] );


--K1L29 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[23]~1376 at LCCOMB_X28_Y11_N0
K1L29 = K1L19 & PD1L42 & ( !CB1L34 # BB1_za_data[23] ) # K1L19 & !PD1L42 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[23]) );


--K1L39 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[23]~1377 at LCCOMB_X27_Y11_N4
K1L39 = CC1_oci_reg_01_addressed & K1L29 & ( !L1L8 # L1L81 # ZC1_q_a[23] ) # !CC1_oci_reg_01_addressed & K1L29 & ( !L1L8 # ZC1_q_a[23] & !L1L81 );


--H1L75 is std_2s60:inst|cpu:the_cpu|D_ctrl_shift_rot_right~48 at LCCOMB_X33_Y23_N18
H1L75 = AMPP_FUNCTION(!H1_D_iw[14], !H1L35);


--H1_D_op_mulxss is std_2s60:inst|cpu:the_cpu|D_op_mulxss at LCCOMB_X33_Y23_N12
H1_D_op_mulxss = AMPP_FUNCTION(!H1L25, !H1L55);


--NC1L58 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr~19 at LCCOMB_X30_Y12_N26
NC1L58 = AMPP_FUNCTION(!FC1_resetrequest, !NC1_MonWr, !L1L42);


--PC1L291 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|take_action_ocimem_b~27 at LCCOMB_X30_Y13_N30
PC1L291 = AMPP_FUNCTION(!PC1_ir[1], !PC1_ir[0], !PC1L88Q, !PC1_jxdr);


--PC1L67Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[29]~reg0 at LCFF_X34_Y12_N7
PC1L67Q = AMPP_FUNCTION(A1L01, PC1L77, PC1L39);


--NC1_MonAReg[10] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[10] at LCFF_X32_Y12_N17
NC1_MonAReg[10] = AMPP_FUNCTION(VD1L2, NC1L911, PC1L55Q, !D1L3, PC1L191, NC1L3);


--NC1L66 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[31]~815 at LCCOMB_X32_Y11_N6
NC1L66 = AMPP_FUNCTION(!NC1_MonAReg[10], !PC1L291);


--NC1_MonRd1 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd1 at LCFF_X30_Y11_N31
NC1_MonRd1 = AMPP_FUNCTION(VD1L2, NC1_MonRd, !D1L3, GND);


--NC1L41 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]~816 at LCCOMB_X30_Y11_N30
NC1L41 = AMPP_FUNCTION(!PC1L091, !NC1_MonRd1, !PC1L291);


--NC1L78 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~137 at LCCOMB_X32_Y12_N0
NC1L78 = AMPP_FUNCTION(!NC1_MonAReg[2]);

--NC1L88 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~138 at LCCOMB_X32_Y12_N0
NC1L88 = AMPP_FUNCTION(!NC1_MonAReg[2]);


--PC1L07Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[26]~reg0 at LCFF_X32_Y12_N21
PC1L07Q = AMPP_FUNCTION(A1L01, PC1L17, PC1L39);


--NC1L3 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[2]~109 at LCCOMB_X30_Y12_N18
NC1L3 = AMPP_FUNCTION(!PC1L091, !PC1L291);


--NC1L19 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~141 at LCCOMB_X32_Y12_N2
NC1L19 = AMPP_FUNCTION(!NC1_MonAReg[3], NC1L88);

--NC1L29 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~142 at LCCOMB_X32_Y12_N2
NC1L29 = AMPP_FUNCTION(!NC1_MonAReg[3], NC1L88);


--PC1L27Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[27]~reg0 at LCFF_X34_Y12_N27
PC1L27Q = AMPP_FUNCTION(A1L01, PC1L37, PC1L39);


--NC1L59 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~145 at LCCOMB_X32_Y12_N4
NC1L59 = AMPP_FUNCTION(!NC1_MonAReg[4], NC1L29);

--NC1L69 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~146 at LCCOMB_X32_Y12_N4
NC1L69 = AMPP_FUNCTION(!NC1_MonAReg[4], NC1L29);


--PC1L47Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[28]~reg0 at LCFF_X34_Y12_N21
PC1L47Q = AMPP_FUNCTION(A1L01, PC1L57, PC1L39);


--NC1L99 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~149 at LCCOMB_X32_Y12_N6
NC1L99 = AMPP_FUNCTION(!NC1_MonAReg[5], NC1L69);

--NC1L001 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~150 at LCCOMB_X32_Y12_N6
NC1L001 = AMPP_FUNCTION(!NC1_MonAReg[5], NC1L69);


--NC1L301 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~153 at LCCOMB_X32_Y12_N8
NC1L301 = AMPP_FUNCTION(!NC1_MonAReg[6], NC1L001);

--NC1L401 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~154 at LCCOMB_X32_Y12_N8
NC1L401 = AMPP_FUNCTION(!NC1_MonAReg[6], NC1L001);


--PC1L87Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[30]~reg0 at LCFF_X33_Y11_N19
PC1L87Q = AMPP_FUNCTION(A1L01, PC1L97, PC1L39);


--NC1L701 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~157 at LCCOMB_X32_Y12_N10
NC1L701 = AMPP_FUNCTION(!NC1_MonAReg[7], NC1L401);

--NC1L801 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~158 at LCCOMB_X32_Y12_N10
NC1L801 = AMPP_FUNCTION(!NC1_MonAReg[7], NC1L401);


--PC1L08Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[31]~reg0 at LCFF_X32_Y12_N25
PC1L08Q = AMPP_FUNCTION(A1L01, PC1L18, PC1L39);


--NC1L111 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~161 at LCCOMB_X32_Y12_N12
NC1L111 = AMPP_FUNCTION(!NC1_MonAReg[8], NC1L801);

--NC1L211 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~162 at LCCOMB_X32_Y12_N12
NC1L211 = AMPP_FUNCTION(!NC1_MonAReg[8], NC1L801);


--PC1L28Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[32]~reg0 at LCFF_X33_Y11_N13
PC1L28Q = AMPP_FUNCTION(A1L01, PC1L38, PC1L39);


--NC1L511 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~165 at LCCOMB_X32_Y12_N14
NC1L511 = AMPP_FUNCTION(!NC1_MonAReg[9], NC1L211);

--NC1L611 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~166 at LCCOMB_X32_Y12_N14
NC1L611 = AMPP_FUNCTION(!NC1_MonAReg[9], NC1L211);


--PC1L48Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[33]~reg0 at LCFF_X32_Y12_N23
PC1L48Q = AMPP_FUNCTION(A1L01, PC1L58, PC1L39);


--AD1L85Q is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0 at LCFF_X23_Y13_N23
AD1L85Q = AMPP_FUNCTION(VD1L2, AD1L75, E1L4);


--R1L6 is std_2s60:inst|jtag_uart:the_jtag_uart|ac~65 at LCCOMB_X23_Y13_N16
R1L6 = R1_ac & R1L77 & ( !H1_M_st_data[10] # AD1L85Q # AD1L06Q ) # !R1_ac & R1L77 & ( AD1L85Q # AD1L06Q ) # R1_ac & !R1L77 # !R1_ac & !R1L77 & ( AD1L85Q # AD1L06Q );


--P1_period_l_wr_strobe is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_wr_strobe at LCCOMB_X25_Y27_N20
P1_period_l_wr_strobe = P1L382 & ( RD1L43 );


--P1_period_h_wr_strobe is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_wr_strobe at LCCOMB_X24_Y30_N30
P1_period_h_wr_strobe = P1L382 & H1_M_alu_result[2] & ( RD1L03 );


--P1L633 is std_2s60:inst|high_res_timer:the_high_res_timer|snap_strobe~16 at LCCOMB_X24_Y25_N20
P1L633 = P1L382 & ( !H1_M_alu_result[3] & H1_M_alu_result[4] );


--FB1_period_l_wr_strobe is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_wr_strobe at LCCOMB_X25_Y28_N10
FB1_period_l_wr_strobe = FB1L172 & ( RD1L43 );


--FB1_period_h_wr_strobe is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_wr_strobe at LCCOMB_X26_Y29_N26
FB1_period_h_wr_strobe = FB1L172 & ( RD1L03 & H1_M_alu_result[2] );


--FB1L423 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|snap_strobe~22 at LCCOMB_X26_Y28_N10
FB1L423 = FB1L172 & ( !H1_M_alu_result[3] & H1_M_alu_result[4] );


--PC1L74Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[13]~reg0 at LCFF_X34_Y12_N1
PC1L74Q = AMPP_FUNCTION(A1L01, PC1L84, PC1L39);


--R1_wr_rfifo is std_2s60:inst|jtag_uart:the_jtag_uart|wr_rfifo at LCCOMB_X23_Y11_N18
R1_wr_rfifo = !GD1_b_full & ( AD1L85Q );


--R1L17 is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_rd~28 at LCCOMB_X21_Y12_N20
R1L17 = !H1_M_alu_result[2] & R1L86 & ( GD1_b_non_empty & H1_d_read );


--AD1_wdata[2] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2] at LCFF_X21_Y13_N1
AD1_wdata[2] = AMPP_FUNCTION(A1L6, AD1_td_shift[6], !D1L3, GND, AD1L49);


--JD2_safe_q[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[0] at LCFF_X21_Y13_N17
JD2_safe_q[0] = DFFEAS(JD2_counter_comb_bita0, GLOBAL(VD1L2),  ,  , R1_wr_rfifo,  ,  ,  ,  );


--JD2_safe_q[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[1] at LCFF_X21_Y13_N19
JD2_safe_q[1] = DFFEAS(JD2_counter_comb_bita1, GLOBAL(VD1L2),  ,  , R1_wr_rfifo,  ,  ,  ,  );


--JD2_safe_q[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[2] at LCFF_X21_Y13_N21
JD2_safe_q[2] = DFFEAS(JD2_counter_comb_bita2, GLOBAL(VD1L2),  ,  , R1_wr_rfifo,  ,  ,  ,  );


--JD2_safe_q[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[3] at LCFF_X21_Y13_N23
JD2_safe_q[3] = DFFEAS(JD2_counter_comb_bita3, GLOBAL(VD1L2),  ,  , R1_wr_rfifo,  ,  ,  ,  );


--JD2_safe_q[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[4] at LCFF_X21_Y13_N25
JD2_safe_q[4] = DFFEAS(JD2_counter_comb_bita4, GLOBAL(VD1L2),  ,  , R1_wr_rfifo,  ,  ,  ,  );


--JD2_safe_q[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[5] at LCFF_X21_Y13_N27
JD2_safe_q[5] = DFFEAS(JD2_counter_comb_bita5, GLOBAL(VD1L2),  ,  , R1_wr_rfifo,  ,  ,  ,  );


--JD1_safe_q[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[0] at LCFF_X21_Y12_N1
JD1_safe_q[0] = DFFEAS(JD1_counter_comb_bita0, GLOBAL(VD1L2),  ,  , R1L17,  ,  ,  ,  );


--JD1_safe_q[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[1] at LCFF_X21_Y12_N3
JD1_safe_q[1] = DFFEAS(JD1_counter_comb_bita1, GLOBAL(VD1L2),  ,  , R1L17,  ,  ,  ,  );


--JD1_safe_q[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[2] at LCFF_X21_Y12_N5
JD1_safe_q[2] = DFFEAS(JD1_counter_comb_bita2, GLOBAL(VD1L2),  ,  , R1L17,  ,  ,  ,  );


--JD1_safe_q[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[3] at LCFF_X21_Y12_N7
JD1_safe_q[3] = DFFEAS(JD1_counter_comb_bita3, GLOBAL(VD1L2),  ,  , R1L17,  ,  ,  ,  );


--JD1_safe_q[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[4] at LCFF_X21_Y12_N9
JD1_safe_q[4] = DFFEAS(JD1_counter_comb_bita4, GLOBAL(VD1L2),  ,  , R1L17,  ,  ,  ,  );


--JD1_safe_q[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[5] at LCFF_X21_Y12_N11
JD1_safe_q[5] = DFFEAS(JD1_counter_comb_bita5, GLOBAL(VD1L2),  ,  , R1L17,  ,  ,  ,  );


--R1L27 is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_rd~29 at LCCOMB_X25_Y16_N6
R1L27 = R1L86 & ( H1_d_read & !H1_M_alu_result[2] );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] at LCFF_X28_Y29_N21
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] = DFFEAS(SD1L79, GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1L701,  ,  ,  ,  );


--SD1_delayed_unxrx_in_processxx3 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|delayed_unxrx_in_processxx3 at LCFF_X27_Y30_N31
SD1_delayed_unxrx_in_processxx3 = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0],  ,  , VCC);


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] at LCFF_X28_Y30_N31
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] = DFFEAS(SD1L49, GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1L701,  ,  ,  ,  );


--SD1_got_new_char is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|got_new_char at LCCOMB_X27_Y30_N30
SD1_got_new_char = SD1_delayed_unxrx_in_processxx3 & !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0];


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] at LCFF_X28_Y29_N1
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] = DFFEAS(SD1L001, GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1L701,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] at LCFF_X28_Y29_N23
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] = DFFEAS(SD1L69, GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1L701,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] at LCFF_X28_Y30_N1
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] = DFFEAS(SD1L301, GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1L701,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] at LCFF_X28_Y29_N7
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] = DFFEAS(SD1L89, GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1L701,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] at LCFF_X28_Y29_N11
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] = DFFEAS(SD1L101, GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1L701,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] at LCFF_X28_Y29_N17
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] = DFFEAS(SD1L99, GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1L701,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] at LCFF_X28_Y30_N27
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] = DFFEAS(SD1L201, GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1L701,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] at LCFF_X28_Y30_N19
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] = DFFEAS(SD1L59, GLOBAL(VD1L2), !GLOBAL(E1L4),  , SD1L701,  ,  ,  ,  );


--SD1L77 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|reduce_or~19 at LCCOMB_X28_Y29_N30
SD1L77 = SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] & SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] # !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] & SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] & !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] # !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] & !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] & ( SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] );


--SD1L67 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|reduce_or~0 at LCCOMB_X28_Y29_N12
SD1L67 = SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] & SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] # !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] & SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] & !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] # !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] & !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] & ( SD1L77 # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] );


--RD1L35 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|status_wr_strobe~11 at LCCOMB_X26_Y28_N24
RD1L35 = RD1L43 & LB1L2 & ( H1_M_alu_result[6] & H1_d_write );


--SD1L86 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|break_detect~39 at LCCOMB_X27_Y29_N16
SD1L86 = !RD1L35 & ( !SD1L67 & SD1_got_new_char # SD1_break_detect );


--PC1L13Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[5]~reg0 at LCFF_X34_Y10_N3
PC1L13Q = AMPP_FUNCTION(A1L01, PC1L23, PC1L39);


--NC1L321 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cfgdout[2]~38 at LCCOMB_X32_Y11_N28
NC1L321 = AMPP_FUNCTION(!NC1_MonAReg[3], !NC1_MonAReg[2], !NC1_MonAReg[4]);


--NC1L86 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~817 at LCCOMB_X32_Y11_N4
NC1L86 = AMPP_FUNCTION(!PC1L291, !NC1_MonAReg[10], !PC1L13Q, !NC1L321, !ZC1_q_b[2]);


--R1_fifo_wr is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_wr at LCFF_X25_Y14_N25
R1_fifo_wr = DFFEAS(R1L57, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--KD2_counter_comb_bita0 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita0 at LCCOMB_X25_Y12_N16
KD2_counter_comb_bita0_adder_eqn = ( KD2_safe_q[0] ) + ( VCC ) + ( GND );
KD2_counter_comb_bita0 = SUM(KD2_counter_comb_bita0_adder_eqn);

--KD2L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita0~COUT at LCCOMB_X25_Y12_N16
KD2L3_adder_eqn = ( KD2_safe_q[0] ) + ( VCC ) + ( GND );
KD2L3 = CARRY(KD2L3_adder_eqn);


--KD2_counter_comb_bita1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita1 at LCCOMB_X25_Y12_N18
KD2_counter_comb_bita1_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[1] ) + ( KD2L3 );
KD2_counter_comb_bita1 = SUM(KD2_counter_comb_bita1_adder_eqn);

--KD2L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita1~COUT at LCCOMB_X25_Y12_N18
KD2L7_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[1] ) + ( KD2L3 );
KD2L7 = CARRY(KD2L7_adder_eqn);


--KD2_counter_comb_bita2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita2 at LCCOMB_X25_Y12_N20
KD2_counter_comb_bita2_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[2] ) + ( KD2L7 );
KD2_counter_comb_bita2 = SUM(KD2_counter_comb_bita2_adder_eqn);

--KD2L11 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita2~COUT at LCCOMB_X25_Y12_N20
KD2L11_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[2] ) + ( KD2L7 );
KD2L11 = CARRY(KD2L11_adder_eqn);


--GD2_b_non_empty is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at LCFF_X25_Y14_N13
GD2_b_non_empty = DFFEAS(GD2L9, GLOBAL(VD1L2),  ,  ,  ,  ,  ,  ,  );


--R1_r_val is std_2s60:inst|jtag_uart:the_jtag_uart|r_val at LCFF_X23_Y14_N29
R1_r_val = DFFEAS(R1_rd_wfifo, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--AD1_r_ena1 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena1 at LCFF_X23_Y14_N25
AD1_r_ena1 = AMPP_FUNCTION(VD1L2, AD1L72, E1L4);


--R1_rd_wfifo is std_2s60:inst|jtag_uart:the_jtag_uart|rd_wfifo at LCCOMB_X23_Y14_N28
R1_rd_wfifo = GD2_b_non_empty & ( !AD1_rvalid0 & (!AD1_r_ena1 # !R1_r_val) );


--GD2L1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|_~28 at LCCOMB_X23_Y15_N28
GD2L1 = R1_rd_wfifo & ( !R1_fifo_wr ) # !R1_rd_wfifo & ( R1_fifo_wr );


--KD1_counter_comb_bita0 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita0 at LCCOMB_X23_Y11_N0
KD1_counter_comb_bita0_adder_eqn = ( KD1_safe_q[0] ) + ( VCC ) + ( GND );
KD1_counter_comb_bita0 = SUM(KD1_counter_comb_bita0_adder_eqn);

--KD1L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita0~COUT at LCCOMB_X23_Y11_N0
KD1L3_adder_eqn = ( KD1_safe_q[0] ) + ( VCC ) + ( GND );
KD1L3 = CARRY(KD1L3_adder_eqn);


--KD1_counter_comb_bita1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita1 at LCCOMB_X23_Y11_N2
KD1_counter_comb_bita1_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[1] ) + ( KD1L3 );
KD1_counter_comb_bita1 = SUM(KD1_counter_comb_bita1_adder_eqn);

--KD1L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita1~COUT at LCCOMB_X23_Y11_N2
KD1L7_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[1] ) + ( KD1L3 );
KD1L7 = CARRY(KD1L7_adder_eqn);


--KD1_counter_comb_bita2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita2 at LCCOMB_X23_Y11_N4
KD1_counter_comb_bita2_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[2] ) + ( KD1L7 );
KD1_counter_comb_bita2 = SUM(KD1_counter_comb_bita2_adder_eqn);

--KD1L11 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita2~COUT at LCCOMB_X23_Y11_N4
KD1L11_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[2] ) + ( KD1L7 );
KD1L11 = CARRY(KD1L11_adder_eqn);


--GD1L1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|_~28 at LCCOMB_X23_Y11_N24
GD1L1 = R1L17 & ( !R1_wr_rfifo ) # !R1L17 & ( R1_wr_rfifo );


--NC1L96 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~818 at LCCOMB_X32_Y12_N28
NC1L96 = AMPP_FUNCTION(!NC1_MonAReg[3], !NC1_MonAReg[4], !NC1_MonAReg[2]);


--NC1L91 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[3]~819 at LCCOMB_X32_Y11_N10
NC1L91 = AMPP_FUNCTION(!PC1L291, !NC1_MonAReg[10], !NC1_MonAReg[3], !NC1_MonAReg[4]);


--NC1L07 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~820 at LCCOMB_X33_Y11_N14
NC1L07 = AMPP_FUNCTION(!ZC1_q_b[18], !PC1L36Q, !NC1L96, !NC1L66, !NC1L91);


--K1L901 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[29]~1378 at LCCOMB_X26_Y12_N22
K1L901 = N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( M1_incoming_ext_flash_bus_data[5] & N1_incoming_ext_ram_bus_data[29] ) # !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( M1_incoming_ext_flash_bus_data[5] & (!N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[29]) ) # N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[29] ) # !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[29] );


--K1L011 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[29]~1379 at LCCOMB_X26_Y12_N2
K1L011 = K1L901 & PD1L03 & ( !CB1L34 # BB1_za_data[29] ) # K1L901 & !PD1L03 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[29]) );


--K1L111 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[29]~1380 at LCCOMB_X27_Y12_N24
K1L111 = CC1_oci_reg_01_addressed & K1L011 & ( !L1L8 # L1L81 # ZC1_q_a[29] ) # !CC1_oci_reg_01_addressed & K1L011 & ( !L1L8 # ZC1_q_a[29] & !L1L81 );


--K1L301 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[27]~1381 at LCCOMB_X24_Y11_N2
K1L301 = N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & M1_incoming_ext_flash_bus_data[3] & ( N1_incoming_ext_ram_bus_data[27] ) # !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & M1_incoming_ext_flash_bus_data[3] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[27] ) # N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !M1_incoming_ext_flash_bus_data[3] & ( N1_incoming_ext_ram_bus_data[27] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] ) # !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !M1_incoming_ext_flash_bus_data[3] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[27]) );


--K1L401 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[27]~1382 at LCCOMB_X28_Y12_N28
K1L401 = PD1L82 & ( K1L301 & (!CB1L34 # BB1_za_data[27]) ) # !PD1L82 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L301 & (!CB1L34 # BB1_za_data[27]) );


--K1L501 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[27]~1383 at LCCOMB_X29_Y12_N2
K1L501 = CC1_oci_reg_01_addressed & K1L401 & ( !L1L8 # L1L81 # ZC1_q_a[27] ) # !CC1_oci_reg_01_addressed & K1L401 & ( !L1L8 # ZC1_q_a[27] & !L1L81 );


--K1L211 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[30]~1384 at LCCOMB_X24_Y10_N22
K1L211 = M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[30] & M1_incoming_ext_flash_bus_data[6] ) # !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[30] ) # M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( M1_incoming_ext_flash_bus_data[6] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[30]) ) # !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[30] );


--K1L311 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[30]~1385 at LCCOMB_X25_Y13_N6
K1L311 = Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L211 & ( PD1L13 & (!CB1L34 # BB1_za_data[30]) ) # !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L211 & ( !CB1L34 # BB1_za_data[30] );


--K1L411 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[30]~1386 at LCCOMB_X25_Y13_N18
K1L411 = ZC1_q_a[30] & ( K1L311 & (!L1L8 # !L1L81 # CC1_oci_reg_01_addressed) ) # !ZC1_q_a[30] & ( K1L311 & (!L1L8 # CC1_oci_reg_01_addressed & L1L81) );


--K1L511 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[31]~1387 at LCCOMB_X23_Y10_N26
K1L511 = N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & M1_incoming_ext_flash_bus_data[7] & ( N1_incoming_ext_ram_bus_data[31] ) # !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & M1_incoming_ext_flash_bus_data[7] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[31] ) # N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !M1_incoming_ext_flash_bus_data[7] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & N1_incoming_ext_ram_bus_data[31] ) # !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !M1_incoming_ext_flash_bus_data[7] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[31]) );


--K1L611 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[31]~1388 at LCCOMB_X28_Y12_N26
K1L611 = PD1L23 & ( K1L511 & (!CB1L34 # BB1_za_data[31]) ) # !PD1L23 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L511 & (!CB1L34 # BB1_za_data[31]) );


--K1L711 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[31]~1389 at LCCOMB_X29_Y13_N12
K1L711 = K1L611 & ( !L1L8 # !L1L81 & ZC1_q_a[31] # L1L81 & (CC1_oci_reg_01_addressed) );


--K1L601 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[28]~1390 at LCCOMB_X25_Y10_N2
K1L601 = M1_incoming_ext_flash_bus_data[4] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[28] ) # !M1_incoming_ext_flash_bus_data[4] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[28]) );


--K1L701 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[28]~1391 at LCCOMB_X29_Y11_N2
K1L701 = K1L601 & PD1L92 & ( !CB1L34 # BB1_za_data[28] ) # K1L601 & !PD1L92 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[28]) );


--K1L801 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[28]~1392 at LCCOMB_X29_Y11_N10
K1L801 = K1L701 & CC1_oci_reg_01_addressed & ( !L1L8 # ZC1_q_a[28] # L1L81 ) # K1L701 & !CC1_oci_reg_01_addressed & ( !L1L8 # !L1L81 & ZC1_q_a[28] );


--K1_dbs_latent_8_reg_segment_1[0] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[0] at LCFF_X24_Y19_N1
K1_dbs_latent_8_reg_segment_1[0] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L3, M1_incoming_ext_flash_bus_data[0],  ,  , VCC);


--K1L64 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[8]~1393 at LCCOMB_X24_Y19_N0
K1L64 = K1_dbs_latent_8_reg_segment_1[0] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[8] ) # K1_dbs_latent_8_reg_segment_1[0] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[8] ) # !K1_dbs_latent_8_reg_segment_1[0] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[8] );


--K1L74 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[8]~1394 at LCCOMB_X24_Y19_N20
K1L74 = CB1L34 & PD1L9 & ( K1L64 & BB1_za_data[8] ) # !CB1L34 & PD1L9 & ( K1L64 ) # CB1L34 & !PD1L9 & ( K1L64 & BB1_za_data[8] & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register ) # !CB1L34 & !PD1L9 & ( K1L64 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register );


--K1L84 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[8]~1395 at LCCOMB_X25_Y19_N28
K1L84 = K1L74 & ( !L1L8 # !L1L81 & ZC1_q_a[8] # L1L81 & (CC1_oci_reg_01_addressed) );


--PC1L54Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[12]~reg0 at LCFF_X34_Y11_N3
PC1L54Q = AMPP_FUNCTION(A1L01, PC1L64, PC1L39);


--NC1L221 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cfgdout[1]~39 at LCCOMB_X32_Y11_N20
NC1L221 = AMPP_FUNCTION(!NC1_MonAReg[3], !NC1_MonAReg[2], !NC1_MonAReg[4]);


--NC1L17 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~821 at LCCOMB_X32_Y11_N22
NC1L17 = AMPP_FUNCTION(!NC1L221, !NC1_MonAReg[10], !ZC1_q_b[9], !PC1L54Q, !PC1L291);


--AD1_wdata[1] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1] at LCFF_X21_Y13_N29
AD1_wdata[1] = AMPP_FUNCTION(A1L6, AD1_td_shift[5], !D1L3, GND, AD1L49);


--SD1L47 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|framing_error~92 at LCCOMB_X28_Y29_N26
SD1L47 = SD1_framing_error & !RD1L35 # !SD1_framing_error & !RD1L35 & ( SD1L67 & SD1_got_new_char & !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] );


--FB1_force_reload is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|force_reload at LCFF_X26_Y29_N17
FB1_force_reload = DFFEAS(FB1L191, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--FB1L831 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_running~82 at LCCOMB_X26_Y29_N18
FB1L831 = FB1_counter_is_zero & ( !FB1_force_reload & FB1_counter_is_running & FB1_control_register[1] ) # !FB1_counter_is_zero & ( !FB1_force_reload & FB1_counter_is_running );


--FB1L931 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_running~83 at LCCOMB_X26_Y29_N22
FB1L931 = FB1L831 & FB1_control_wr_strobe & ( !H1_M_st_data[3] # H1_M_st_data[2] ) # !FB1L831 & FB1_control_wr_strobe & ( H1_M_st_data[2] ) # FB1L831 & !FB1_control_wr_strobe;


--P1_force_reload is std_2s60:inst|high_res_timer:the_high_res_timer|force_reload at LCFF_X25_Y27_N3
P1_force_reload = DFFEAS(P1L891, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--P1L831 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_running~82 at LCCOMB_X24_Y26_N18
P1L831 = !P1_force_reload & ( P1_counter_is_running & (!P1_counter_is_zero # P1_control_register[1]) );


--P1L931 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_running~83 at LCCOMB_X24_Y26_N16
P1L931 = P1_control_wr_strobe & ( !H1_M_st_data[3] & P1L831 # H1_M_st_data[2] ) # !P1_control_wr_strobe & ( P1L831 );


--PC1_sr[25] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[25] at LCFF_X33_Y12_N3
PC1_sr[25] = AMPP_FUNCTION(A1L6, PC1L161, !D1L3, PC1L621);


--PC1L92Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[4]~reg0 at LCFF_X33_Y11_N1
PC1L92Q = AMPP_FUNCTION(A1L01, PC1L03, PC1L39);


--NC1L27 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~822 at LCCOMB_X32_Y11_N18
NC1L27 = AMPP_FUNCTION(!PC1L291, !NC1_MonAReg[10], !PC1L92Q, !ZC1_q_b[1], !NC1L221);


--K1_dbs_latent_8_reg_segment_0[7] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[7] at LCFF_X23_Y17_N29
K1_dbs_latent_8_reg_segment_0[7] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L2, M1_incoming_ext_flash_bus_data[7],  ,  , VCC);


--K1L34 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[7]~1396 at LCCOMB_X23_Y17_N28
K1L34 = K1_dbs_latent_8_reg_segment_0[7] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[7] ) # K1_dbs_latent_8_reg_segment_0[7] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[7] ) # !K1_dbs_latent_8_reg_segment_0[7] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[7] );


--K1L44 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[7]~1397 at LCCOMB_X23_Y18_N8
K1L44 = BB1_za_data[7] & PD1L8 & ( K1L34 ) # !BB1_za_data[7] & PD1L8 & ( !CB1L34 & K1L34 ) # BB1_za_data[7] & !PD1L8 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L34 ) # !BB1_za_data[7] & !PD1L8 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & !CB1L34 & K1L34 );


--K1L54 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[7]~1398 at LCCOMB_X23_Y17_N20
K1L54 = CC1_oci_reg_01_addressed & ( K1L44 & (!L1L8 # L1L81 # ZC1_q_a[7]) ) # !CC1_oci_reg_01_addressed & ( K1L44 & (!L1L8 # ZC1_q_a[7] & !L1L81) );


--NC1L521 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|reduce_nor~0 at LCCOMB_X32_Y11_N12
NC1L521 = AMPP_FUNCTION(!NC1_MonAReg[3], !NC1_MonAReg[2], !NC1_MonAReg[4]);


--NC1L37 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~823 at LCCOMB_X32_Y11_N14
NC1L37 = AMPP_FUNCTION(!NC1L521, !PC1L27Q, !NC1_MonAReg[10], !ZC1_q_b[24], !PC1L291);


--SD1L19 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_overrun~39 at LCCOMB_X27_Y29_N4
SD1L19 = !RD1L35 & ( SD1_rx_char_ready & SD1_got_new_char # SD1_rx_overrun );


--LB1_d1_reasons_to_wait is std_2s60:inst|uart1_s1_arbitrator:the_uart1_s1|d1_reasons_to_wait at LCFF_X25_Y20_N5
LB1_d1_reasons_to_wait = DFFEAS(LB1L4, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--TD1L47 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_wr_strobe_onset~14 at LCCOMB_X26_Y19_N30
TD1L47 = RD1L23 & ( !H1_M_alu_result[5] & H1_d_write & !LB1_d1_reasons_to_wait & V1L1 );


--TD1L96 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_overrun~39 at LCCOMB_X27_Y29_N20
TD1L96 = TD1_tx_overrun & !RD1L35 # !TD1_tx_overrun & !RD1L35 & ( TD1_tx_ready & TD1L47 );


--PC1L34Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[11]~reg0 at LCFF_X34_Y12_N13
PC1L34Q = AMPP_FUNCTION(A1L01, PC1L44, PC1L39);


--AD1_wdata[0] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0] at LCFF_X23_Y13_N1
AD1_wdata[0] = AMPP_FUNCTION(A1L6, altera_internal_jtag, !D1L3, GND, AD1L29);


--PC1L72Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[3]~reg0 at LCFF_X34_Y11_N11
PC1L72Q = AMPP_FUNCTION(A1L01, PC1L82, PC1L39);


--K1_dbs_latent_8_reg_segment_0[6] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[6] at LCFF_X25_Y10_N17
K1_dbs_latent_8_reg_segment_0[6] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L2, M1_incoming_ext_flash_bus_data[6],  ,  , VCC);


--K1L04 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[6]~1399 at LCCOMB_X25_Y10_N16
K1L04 = K1_dbs_latent_8_reg_segment_0[6] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[6] ) # K1_dbs_latent_8_reg_segment_0[6] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[6] ) # !K1_dbs_latent_8_reg_segment_0[6] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[6] );


--K1L14 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[6]~1400 at LCCOMB_X23_Y21_N22
K1L14 = K1L04 & PD1L7 # K1L04 & !PD1L7 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register );


--K1L24 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[6]~1401 at LCCOMB_X23_Y21_N4
K1L24 = K1L14 & K1L121 & ( !CB1L34 # BB1_za_data[6] ) # K1L14 & !K1L121 & ( !L1L8 & (!CB1L34 # BB1_za_data[6]) );


--K1_dbs_latent_8_reg_segment_2[5] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[5] at LCFF_X25_Y11_N13
K1_dbs_latent_8_reg_segment_2[5] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L4, M1_incoming_ext_flash_bus_data[5],  ,  , VCC);


--K1L58 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[21]~1402 at LCCOMB_X25_Y11_N12
K1L58 = N1_incoming_ext_ram_bus_data[21] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # K1_dbs_latent_8_reg_segment_2[5] ) # !N1_incoming_ext_ram_bus_data[21] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # K1_dbs_latent_8_reg_segment_2[5]) );


--K1L68 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[21]~1403 at LCCOMB_X24_Y12_N24
K1L68 = PD1L22 & Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & ( K1L58 & (!CB1L34 # BB1_za_data[21]) ) # PD1L22 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & ( K1L58 & (!CB1L34 # BB1_za_data[21]) ) # !PD1L22 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & ( K1L58 & (!CB1L34 # BB1_za_data[21]) );


--K1L78 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[21]~1404 at LCCOMB_X29_Y13_N30
K1L78 = CC1_oci_reg_01_addressed & K1L68 & ( !L1L8 # L1L81 # ZC1_q_a[21] ) # !CC1_oci_reg_01_addressed & K1L68 & ( !L1L8 # ZC1_q_a[21] & !L1L81 );


--NC1L47 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~824 at LCCOMB_X32_Y11_N26
NC1L47 = AMPP_FUNCTION(!PC1L291, !NC1_MonAReg[10], !PC1L87Q, !NC1L321, !ZC1_q_b[27]);


--PC1L94Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[14]~reg0 at LCFF_X33_Y11_N5
PC1L94Q = AMPP_FUNCTION(A1L01, PC1L05, PC1L39);


--NC1L57 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~825 at LCCOMB_X32_Y11_N2
NC1L57 = AMPP_FUNCTION(!NC1L221, !PC1L94Q, !NC1_MonAReg[10], !ZC1_q_b[11], !PC1L291);


--AD1_wdata[3] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3] at LCFF_X20_Y13_N9
AD1_wdata[3] = AMPP_FUNCTION(A1L6, AD1L79, !D1L3, AD1L49);


--PC1L33Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[6]~reg0 at LCFF_X34_Y11_N15
PC1L33Q = AMPP_FUNCTION(A1L01, PC1L43, PC1L39);


--NC1L67 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~826 at LCCOMB_X33_Y11_N28
NC1L67 = AMPP_FUNCTION(!NC1L321, !ZC1_q_b[3], !NC1L66, !PC1L33Q, !NC1L521, !NC1L91);


--KD2_counter_comb_bita3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita3 at LCCOMB_X25_Y12_N22
KD2_counter_comb_bita3_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[3] ) + ( KD2L11 );
KD2_counter_comb_bita3 = SUM(KD2_counter_comb_bita3_adder_eqn);

--KD2L51 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita3~COUT at LCCOMB_X25_Y12_N22
KD2L51_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[3] ) + ( KD2L11 );
KD2L51 = CARRY(KD2L51_adder_eqn);


--KD1_counter_comb_bita3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita3 at LCCOMB_X23_Y11_N6
KD1_counter_comb_bita3_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[3] ) + ( KD1L11 );
KD1_counter_comb_bita3 = SUM(KD1_counter_comb_bita3_adder_eqn);

--KD1L51 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita3~COUT at LCCOMB_X23_Y11_N6
KD1L51_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[3] ) + ( KD1L11 );
KD1L51 = CARRY(KD1L51_adder_eqn);


--K1_dbs_latent_8_reg_segment_1[1] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[1] at LCFF_X23_Y19_N13
K1_dbs_latent_8_reg_segment_1[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L3, M1_incoming_ext_flash_bus_data[1],  ,  , VCC);


--K1L94 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[9]~1405 at LCCOMB_X23_Y19_N12
K1L94 = K1_dbs_latent_8_reg_segment_1[1] & ( !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[9] ) # !K1_dbs_latent_8_reg_segment_1[1] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[9]) );


--K1L05 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[9]~1406 at LCCOMB_X23_Y19_N22
K1L05 = PD1L01 & BB1_za_data[9] & ( K1L94 ) # !PD1L01 & BB1_za_data[9] & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L94 ) # PD1L01 & !BB1_za_data[9] & ( !CB1L34 & K1L94 ) # !PD1L01 & !BB1_za_data[9] & ( !CB1L34 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L94 );


--K1L15 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[9]~1407 at LCCOMB_X23_Y19_N18
K1L15 = ZC1_q_a[9] & CC1_oci_reg_01_addressed & ( K1L05 ) # !ZC1_q_a[9] & CC1_oci_reg_01_addressed & ( K1L05 & (!L1L8 # L1L81) ) # ZC1_q_a[9] & !CC1_oci_reg_01_addressed & ( K1L05 & (!L1L8 # !L1L81) ) # !ZC1_q_a[9] & !CC1_oci_reg_01_addressed & ( !L1L8 & K1L05 );


--P1L2 is std_2s60:inst|high_res_timer:the_high_res_timer|add~519 at LCCOMB_X23_Y28_N0
P1L2_adder_eqn = ( P1_internal_counter[0] ) + ( VCC ) + ( GND );
P1L2 = SUM(P1L2_adder_eqn);

--P1L3 is std_2s60:inst|high_res_timer:the_high_res_timer|add~520 at LCCOMB_X23_Y28_N0
P1L3_adder_eqn = ( P1_internal_counter[0] ) + ( VCC ) + ( GND );
P1L3 = CARRY(P1L3_adder_eqn);


--P1L6 is std_2s60:inst|high_res_timer:the_high_res_timer|add~523 at LCCOMB_X23_Y28_N2
P1L6_adder_eqn = ( P1_internal_counter[1] ) + ( VCC ) + ( P1L3 );
P1L6 = SUM(P1L6_adder_eqn);

--P1L7 is std_2s60:inst|high_res_timer:the_high_res_timer|add~524 at LCCOMB_X23_Y28_N2
P1L7_adder_eqn = ( P1_internal_counter[1] ) + ( VCC ) + ( P1L3 );
P1L7 = CARRY(P1L7_adder_eqn);


--P1L01 is std_2s60:inst|high_res_timer:the_high_res_timer|add~527 at LCCOMB_X23_Y28_N4
P1L01_adder_eqn = ( P1_internal_counter[2] ) + ( VCC ) + ( P1L7 );
P1L01 = SUM(P1L01_adder_eqn);

--P1L11 is std_2s60:inst|high_res_timer:the_high_res_timer|add~528 at LCCOMB_X23_Y28_N4
P1L11_adder_eqn = ( P1_internal_counter[2] ) + ( VCC ) + ( P1L7 );
P1L11 = CARRY(P1L11_adder_eqn);


--P1L41 is std_2s60:inst|high_res_timer:the_high_res_timer|add~531 at LCCOMB_X23_Y28_N6
P1L41_adder_eqn = ( P1_internal_counter[3] ) + ( VCC ) + ( P1L11 );
P1L41 = SUM(P1L41_adder_eqn);

--P1L51 is std_2s60:inst|high_res_timer:the_high_res_timer|add~532 at LCCOMB_X23_Y28_N6
P1L51_adder_eqn = ( P1_internal_counter[3] ) + ( VCC ) + ( P1L11 );
P1L51 = CARRY(P1L51_adder_eqn);


--P1L81 is std_2s60:inst|high_res_timer:the_high_res_timer|add~535 at LCCOMB_X23_Y28_N8
P1L81_adder_eqn = ( P1_internal_counter[4] ) + ( VCC ) + ( P1L51 );
P1L81 = SUM(P1L81_adder_eqn);

--P1L91 is std_2s60:inst|high_res_timer:the_high_res_timer|add~536 at LCCOMB_X23_Y28_N8
P1L91_adder_eqn = ( P1_internal_counter[4] ) + ( VCC ) + ( P1L51 );
P1L91 = CARRY(P1L91_adder_eqn);


--P1L22 is std_2s60:inst|high_res_timer:the_high_res_timer|add~539 at LCCOMB_X23_Y28_N10
P1L22_adder_eqn = ( !P1_internal_counter[5] ) + ( VCC ) + ( P1L91 );
P1L22 = SUM(P1L22_adder_eqn);

--P1L32 is std_2s60:inst|high_res_timer:the_high_res_timer|add~540 at LCCOMB_X23_Y28_N10
P1L32_adder_eqn = ( !P1_internal_counter[5] ) + ( VCC ) + ( P1L91 );
P1L32 = CARRY(P1L32_adder_eqn);


--P1L62 is std_2s60:inst|high_res_timer:the_high_res_timer|add~543 at LCCOMB_X23_Y28_N12
P1L62_adder_eqn = ( P1_internal_counter[6] ) + ( VCC ) + ( P1L32 );
P1L62 = SUM(P1L62_adder_eqn);

--P1L72 is std_2s60:inst|high_res_timer:the_high_res_timer|add~544 at LCCOMB_X23_Y28_N12
P1L72_adder_eqn = ( P1_internal_counter[6] ) + ( VCC ) + ( P1L32 );
P1L72 = CARRY(P1L72_adder_eqn);


--P1L03 is std_2s60:inst|high_res_timer:the_high_res_timer|add~547 at LCCOMB_X23_Y28_N14
P1L03_adder_eqn = ( !P1_internal_counter[7] ) + ( VCC ) + ( P1L72 );
P1L03 = SUM(P1L03_adder_eqn);

--P1L13 is std_2s60:inst|high_res_timer:the_high_res_timer|add~548 at LCCOMB_X23_Y28_N14
P1L13_adder_eqn = ( !P1_internal_counter[7] ) + ( VCC ) + ( P1L72 );
P1L13 = CARRY(P1L13_adder_eqn);


--P1L43 is std_2s60:inst|high_res_timer:the_high_res_timer|add~551 at LCCOMB_X23_Y28_N16
P1L43_adder_eqn = ( P1_internal_counter[8] ) + ( VCC ) + ( P1L13 );
P1L43 = SUM(P1L43_adder_eqn);

--P1L53 is std_2s60:inst|high_res_timer:the_high_res_timer|add~552 at LCCOMB_X23_Y28_N16
P1L53_adder_eqn = ( P1_internal_counter[8] ) + ( VCC ) + ( P1L13 );
P1L53 = CARRY(P1L53_adder_eqn);


--P1L83 is std_2s60:inst|high_res_timer:the_high_res_timer|add~555 at LCCOMB_X23_Y28_N18
P1L83_adder_eqn = ( VCC ) + ( !P1_internal_counter[9] ) + ( P1L53 );
P1L83 = SUM(P1L83_adder_eqn);

--P1L93 is std_2s60:inst|high_res_timer:the_high_res_timer|add~556 at LCCOMB_X23_Y28_N18
P1L93_adder_eqn = ( VCC ) + ( !P1_internal_counter[9] ) + ( P1L53 );
P1L93 = CARRY(P1L93_adder_eqn);


--P1L24 is std_2s60:inst|high_res_timer:the_high_res_timer|add~559 at LCCOMB_X23_Y28_N20
P1L24_adder_eqn = ( VCC ) + ( !P1_internal_counter[10] ) + ( P1L93 );
P1L24 = SUM(P1L24_adder_eqn);

--P1L34 is std_2s60:inst|high_res_timer:the_high_res_timer|add~560 at LCCOMB_X23_Y28_N20
P1L34_adder_eqn = ( VCC ) + ( !P1_internal_counter[10] ) + ( P1L93 );
P1L34 = CARRY(P1L34_adder_eqn);


--P1L64 is std_2s60:inst|high_res_timer:the_high_res_timer|add~563 at LCCOMB_X23_Y28_N22
P1L64_adder_eqn = ( P1_internal_counter[11] ) + ( VCC ) + ( P1L34 );
P1L64 = SUM(P1L64_adder_eqn);

--P1L74 is std_2s60:inst|high_res_timer:the_high_res_timer|add~564 at LCCOMB_X23_Y28_N22
P1L74_adder_eqn = ( P1_internal_counter[11] ) + ( VCC ) + ( P1L34 );
P1L74 = CARRY(P1L74_adder_eqn);


--P1L05 is std_2s60:inst|high_res_timer:the_high_res_timer|add~567 at LCCOMB_X23_Y28_N24
P1L05_adder_eqn = ( P1_internal_counter[12] ) + ( VCC ) + ( P1L74 );
P1L05 = SUM(P1L05_adder_eqn);

--P1L15 is std_2s60:inst|high_res_timer:the_high_res_timer|add~568 at LCCOMB_X23_Y28_N24
P1L15_adder_eqn = ( P1_internal_counter[12] ) + ( VCC ) + ( P1L74 );
P1L15 = CARRY(P1L15_adder_eqn);


--P1L45 is std_2s60:inst|high_res_timer:the_high_res_timer|add~571 at LCCOMB_X23_Y28_N26
P1L45_adder_eqn = ( P1_internal_counter[13] ) + ( VCC ) + ( P1L15 );
P1L45 = SUM(P1L45_adder_eqn);

--P1L55 is std_2s60:inst|high_res_timer:the_high_res_timer|add~572 at LCCOMB_X23_Y28_N26
P1L55_adder_eqn = ( P1_internal_counter[13] ) + ( VCC ) + ( P1L15 );
P1L55 = CARRY(P1L55_adder_eqn);


--P1L85 is std_2s60:inst|high_res_timer:the_high_res_timer|add~575 at LCCOMB_X23_Y28_N28
P1L85_adder_eqn = ( P1_internal_counter[14] ) + ( VCC ) + ( P1L55 );
P1L85 = SUM(P1L85_adder_eqn);

--P1L95 is std_2s60:inst|high_res_timer:the_high_res_timer|add~576 at LCCOMB_X23_Y28_N28
P1L95_adder_eqn = ( P1_internal_counter[14] ) + ( VCC ) + ( P1L55 );
P1L95 = CARRY(P1L95_adder_eqn);


--P1L26 is std_2s60:inst|high_res_timer:the_high_res_timer|add~579 at LCCOMB_X23_Y28_N30
P1L26_adder_eqn = ( !P1_internal_counter[15] ) + ( VCC ) + ( P1L95 );
P1L26 = SUM(P1L26_adder_eqn);

--P1L36 is std_2s60:inst|high_res_timer:the_high_res_timer|add~580 at LCCOMB_X23_Y28_N30
P1L36_adder_eqn = ( !P1_internal_counter[15] ) + ( VCC ) + ( P1L95 );
P1L36 = CARRY(P1L36_adder_eqn);


--P1L66 is std_2s60:inst|high_res_timer:the_high_res_timer|add~583 at LCCOMB_X23_Y27_N0
P1L66_adder_eqn = ( !P1_internal_counter[16] ) + ( VCC ) + ( P1L36 );
P1L66 = SUM(P1L66_adder_eqn);

--P1L76 is std_2s60:inst|high_res_timer:the_high_res_timer|add~584 at LCCOMB_X23_Y27_N0
P1L76_adder_eqn = ( !P1_internal_counter[16] ) + ( VCC ) + ( P1L36 );
P1L76 = CARRY(P1L76_adder_eqn);


--P1L07 is std_2s60:inst|high_res_timer:the_high_res_timer|add~587 at LCCOMB_X23_Y27_N2
P1L07_adder_eqn = ( P1_internal_counter[17] ) + ( VCC ) + ( P1L76 );
P1L07 = SUM(P1L07_adder_eqn);

--P1L17 is std_2s60:inst|high_res_timer:the_high_res_timer|add~588 at LCCOMB_X23_Y27_N2
P1L17_adder_eqn = ( P1_internal_counter[17] ) + ( VCC ) + ( P1L76 );
P1L17 = CARRY(P1L17_adder_eqn);


--P1L47 is std_2s60:inst|high_res_timer:the_high_res_timer|add~591 at LCCOMB_X23_Y27_N4
P1L47_adder_eqn = ( P1_internal_counter[18] ) + ( VCC ) + ( P1L17 );
P1L47 = SUM(P1L47_adder_eqn);

--P1L57 is std_2s60:inst|high_res_timer:the_high_res_timer|add~592 at LCCOMB_X23_Y27_N4
P1L57_adder_eqn = ( P1_internal_counter[18] ) + ( VCC ) + ( P1L17 );
P1L57 = CARRY(P1L57_adder_eqn);


--P1L87 is std_2s60:inst|high_res_timer:the_high_res_timer|add~595 at LCCOMB_X23_Y27_N6
P1L87_adder_eqn = ( P1_internal_counter[19] ) + ( VCC ) + ( P1L57 );
P1L87 = SUM(P1L87_adder_eqn);

--P1L97 is std_2s60:inst|high_res_timer:the_high_res_timer|add~596 at LCCOMB_X23_Y27_N6
P1L97_adder_eqn = ( P1_internal_counter[19] ) + ( VCC ) + ( P1L57 );
P1L97 = CARRY(P1L97_adder_eqn);


--P1L031 is std_2s60:inst|high_res_timer:the_high_res_timer|always0~1 at LCCOMB_X23_Y26_N24
P1L031 = P1_counter_is_zero # !P1_counter_is_zero & ( P1_force_reload );


--P1L921 is std_2s60:inst|high_res_timer:the_high_res_timer|always0~0 at LCCOMB_X24_Y26_N2
P1L921 = P1_counter_is_running # !P1_counter_is_running & ( P1_force_reload );


--P1L232 is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter~461 at LCCOMB_X23_Y26_N0
P1L232 = P1L031 & P1L66 & ( P1_period_h_register[0] ) # P1L031 & !P1L66 & ( P1_period_h_register[0] ) # !P1L031 & !P1L66;


--P1L28 is std_2s60:inst|high_res_timer:the_high_res_timer|add~599 at LCCOMB_X23_Y27_N8
P1L28_adder_eqn = ( P1_internal_counter[20] ) + ( VCC ) + ( P1L97 );
P1L28 = SUM(P1L28_adder_eqn);

--P1L38 is std_2s60:inst|high_res_timer:the_high_res_timer|add~600 at LCCOMB_X23_Y27_N8
P1L38_adder_eqn = ( P1_internal_counter[20] ) + ( VCC ) + ( P1L97 );
P1L38 = CARRY(P1L38_adder_eqn);


--P1L68 is std_2s60:inst|high_res_timer:the_high_res_timer|add~603 at LCCOMB_X23_Y27_N10
P1L68_adder_eqn = ( P1_internal_counter[21] ) + ( VCC ) + ( P1L38 );
P1L68 = SUM(P1L68_adder_eqn);

--P1L78 is std_2s60:inst|high_res_timer:the_high_res_timer|add~604 at LCCOMB_X23_Y27_N10
P1L78_adder_eqn = ( P1_internal_counter[21] ) + ( VCC ) + ( P1L38 );
P1L78 = CARRY(P1L78_adder_eqn);


--P1L09 is std_2s60:inst|high_res_timer:the_high_res_timer|add~607 at LCCOMB_X23_Y27_N12
P1L09_adder_eqn = ( P1_internal_counter[22] ) + ( VCC ) + ( P1L78 );
P1L09 = SUM(P1L09_adder_eqn);

--P1L19 is std_2s60:inst|high_res_timer:the_high_res_timer|add~608 at LCCOMB_X23_Y27_N12
P1L19_adder_eqn = ( P1_internal_counter[22] ) + ( VCC ) + ( P1L78 );
P1L19 = CARRY(P1L19_adder_eqn);


--P1L49 is std_2s60:inst|high_res_timer:the_high_res_timer|add~611 at LCCOMB_X23_Y27_N14
P1L49_adder_eqn = ( P1_internal_counter[23] ) + ( VCC ) + ( P1L19 );
P1L49 = SUM(P1L49_adder_eqn);

--P1L59 is std_2s60:inst|high_res_timer:the_high_res_timer|add~612 at LCCOMB_X23_Y27_N14
P1L59_adder_eqn = ( P1_internal_counter[23] ) + ( VCC ) + ( P1L19 );
P1L59 = CARRY(P1L59_adder_eqn);


--P1L89 is std_2s60:inst|high_res_timer:the_high_res_timer|add~615 at LCCOMB_X23_Y27_N16
P1L89_adder_eqn = ( P1_internal_counter[24] ) + ( VCC ) + ( P1L59 );
P1L89 = SUM(P1L89_adder_eqn);

--P1L99 is std_2s60:inst|high_res_timer:the_high_res_timer|add~616 at LCCOMB_X23_Y27_N16
P1L99_adder_eqn = ( P1_internal_counter[24] ) + ( VCC ) + ( P1L59 );
P1L99 = CARRY(P1L99_adder_eqn);


--P1L201 is std_2s60:inst|high_res_timer:the_high_res_timer|add~619 at LCCOMB_X23_Y27_N18
P1L201_adder_eqn = ( P1_internal_counter[25] ) + ( VCC ) + ( P1L99 );
P1L201 = SUM(P1L201_adder_eqn);

--P1L301 is std_2s60:inst|high_res_timer:the_high_res_timer|add~620 at LCCOMB_X23_Y27_N18
P1L301_adder_eqn = ( P1_internal_counter[25] ) + ( VCC ) + ( P1L99 );
P1L301 = CARRY(P1L301_adder_eqn);


--P1L601 is std_2s60:inst|high_res_timer:the_high_res_timer|add~623 at LCCOMB_X23_Y27_N20
P1L601_adder_eqn = ( P1_internal_counter[26] ) + ( VCC ) + ( P1L301 );
P1L601 = SUM(P1L601_adder_eqn);

--P1L701 is std_2s60:inst|high_res_timer:the_high_res_timer|add~624 at LCCOMB_X23_Y27_N20
P1L701_adder_eqn = ( P1_internal_counter[26] ) + ( VCC ) + ( P1L301 );
P1L701 = CARRY(P1L701_adder_eqn);


--P1L011 is std_2s60:inst|high_res_timer:the_high_res_timer|add~627 at LCCOMB_X23_Y27_N22
P1L011_adder_eqn = ( P1_internal_counter[27] ) + ( VCC ) + ( P1L701 );
P1L011 = SUM(P1L011_adder_eqn);

--P1L111 is std_2s60:inst|high_res_timer:the_high_res_timer|add~628 at LCCOMB_X23_Y27_N22
P1L111_adder_eqn = ( P1_internal_counter[27] ) + ( VCC ) + ( P1L701 );
P1L111 = CARRY(P1L111_adder_eqn);


--P1L411 is std_2s60:inst|high_res_timer:the_high_res_timer|add~631 at LCCOMB_X23_Y27_N24
P1L411_adder_eqn = ( P1_internal_counter[28] ) + ( VCC ) + ( P1L111 );
P1L411 = SUM(P1L411_adder_eqn);

--P1L511 is std_2s60:inst|high_res_timer:the_high_res_timer|add~632 at LCCOMB_X23_Y27_N24
P1L511_adder_eqn = ( P1_internal_counter[28] ) + ( VCC ) + ( P1L111 );
P1L511 = CARRY(P1L511_adder_eqn);


--P1L811 is std_2s60:inst|high_res_timer:the_high_res_timer|add~635 at LCCOMB_X23_Y27_N26
P1L811_adder_eqn = ( P1_internal_counter[29] ) + ( VCC ) + ( P1L511 );
P1L811 = SUM(P1L811_adder_eqn);

--P1L911 is std_2s60:inst|high_res_timer:the_high_res_timer|add~636 at LCCOMB_X23_Y27_N26
P1L911_adder_eqn = ( P1_internal_counter[29] ) + ( VCC ) + ( P1L511 );
P1L911 = CARRY(P1L911_adder_eqn);


--P1L221 is std_2s60:inst|high_res_timer:the_high_res_timer|add~639 at LCCOMB_X23_Y27_N28
P1L221_adder_eqn = ( P1_internal_counter[30] ) + ( VCC ) + ( P1L911 );
P1L221 = SUM(P1L221_adder_eqn);

--P1L321 is std_2s60:inst|high_res_timer:the_high_res_timer|add~640 at LCCOMB_X23_Y27_N28
P1L321_adder_eqn = ( P1_internal_counter[30] ) + ( VCC ) + ( P1L911 );
P1L321 = CARRY(P1L321_adder_eqn);


--P1L332 is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter~462 at LCCOMB_X24_Y28_N20
P1L332 = P1L031 & ( P1_period_l_register[10] ) # !P1L031 & ( !P1L24 );


--P1L432 is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter~463 at LCCOMB_X24_Y28_N26
P1L432 = !P1L031 & (!P1L83) # P1L031 & P1_period_l_register[9];


--P1L532 is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter~464 at LCCOMB_X24_Y27_N0
P1L532 = P1L031 & ( P1_period_l_register[5] ) # !P1L031 & ( !P1L22 );


--P1L621 is std_2s60:inst|high_res_timer:the_high_res_timer|add~643 at LCCOMB_X23_Y27_N30
P1L621_adder_eqn = ( P1_internal_counter[31] ) + ( VCC ) + ( P1L321 );
P1L621 = SUM(P1L621_adder_eqn);


--P1L632 is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter~465 at LCCOMB_X24_Y28_N16
P1L632 = P1L031 & ( P1_period_l_register[7] ) # !P1L031 & ( !P1L03 );


--P1L732 is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter~466 at LCCOMB_X24_Y28_N0
P1L732 = P1L031 & ( P1_period_l_register[15] ) # !P1L031 & ( !P1L26 );


--BE1_w_anode18w[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|w_anode18w[3] at LCCOMB_X34_Y15_N12
BE1_w_anode18w[3] = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !WD8_Q[1], !WD8_Q[3], !D1_jtag_debug_mode_usr0, !WD8_Q[2]);


--BE1_w_anode28w[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|w_anode28w[3] at LCCOMB_X34_Y15_N20
BE1_w_anode28w[3] = AMPP_FUNCTION(!WD8_Q[1], !WD8_Q[3], !D1_jtag_debug_mode_usr1, !D1_jtag_debug_mode_usr0, !WD8_Q[2]);


--PC1L5 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|Decoder~27 at LCCOMB_X34_Y14_N12
PC1L5 = AMPP_FUNCTION(!WD1_Q[0], !WD1_Q[1]);


--PC1_sr[37] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[37] at LCFF_X33_Y13_N17
PC1_sr[37] = AMPP_FUNCTION(A1L6, PC1L261, !D1L3, PC1L841);


--PC1L651 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~983 at LCCOMB_X33_Y13_N24
PC1L651 = AMPP_FUNCTION(!PC1_sr[37], !PC1L8);


--PC1L841 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[36]~984 at LCCOMB_X32_Y14_N24
PC1L841 = AMPP_FUNCTION(!PC1_ir[0], !PC1L8, !PC1_ir[1], !PC1L741);


--PC1L09Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[37]~reg0 at LCFF_X33_Y14_N7
PC1L09Q = AMPP_FUNCTION(A1L01, PC1_sr[37], GND, PC1L39);


--PC1L98Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[36]~reg0 at LCFF_X33_Y14_N3
PC1L98Q = AMPP_FUNCTION(A1L01, PC1_sr[36], GND, PC1L39);


--DC1L02 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[17]~242 at LCCOMB_X33_Y13_N8
DC1L02 = AMPP_FUNCTION(!PC1_ir[0], !PC1_jxdr, !PC1_ir[1]);


--DC1L12 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[17]~243 at LCCOMB_X33_Y14_N2
DC1L12 = AMPP_FUNCTION(!PC1L09Q, !PC1L98Q, !DC1L02);


--DC1_break_readreg[18] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[18] at LCFF_X34_Y13_N5
DC1_break_readreg[18] = AMPP_FUNCTION(VD1L2, PC1L75Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L751 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~985 at LCCOMB_X33_Y13_N26
PC1L751 = AMPP_FUNCTION(!PC1L121, !PC1_sr[20], !PC1L221, !NC1_MonDReg[18], !DC1_break_readreg[18]);


--DC1_break_readreg[17] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[17] at LCFF_X34_Y13_N25
DC1_break_readreg[17] = AMPP_FUNCTION(VD1L2, PC1L55Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L851 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~986 at LCCOMB_X33_Y13_N22
PC1L851 = AMPP_FUNCTION(!PC1L121, !PC1L221, !NC1_MonDReg[17], !DC1_break_readreg[17], !PC1_sr[19]);


--AE1L14 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~4 at LCCOMB_X37_Y15_N10
AE1L14 = AMPP_FUNCTION(!AE1_tms_cnt[1], !AE1_tms_cnt[2], !AE1_tms_cnt[0]);


--AE1L93 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~0 at LCCOMB_X37_Y15_N30
AE1L93 = AMPP_FUNCTION(!AE1_tms_cnt[0], !A1L8);


--AE1L04 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1 at LCCOMB_X37_Y15_N16
AE1L04 = AMPP_FUNCTION(!AE1_tms_cnt[1], !AE1_tms_cnt[0]);


--AE1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13] at LCFF_X36_Y15_N5
AE1_state[13] = AMPP_FUNCTION(A1L6, AE1L92, A1L8);


--AE1L03 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~28 at LCCOMB_X36_Y15_N6
AE1L03 = AMPP_FUNCTION(!A1L8, !AE1_state[13]);


--GD1L2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|_~58 at LCCOMB_X23_Y11_N14
GD1L2 = KD1_safe_q[5] # !KD1_safe_q[5] & ( !KD1_safe_q[0] # KD1_safe_q[3] # KD1_safe_q[1] );


--GD1L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|_~59 at LCCOMB_X23_Y11_N16
GD1L3 = GD1L2 # !GD1L2 & ( KD1_safe_q[2] # R1_wr_rfifo # KD1_safe_q[4] );


--GD1L9 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~93 at LCCOMB_X23_Y11_N28
GD1L9 = GD1_b_non_empty & R1L17 & ( GD1_b_full # GD1L3 ) # !GD1_b_non_empty & R1L17 & ( GD1_b_full # AD1L85Q ) # GD1_b_non_empty & !R1L17 # !GD1_b_non_empty & !R1L17 & ( GD1_b_full # AD1L85Q );


--PC1L15Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[15]~reg0 at LCFF_X34_Y12_N9
PC1L15Q = AMPP_FUNCTION(A1L01, PC1L25, PC1L39);


--NC1L77 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~827 at LCCOMB_X32_Y11_N30
NC1L77 = AMPP_FUNCTION(!PC1L291, !PC1L15Q, !NC1_MonAReg[10], !ZC1_q_b[12], !NC1L221);


--AD1_wdata[4] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4] at LCFF_X20_Y13_N7
AD1_wdata[4] = AMPP_FUNCTION(A1L6, AD1L99, !D1L3, AD1L49);


--PC1L53Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[7]~reg0 at LCFF_X33_Y11_N17
PC1L53Q = AMPP_FUNCTION(A1L01, PC1L63, PC1L39);


--NC1L87 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~828 at LCCOMB_X32_Y11_N8
NC1L87 = AMPP_FUNCTION(!PC1L291, !NC1_MonAReg[10], !PC1L53Q, !ZC1_q_b[4], !NC1L221);


--KD2_counter_comb_bita4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita4 at LCCOMB_X25_Y12_N24
KD2_counter_comb_bita4_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[4] ) + ( KD2L51 );
KD2_counter_comb_bita4 = SUM(KD2_counter_comb_bita4_adder_eqn);

--KD2L91 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita4~COUT at LCCOMB_X25_Y12_N24
KD2L91_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[4] ) + ( KD2L51 );
KD2L91 = CARRY(KD2L91_adder_eqn);


--KD1_counter_comb_bita4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita4 at LCCOMB_X23_Y11_N8
KD1_counter_comb_bita4_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[4] ) + ( KD1L51 );
KD1_counter_comb_bita4 = SUM(KD1_counter_comb_bita4_adder_eqn);

--KD1L91 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita4~COUT at LCCOMB_X23_Y11_N8
KD1L91_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[4] ) + ( KD1L51 );
KD1L91 = CARRY(KD1L91_adder_eqn);


--K1_dbs_latent_8_reg_segment_1[2] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[2] at LCFF_X23_Y10_N21
K1_dbs_latent_8_reg_segment_1[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L3, M1_incoming_ext_flash_bus_data[2],  ,  , VCC);


--K1L25 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[10]~1408 at LCCOMB_X23_Y10_N20
K1L25 = K1_dbs_latent_8_reg_segment_1[2] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[10] ) # !K1_dbs_latent_8_reg_segment_1[2] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[10]) );


--K1L35 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[10]~1409 at LCCOMB_X29_Y11_N4
K1L35 = PD1L11 & ( K1L25 & (!CB1L34 # BB1_za_data[10]) ) # !PD1L11 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L25 & (!CB1L34 # BB1_za_data[10]) );


--K1L45 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[10]~1410 at LCCOMB_X29_Y11_N24
K1L45 = L1L81 & K1L35 & ( !L1L8 # CC1_oci_reg_01_addressed ) # !L1L81 & K1L35 & ( !L1L8 # ZC1_q_a[10] );


--TD1L17 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_ready~34 at LCCOMB_X27_Y29_N30
TD1L17 = TD1L47 # !TD1L47 & ( !TD1_do_load_shifter & TD1_tx_ready );


--SD1L29 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_rd_strobe_onset~19 at LCCOMB_X26_Y19_N0
SD1L29 = !H1_M_alu_result[5] & !LB1_d1_reasons_to_wait & V1L1;


--SD1L97 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_char_ready~32 at LCCOMB_X26_Y27_N24
SD1L97 = H1_d_read & ( !SD1_got_new_char & SD1_rx_char_ready & (!RD1L33 # !SD1L29) # SD1_got_new_char & (!RD1L33 # !SD1L29) ) # !H1_d_read & ( SD1_rx_char_ready # SD1_got_new_char );


--NC1L97 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~829 at LCCOMB_X32_Y11_N16
NC1L97 = AMPP_FUNCTION(!PC1L291, !NC1_MonAReg[10], !PC1L28Q, !NC1L321, !ZC1_q_b[29]);


--GD2L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full~104 at LCCOMB_X23_Y14_N16
GD2L3 = KD2_safe_q[0] & ( R1_fifo_wr & KD2_safe_q[3] & KD2_safe_q[4] );


--GD2L4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full~105 at LCCOMB_X23_Y14_N18
GD2L4 = KD2_safe_q[1] & ( KD2_safe_q[2] & GD2_b_non_empty & KD2_safe_q[5] );


--GD2L5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full~106 at LCCOMB_X23_Y14_N22
GD2L5 = GD2L3 & ( !R1_rd_wfifo & (GD2_b_full # GD2L4) ) # !GD2L3 & ( !R1_rd_wfifo & GD2_b_full );


--PC1L35Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[16]~reg0 at LCFF_X32_Y13_N21
PC1L35Q = AMPP_FUNCTION(A1L01, PC1L45, PC1L39);


--AD1_wdata[5] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5] at LCFF_X20_Y13_N3
AD1_wdata[5] = AMPP_FUNCTION(A1L6, AD1L101, !D1L3, AD1L49);


--PC1L73Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[8]~reg0 at LCFF_X34_Y11_N27
PC1L73Q = AMPP_FUNCTION(A1L01, PC1L83, PC1L39);


--NC1L08 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~830 at LCCOMB_X32_Y11_N24
NC1L08 = AMPP_FUNCTION(!PC1L291, !NC1_MonAReg[10], !ZC1_q_b[5], !NC1L521, !PC1L73Q);


--KD2_counter_comb_bita5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita5 at LCCOMB_X25_Y12_N26
KD2_counter_comb_bita5_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[5] ) + ( KD2L91 );
KD2_counter_comb_bita5 = SUM(KD2_counter_comb_bita5_adder_eqn);


--KD1_counter_comb_bita5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita5 at LCCOMB_X23_Y11_N10
KD1_counter_comb_bita5_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[5] ) + ( KD1L91 );
KD1_counter_comb_bita5 = SUM(KD1_counter_comb_bita5_adder_eqn);


--PC1L86Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[24]~reg0 at LCFF_X36_Y14_N25
PC1L86Q = AMPP_FUNCTION(A1L01, PC1_sr[24], GND, PC1L39);


--R1L47 is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_wr~32 at LCCOMB_X24_Y15_N16
R1L47 = !J1L662 & ( !H1_M_alu_result[2] );


--PC1L55Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[17]~reg0 at LCFF_X34_Y13_N1
PC1L55Q = AMPP_FUNCTION(A1L01, PC1L65, PC1L39);


--AD1_wdata[6] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] at LCFF_X21_Y13_N7
AD1_wdata[6] = AMPP_FUNCTION(A1L6, AD1L301, !D1L3, AD1L49);


--PC1L93Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[9]~reg0 at LCFF_X34_Y12_N29
PC1L93Q = AMPP_FUNCTION(A1L01, PC1L04, PC1L39);


--GD1L5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full~54 at LCCOMB_X23_Y11_N20
GD1L5 = GD1_b_non_empty & KD1_safe_q[5] & ( KD1_safe_q[0] & KD1_safe_q[3] );


--GD1L6 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full~55 at LCCOMB_X23_Y11_N12
GD1L6 = KD1_safe_q[1] & AD1L85Q & KD1_safe_q[4] & KD1_safe_q[2];


--GD1L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full~56 at LCCOMB_X23_Y11_N26
GD1L7 = GD1L5 & ( !R1L17 & (GD1_b_full # GD1L6) ) # !GD1L5 & ( !R1L17 & GD1_b_full );


--AD1_wdata[7] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] at LCFF_X20_Y13_N29
AD1_wdata[7] = AMPP_FUNCTION(A1L6, AD1L501, !D1L3, AD1L49);


--PC1L14Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[10]~reg0 at LCFF_X34_Y12_N17
PC1L14Q = AMPP_FUNCTION(A1L01, PC1L24, PC1L39);


--K1_dbs_latent_8_reg_segment_2[1] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[1] at LCFF_X25_Y11_N3
K1_dbs_latent_8_reg_segment_2[1] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L4, M1_incoming_ext_flash_bus_data[1],  ,  , VCC);


--K1L37 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[17]~1411 at LCCOMB_X25_Y11_N2
K1L37 = N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[17] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # K1_dbs_latent_8_reg_segment_2[1]) ) # !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[17]) # M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & K1_dbs_latent_8_reg_segment_2[1] & (!N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[17]) );


--K1L47 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[17]~1412 at LCCOMB_X27_Y11_N30
K1L47 = K1L37 & PD1L81 & ( !CB1L34 # BB1_za_data[17] ) # K1L37 & !PD1L81 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[17]) );


--K1L57 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[17]~1413 at LCCOMB_X27_Y11_N8
K1L57 = CC1_oci_reg_01_addressed & K1L47 & ( !L1L8 # L1L81 # ZC1_q_a[17] ) # !CC1_oci_reg_01_addressed & K1L47 & ( !L1L8 # ZC1_q_a[17] & !L1L81 );


--K1_dbs_latent_8_reg_segment_2[4] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[4] at LCFF_X24_Y9_N5
K1_dbs_latent_8_reg_segment_2[4] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L4, M1_incoming_ext_flash_bus_data[4],  ,  , VCC);


--K1L28 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[20]~1414 at LCCOMB_X24_Y9_N4
K1L28 = K1_dbs_latent_8_reg_segment_2[4] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[20] ) # K1_dbs_latent_8_reg_segment_2[4] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[20] ) # !K1_dbs_latent_8_reg_segment_2[4] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[20] );


--K1L38 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[20]~1415 at LCCOMB_X28_Y12_N16
K1L38 = PD1L12 & ( K1L28 & (!CB1L34 # BB1_za_data[20]) ) # !PD1L12 & ( K1L28 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[20]) );


--K1L48 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[20]~1416 at LCCOMB_X29_Y12_N16
K1L48 = CC1_oci_reg_01_addressed & L1L8 & ( K1L38 & (ZC1_q_a[20] # L1L81) ) # !CC1_oci_reg_01_addressed & L1L8 & ( !L1L81 & ZC1_q_a[20] & K1L38 ) # CC1_oci_reg_01_addressed & !L1L8 & ( K1L38 ) # !CC1_oci_reg_01_addressed & !L1L8 & ( K1L38 );


--K1_dbs_latent_8_reg_segment_2[3] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[3] at LCFF_X24_Y9_N17
K1_dbs_latent_8_reg_segment_2[3] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L4, M1_incoming_ext_flash_bus_data[3],  ,  , VCC);


--K1L97 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[19]~1417 at LCCOMB_X24_Y9_N16
K1L97 = K1_dbs_latent_8_reg_segment_2[3] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[19] ) # K1_dbs_latent_8_reg_segment_2[3] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[19] ) # !K1_dbs_latent_8_reg_segment_2[3] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[19] );


--K1L08 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[19]~1418 at LCCOMB_X28_Y12_N30
K1L08 = PD1L02 & ( K1L97 & (!CB1L34 # BB1_za_data[19]) ) # !PD1L02 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L97 & (!CB1L34 # BB1_za_data[19]) );


--K1L18 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[19]~1419 at LCCOMB_X29_Y13_N14
K1L18 = K1L08 & ( !L1L8 # !L1L81 & ZC1_q_a[19] # L1L81 & (CC1_oci_reg_01_addressed) );


--K1_dbs_latent_8_reg_segment_2[2] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[2] at LCFF_X24_Y9_N25
K1_dbs_latent_8_reg_segment_2[2] = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , K1L4, M1_incoming_ext_flash_bus_data[2],  ,  , VCC);


--K1L67 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[18]~1420 at LCCOMB_X24_Y9_N24
K1L67 = K1_dbs_latent_8_reg_segment_2[2] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[18] ) # K1_dbs_latent_8_reg_segment_2[2] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[18] ) # !K1_dbs_latent_8_reg_segment_2[2] & !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[18] );


--K1L77 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[18]~1421 at LCCOMB_X29_Y11_N22
K1L77 = PD1L91 & CB1L34 & ( BB1_za_data[18] & K1L67 ) # !PD1L91 & CB1L34 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & BB1_za_data[18] & K1L67 ) # PD1L91 & !CB1L34 & ( K1L67 ) # !PD1L91 & !CB1L34 & ( !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & K1L67 );


--K1L87 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[18]~1422 at LCCOMB_X29_Y11_N12
K1L87 = L1L81 & CC1_oci_reg_01_addressed & ( K1L77 ) # !L1L81 & CC1_oci_reg_01_addressed & ( K1L77 & (!L1L8 # ZC1_q_a[18]) ) # L1L81 & !CC1_oci_reg_01_addressed & ( !L1L8 & K1L77 ) # !L1L81 & !CC1_oci_reg_01_addressed & ( K1L77 & (!L1L8 # ZC1_q_a[18]) );


--TD1L2 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~202 at LCCOMB_X29_Y29_N0
TD1L2_adder_eqn = ( TD1_baud_rate_counter[0] ) + ( VCC ) + ( GND );
TD1L2 = SUM(TD1L2_adder_eqn);

--TD1L3 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~203 at LCCOMB_X29_Y29_N0
TD1L3_adder_eqn = ( TD1_baud_rate_counter[0] ) + ( VCC ) + ( GND );
TD1L3 = CARRY(TD1L3_adder_eqn);


--TD1L6 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~206 at LCCOMB_X29_Y29_N2
TD1L6_adder_eqn = ( TD1_baud_rate_counter[1] ) + ( VCC ) + ( TD1L3 );
TD1L6 = SUM(TD1L6_adder_eqn);

--TD1L7 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~207 at LCCOMB_X29_Y29_N2
TD1L7_adder_eqn = ( TD1_baud_rate_counter[1] ) + ( VCC ) + ( TD1L3 );
TD1L7 = CARRY(TD1L7_adder_eqn);


--TD1L01 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~210 at LCCOMB_X29_Y29_N4
TD1L01_adder_eqn = ( VCC ) + ( TD1_baud_rate_counter[2] ) + ( TD1L7 );
TD1L01 = SUM(TD1L01_adder_eqn);

--TD1L11 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~211 at LCCOMB_X29_Y29_N4
TD1L11_adder_eqn = ( VCC ) + ( TD1_baud_rate_counter[2] ) + ( TD1L7 );
TD1L11 = CARRY(TD1L11_adder_eqn);


--TD1L14 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|always4~0 at LCCOMB_X29_Y28_N26
TD1L14 = TD1_baud_rate_counter_is_zero # !TD1_baud_rate_counter_is_zero & ( TD1_do_load_shifter );


--TD1L65 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter~132 at LCCOMB_X29_Y28_N18
TD1L65 = TD1L01 & TD1L14 # !TD1L01 & TD1L14 # TD1L01 & !TD1L14;


--TD1L41 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~214 at LCCOMB_X29_Y29_N6
TD1L41_adder_eqn = ( TD1_baud_rate_counter[3] ) + ( VCC ) + ( TD1L11 );
TD1L41 = SUM(TD1L41_adder_eqn);

--TD1L51 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~215 at LCCOMB_X29_Y29_N6
TD1L51_adder_eqn = ( TD1_baud_rate_counter[3] ) + ( VCC ) + ( TD1L11 );
TD1L51 = CARRY(TD1L51_adder_eqn);


--TD1L81 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~218 at LCCOMB_X29_Y29_N8
TD1L81_adder_eqn = ( TD1_baud_rate_counter[4] ) + ( VCC ) + ( TD1L51 );
TD1L81 = SUM(TD1L81_adder_eqn);

--TD1L91 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~219 at LCCOMB_X29_Y29_N8
TD1L91_adder_eqn = ( TD1_baud_rate_counter[4] ) + ( VCC ) + ( TD1L51 );
TD1L91 = CARRY(TD1L91_adder_eqn);


--TD1L22 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~222 at LCCOMB_X29_Y29_N10
TD1L22_adder_eqn = ( VCC ) + ( TD1_baud_rate_counter[5] ) + ( TD1L91 );
TD1L22 = SUM(TD1L22_adder_eqn);

--TD1L32 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~223 at LCCOMB_X29_Y29_N10
TD1L32_adder_eqn = ( VCC ) + ( TD1_baud_rate_counter[5] ) + ( TD1L91 );
TD1L32 = CARRY(TD1L32_adder_eqn);


--TD1L62 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~226 at LCCOMB_X29_Y29_N12
TD1L62_adder_eqn = ( TD1_baud_rate_counter[6] ) + ( VCC ) + ( TD1L32 );
TD1L62 = SUM(TD1L62_adder_eqn);

--TD1L72 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~227 at LCCOMB_X29_Y29_N12
TD1L72_adder_eqn = ( TD1_baud_rate_counter[6] ) + ( VCC ) + ( TD1L32 );
TD1L72 = CARRY(TD1L72_adder_eqn);


--TD1L75 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter~133 at LCCOMB_X29_Y29_N28
TD1L75 = TD1L14 # !TD1L14 & ( TD1L62 );


--TD1L85 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter~134 at LCCOMB_X29_Y29_N20
TD1L85 = TD1L22 # !TD1L22 & ( TD1L14 );


--TD1L03 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~230 at LCCOMB_X29_Y29_N14
TD1L03_adder_eqn = ( TD1_baud_rate_counter[7] ) + ( VCC ) + ( TD1L72 );
TD1L03 = SUM(TD1L03_adder_eqn);

--TD1L13 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~231 at LCCOMB_X29_Y29_N14
TD1L13_adder_eqn = ( TD1_baud_rate_counter[7] ) + ( VCC ) + ( TD1L72 );
TD1L13 = CARRY(TD1L13_adder_eqn);


--TD1L43 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~234 at LCCOMB_X29_Y29_N16
TD1L43_adder_eqn = ( TD1_baud_rate_counter[8] ) + ( VCC ) + ( TD1L13 );
TD1L43 = SUM(TD1L43_adder_eqn);

--TD1L53 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~235 at LCCOMB_X29_Y29_N16
TD1L53_adder_eqn = ( TD1_baud_rate_counter[8] ) + ( VCC ) + ( TD1L13 );
TD1L53 = CARRY(TD1L53_adder_eqn);


--TD1L83 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~238 at LCCOMB_X29_Y29_N18
TD1L83_adder_eqn = ( VCC ) + ( TD1_baud_rate_counter[9] ) + ( TD1L53 );
TD1L83 = SUM(TD1L83_adder_eqn);


--TD1L95 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter~135 at LCCOMB_X29_Y29_N30
TD1L95 = TD1L14 # !TD1L14 & ( TD1L83 );


--TD1L06 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter~136 at LCCOMB_X29_Y28_N22
TD1L06 = TD1L43 & TD1L14 # !TD1L43 & TD1L14 # TD1L43 & !TD1L14;


--AE1L82 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~22 at LCCOMB_X36_Y15_N28
AE1L82 = AMPP_FUNCTION(!AE1_state[14], !AE1_state[11], !AE1_state[10]);


--AE1L72 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~21 at LCCOMB_X36_Y15_N26
AE1L72 = AMPP_FUNCTION(!A1L8, !AE1_state[9]);


--AD1L62 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena~0 at LCCOMB_X21_Y14_N2
AD1L62 = AMPP_FUNCTION(!R1_r_val, !AD1_r_ena1);


--AD1_read_write1 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write1 at LCFF_X21_Y16_N21
AD1_read_write1 = AMPP_FUNCTION(VD1L2, AD1_read_write, E1L4, GND);


--AD1_read_write2 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write2 at LCFF_X21_Y16_N9
AD1_read_write2 = AMPP_FUNCTION(VD1L2, AD1_read_write1, E1L4, GND);


--AD1_read_req is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req at LCFF_X23_Y13_N25
AD1_read_req = AMPP_FUNCTION(A1L6, AD1_td_shift[9], !D1L3, GND, AD1L29);


--AD1_count[7] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7] at LCFF_X20_Y13_N25
AD1_count[7] = AMPP_FUNCTION(A1L6, AD1_count[6], !D1L3, !AE1_state[4], GND, AD1L05);


--AD1_td_shift[3] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3] at LCFF_X21_Y14_N27
AD1_td_shift[3] = AMPP_FUNCTION(A1L6, AD1L18, !D1L3, AD1L05);


--AD1_rdata[0] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0] at LCFF_X21_Y14_N23
AD1_rdata[0] = AMPP_FUNCTION(VD1L2, AD1L03, E1L4, AD1L62);


--AD1L08 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~959 at LCCOMB_X21_Y14_N20
AD1L08 = AMPP_FUNCTION(!WD2_Q[0], !AE1_state[4], !AD1_count[9], !AD1_rdata[0], !AD1_td_shift[3]);


--AD1L701 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~59 at LCCOMB_X23_Y12_N2
AD1L701 = AMPP_FUNCTION(!altera_internal_jtag, !R1_t_dav, !AD1_write_stalled, !AD1_td_shift[10]);


--AD1L29 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]~7 at LCCOMB_X20_Y13_N16
AD1L29 = AMPP_FUNCTION(!AD1_state, !AD1_count[1], !WD2_Q[0], !AD1L1, !AE1_state[4]);


--PC1L32Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[0]~reg0 at LCFF_X34_Y14_N5
PC1L32Q = AMPP_FUNCTION(A1L01, PC1_sr[0], GND, PC1L39);


--DC1_break_readreg[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[1] at LCFF_X34_Y13_N9
DC1_break_readreg[1] = AMPP_FUNCTION(VD1L2, PC1L42Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L951 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~987 at LCCOMB_X34_Y11_N28
PC1L951 = AMPP_FUNCTION(!NC1_MonDReg[1], !DC1_break_readreg[1], !PC1_ir[1], !PC1_ir[0]);


--PC1_sr[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[3] at LCFF_X34_Y11_N5
PC1_sr[3] = AMPP_FUNCTION(A1L6, PC1L361, PC1_sr[4], !D1L3, PC1L8, PC1L741);


--XD1L83 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~394 at LCCOMB_X37_Y14_N8
XD1L83 = AMPP_FUNCTION(!XD1_word_counter[4], !XD1_word_counter[0], !XD1_word_counter[2], !XD1_word_counter[3], !XD1_word_counter[1]);


--XD1_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3] at LCFF_X37_Y14_N21
XD1_WORD_SR[3] = AMPP_FUNCTION(A1L6, XD1L93, altera_internal_jtag, !XD1L22, AE1_state[4], D1L5);


--AE1L42 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~15 at LCCOMB_X36_Y15_N16
AE1L42 = AMPP_FUNCTION(!AE1_state[6], !AE1_state[5]);


--H1L44 is std_2s60:inst|cpu:the_cpu|D_ctrl_jmp_indirect~32 at LCCOMB_X33_Y23_N30
H1L44 = AMPP_FUNCTION(!H1L34, !H1_D_iw[11], !H1_D_iw[16]);


--M1L73 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register_in~10 at LCCOMB_X23_Y15_N14
M1L73 = M1L621 & !M1L911 & ( M1L361 );


--N1L75 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register_in~8 at LCCOMB_X25_Y10_N0
N1L75 = N1L002 & ( !N1_wait_for_ext_ram_s1_counter );


--N1L16 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register_in~10 at LCCOMB_X25_Y15_N24
N1L16 = !N1_ext_ram_bus_avalon_slave_begins_xfer & N1L791 & ( N1L482 );


--BB1_rd_strobe is std_2s60:inst|sdram:the_sdram|rd_strobe at LCCOMB_X30_Y5_N20
BB1_rd_strobe = BB1L882Q & !BB1L582Q & ( !BB1L292Q );


--DC1_break_readreg[22] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[22] at LCFF_X34_Y13_N15
DC1_break_readreg[22] = AMPP_FUNCTION(VD1L2, PC1L56Q, !D1L3, DC1L12, GND, DC1L02);


--PC1_sr[24] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[24] at LCFF_X33_Y13_N13
PC1_sr[24] = AMPP_FUNCTION(A1L6, PC1L461, !D1L3, PC1L621);


--PC1L061 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~988 at LCCOMB_X33_Y13_N30
PC1L061 = AMPP_FUNCTION(!PC1_sr[24], !DC1_break_readreg[22], !PC1L221, !PC1L121, !NC1_MonDReg[22]);


--K1L2 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|always2~0 at LCCOMB_X25_Y10_N24
K1L2 = !K1_cpu_instruction_master_dbs_rdv_counter[0] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & !K1_cpu_instruction_master_dbs_rdv_counter[1];


--AD1_jupdate1 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1 at LCFF_X37_Y13_N11
AD1_jupdate1 = AMPP_FUNCTION(VD1L2, AD1L12, E1L4);


--AD1_jupdate2 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate2 at LCFF_X23_Y13_N19
AD1_jupdate2 = AMPP_FUNCTION(VD1L2, AD1_jupdate1, E1L4, GND);


--AD1_write_valid is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid at LCFF_X23_Y12_N9
AD1_write_valid = AMPP_FUNCTION(A1L6, AD1L901, !D1L3, AD1L29);


--FB1L2 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~519 at LCCOMB_X25_Y31_N0
FB1L2_adder_eqn = ( FB1_internal_counter[0] ) + ( VCC ) + ( GND );
FB1L2 = SUM(FB1L2_adder_eqn);

--FB1L3 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~520 at LCCOMB_X25_Y31_N0
FB1L3_adder_eqn = ( FB1_internal_counter[0] ) + ( VCC ) + ( GND );
FB1L3 = CARRY(FB1L3_adder_eqn);


--FB1L6 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~523 at LCCOMB_X25_Y31_N2
FB1L6_adder_eqn = ( FB1_internal_counter[1] ) + ( VCC ) + ( FB1L3 );
FB1L6 = SUM(FB1L6_adder_eqn);

--FB1L7 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~524 at LCCOMB_X25_Y31_N2
FB1L7_adder_eqn = ( FB1_internal_counter[1] ) + ( VCC ) + ( FB1L3 );
FB1L7 = CARRY(FB1L7_adder_eqn);


--FB1L01 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~527 at LCCOMB_X25_Y31_N4
FB1L01_adder_eqn = ( FB1_internal_counter[2] ) + ( VCC ) + ( FB1L7 );
FB1L01 = SUM(FB1L01_adder_eqn);

--FB1L11 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~528 at LCCOMB_X25_Y31_N4
FB1L11_adder_eqn = ( FB1_internal_counter[2] ) + ( VCC ) + ( FB1L7 );
FB1L11 = CARRY(FB1L11_adder_eqn);


--FB1L41 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~531 at LCCOMB_X25_Y31_N6
FB1L41_adder_eqn = ( FB1_internal_counter[3] ) + ( VCC ) + ( FB1L11 );
FB1L41 = SUM(FB1L41_adder_eqn);

--FB1L51 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~532 at LCCOMB_X25_Y31_N6
FB1L51_adder_eqn = ( FB1_internal_counter[3] ) + ( VCC ) + ( FB1L11 );
FB1L51 = CARRY(FB1L51_adder_eqn);


--FB1L81 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~535 at LCCOMB_X25_Y31_N8
FB1L81_adder_eqn = ( FB1_internal_counter[4] ) + ( VCC ) + ( FB1L51 );
FB1L81 = SUM(FB1L81_adder_eqn);

--FB1L91 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~536 at LCCOMB_X25_Y31_N8
FB1L91_adder_eqn = ( FB1_internal_counter[4] ) + ( VCC ) + ( FB1L51 );
FB1L91 = CARRY(FB1L91_adder_eqn);


--FB1L22 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~539 at LCCOMB_X25_Y31_N10
FB1L22_adder_eqn = ( !FB1_internal_counter[5] ) + ( VCC ) + ( FB1L91 );
FB1L22 = SUM(FB1L22_adder_eqn);

--FB1L32 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~540 at LCCOMB_X25_Y31_N10
FB1L32_adder_eqn = ( !FB1_internal_counter[5] ) + ( VCC ) + ( FB1L91 );
FB1L32 = CARRY(FB1L32_adder_eqn);


--FB1L62 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~543 at LCCOMB_X25_Y31_N12
FB1L62_adder_eqn = ( FB1_internal_counter[6] ) + ( VCC ) + ( FB1L32 );
FB1L62 = SUM(FB1L62_adder_eqn);

--FB1L72 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~544 at LCCOMB_X25_Y31_N12
FB1L72_adder_eqn = ( FB1_internal_counter[6] ) + ( VCC ) + ( FB1L32 );
FB1L72 = CARRY(FB1L72_adder_eqn);


--FB1L03 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~547 at LCCOMB_X25_Y31_N14
FB1L03_adder_eqn = ( !FB1_internal_counter[7] ) + ( VCC ) + ( FB1L72 );
FB1L03 = SUM(FB1L03_adder_eqn);

--FB1L13 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~548 at LCCOMB_X25_Y31_N14
FB1L13_adder_eqn = ( !FB1_internal_counter[7] ) + ( VCC ) + ( FB1L72 );
FB1L13 = CARRY(FB1L13_adder_eqn);


--FB1L43 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~551 at LCCOMB_X25_Y31_N16
FB1L43_adder_eqn = ( FB1_internal_counter[8] ) + ( VCC ) + ( FB1L13 );
FB1L43 = SUM(FB1L43_adder_eqn);

--FB1L53 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~552 at LCCOMB_X25_Y31_N16
FB1L53_adder_eqn = ( FB1_internal_counter[8] ) + ( VCC ) + ( FB1L13 );
FB1L53 = CARRY(FB1L53_adder_eqn);


--FB1L83 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~555 at LCCOMB_X25_Y31_N18
FB1L83_adder_eqn = ( VCC ) + ( !FB1_internal_counter[9] ) + ( FB1L53 );
FB1L83 = SUM(FB1L83_adder_eqn);

--FB1L93 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~556 at LCCOMB_X25_Y31_N18
FB1L93_adder_eqn = ( VCC ) + ( !FB1_internal_counter[9] ) + ( FB1L53 );
FB1L93 = CARRY(FB1L93_adder_eqn);


--FB1L24 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~559 at LCCOMB_X25_Y31_N20
FB1L24_adder_eqn = ( !FB1_internal_counter[10] ) + ( VCC ) + ( FB1L93 );
FB1L24 = SUM(FB1L24_adder_eqn);

--FB1L34 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~560 at LCCOMB_X25_Y31_N20
FB1L34_adder_eqn = ( !FB1_internal_counter[10] ) + ( VCC ) + ( FB1L93 );
FB1L34 = CARRY(FB1L34_adder_eqn);


--FB1L64 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~563 at LCCOMB_X25_Y31_N22
FB1L64_adder_eqn = ( FB1_internal_counter[11] ) + ( VCC ) + ( FB1L34 );
FB1L64 = SUM(FB1L64_adder_eqn);

--FB1L74 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~564 at LCCOMB_X25_Y31_N22
FB1L74_adder_eqn = ( FB1_internal_counter[11] ) + ( VCC ) + ( FB1L34 );
FB1L74 = CARRY(FB1L74_adder_eqn);


--FB1L05 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~567 at LCCOMB_X25_Y31_N24
FB1L05_adder_eqn = ( FB1_internal_counter[12] ) + ( VCC ) + ( FB1L74 );
FB1L05 = SUM(FB1L05_adder_eqn);

--FB1L15 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~568 at LCCOMB_X25_Y31_N24
FB1L15_adder_eqn = ( FB1_internal_counter[12] ) + ( VCC ) + ( FB1L74 );
FB1L15 = CARRY(FB1L15_adder_eqn);


--FB1L45 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~571 at LCCOMB_X25_Y31_N26
FB1L45_adder_eqn = ( FB1_internal_counter[13] ) + ( VCC ) + ( FB1L15 );
FB1L45 = SUM(FB1L45_adder_eqn);

--FB1L55 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~572 at LCCOMB_X25_Y31_N26
FB1L55_adder_eqn = ( FB1_internal_counter[13] ) + ( VCC ) + ( FB1L15 );
FB1L55 = CARRY(FB1L55_adder_eqn);


--FB1L85 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~575 at LCCOMB_X25_Y31_N28
FB1L85_adder_eqn = ( FB1_internal_counter[14] ) + ( VCC ) + ( FB1L55 );
FB1L85 = SUM(FB1L85_adder_eqn);

--FB1L95 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~576 at LCCOMB_X25_Y31_N28
FB1L95_adder_eqn = ( FB1_internal_counter[14] ) + ( VCC ) + ( FB1L55 );
FB1L95 = CARRY(FB1L95_adder_eqn);


--FB1L26 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~579 at LCCOMB_X25_Y31_N30
FB1L26_adder_eqn = ( VCC ) + ( !FB1_internal_counter[15] ) + ( FB1L95 );
FB1L26 = SUM(FB1L26_adder_eqn);

--FB1L36 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~580 at LCCOMB_X25_Y31_N30
FB1L36_adder_eqn = ( VCC ) + ( !FB1_internal_counter[15] ) + ( FB1L95 );
FB1L36 = CARRY(FB1L36_adder_eqn);


--FB1L66 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~583 at LCCOMB_X25_Y30_N0
FB1L66_adder_eqn = ( VCC ) + ( !FB1_internal_counter[16] ) + ( FB1L36 );
FB1L66 = SUM(FB1L66_adder_eqn);

--FB1L76 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~584 at LCCOMB_X25_Y30_N0
FB1L76_adder_eqn = ( VCC ) + ( !FB1_internal_counter[16] ) + ( FB1L36 );
FB1L76 = CARRY(FB1L76_adder_eqn);


--FB1L07 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~587 at LCCOMB_X25_Y30_N2
FB1L07_adder_eqn = ( FB1_internal_counter[17] ) + ( VCC ) + ( FB1L76 );
FB1L07 = SUM(FB1L07_adder_eqn);

--FB1L17 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~588 at LCCOMB_X25_Y30_N2
FB1L17_adder_eqn = ( FB1_internal_counter[17] ) + ( VCC ) + ( FB1L76 );
FB1L17 = CARRY(FB1L17_adder_eqn);


--FB1L47 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~591 at LCCOMB_X25_Y30_N4
FB1L47_adder_eqn = ( FB1_internal_counter[18] ) + ( VCC ) + ( FB1L17 );
FB1L47 = SUM(FB1L47_adder_eqn);

--FB1L57 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~592 at LCCOMB_X25_Y30_N4
FB1L57_adder_eqn = ( FB1_internal_counter[18] ) + ( VCC ) + ( FB1L17 );
FB1L57 = CARRY(FB1L57_adder_eqn);


--FB1L87 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~595 at LCCOMB_X25_Y30_N6
FB1L87_adder_eqn = ( FB1_internal_counter[19] ) + ( VCC ) + ( FB1L57 );
FB1L87 = SUM(FB1L87_adder_eqn);

--FB1L97 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~596 at LCCOMB_X25_Y30_N6
FB1L97_adder_eqn = ( FB1_internal_counter[19] ) + ( VCC ) + ( FB1L57 );
FB1L97 = CARRY(FB1L97_adder_eqn);


--FB1L28 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~599 at LCCOMB_X25_Y30_N8
FB1L28_adder_eqn = ( FB1_internal_counter[20] ) + ( VCC ) + ( FB1L97 );
FB1L28 = SUM(FB1L28_adder_eqn);

--FB1L38 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~600 at LCCOMB_X25_Y30_N8
FB1L38_adder_eqn = ( FB1_internal_counter[20] ) + ( VCC ) + ( FB1L97 );
FB1L38 = CARRY(FB1L38_adder_eqn);


--FB1L68 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~603 at LCCOMB_X25_Y30_N10
FB1L68_adder_eqn = ( FB1_internal_counter[21] ) + ( VCC ) + ( FB1L38 );
FB1L68 = SUM(FB1L68_adder_eqn);

--FB1L78 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~604 at LCCOMB_X25_Y30_N10
FB1L78_adder_eqn = ( FB1_internal_counter[21] ) + ( VCC ) + ( FB1L38 );
FB1L78 = CARRY(FB1L78_adder_eqn);


--FB1L09 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~607 at LCCOMB_X25_Y30_N12
FB1L09_adder_eqn = ( FB1_internal_counter[22] ) + ( VCC ) + ( FB1L78 );
FB1L09 = SUM(FB1L09_adder_eqn);

--FB1L19 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~608 at LCCOMB_X25_Y30_N12
FB1L19_adder_eqn = ( FB1_internal_counter[22] ) + ( VCC ) + ( FB1L78 );
FB1L19 = CARRY(FB1L19_adder_eqn);


--FB1L49 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~611 at LCCOMB_X25_Y30_N14
FB1L49_adder_eqn = ( FB1_internal_counter[23] ) + ( VCC ) + ( FB1L19 );
FB1L49 = SUM(FB1L49_adder_eqn);

--FB1L59 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~612 at LCCOMB_X25_Y30_N14
FB1L59_adder_eqn = ( FB1_internal_counter[23] ) + ( VCC ) + ( FB1L19 );
FB1L59 = CARRY(FB1L59_adder_eqn);


--FB1L89 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~615 at LCCOMB_X25_Y30_N16
FB1L89_adder_eqn = ( FB1_internal_counter[24] ) + ( VCC ) + ( FB1L59 );
FB1L89 = SUM(FB1L89_adder_eqn);

--FB1L99 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~616 at LCCOMB_X25_Y30_N16
FB1L99_adder_eqn = ( FB1_internal_counter[24] ) + ( VCC ) + ( FB1L59 );
FB1L99 = CARRY(FB1L99_adder_eqn);


--FB1L201 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~619 at LCCOMB_X25_Y30_N18
FB1L201_adder_eqn = ( FB1_internal_counter[25] ) + ( VCC ) + ( FB1L99 );
FB1L201 = SUM(FB1L201_adder_eqn);

--FB1L301 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~620 at LCCOMB_X25_Y30_N18
FB1L301_adder_eqn = ( FB1_internal_counter[25] ) + ( VCC ) + ( FB1L99 );
FB1L301 = CARRY(FB1L301_adder_eqn);


--FB1L031 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|always0~1 at LCCOMB_X26_Y29_N24
FB1L031 = FB1_counter_is_zero # !FB1_counter_is_zero & ( FB1_force_reload );


--FB1L921 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|always0~0 at LCCOMB_X26_Y29_N2
FB1L921 = FB1_force_reload # !FB1_force_reload & ( FB1_counter_is_running );


--FB1L601 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~623 at LCCOMB_X25_Y30_N20
FB1L601_adder_eqn = ( FB1_internal_counter[26] ) + ( VCC ) + ( FB1L301 );
FB1L601 = SUM(FB1L601_adder_eqn);

--FB1L701 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~624 at LCCOMB_X25_Y30_N20
FB1L701_adder_eqn = ( FB1_internal_counter[26] ) + ( VCC ) + ( FB1L301 );
FB1L701 = CARRY(FB1L701_adder_eqn);


--FB1L522 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter~461 at LCCOMB_X26_Y31_N22
FB1L522 = FB1L031 & FB1L66 & ( FB1_period_h_register[0] ) # FB1L031 & !FB1L66 & ( FB1_period_h_register[0] ) # !FB1L031 & !FB1L66;


--FB1L622 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter~462 at LCCOMB_X26_Y31_N6
FB1L622 = FB1L031 & FB1L24 & ( FB1_period_l_register[10] ) # FB1L031 & !FB1L24 & ( FB1_period_l_register[10] ) # !FB1L031 & !FB1L24;


--FB1L011 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~627 at LCCOMB_X25_Y30_N22
FB1L011_adder_eqn = ( FB1_internal_counter[27] ) + ( VCC ) + ( FB1L701 );
FB1L011 = SUM(FB1L011_adder_eqn);

--FB1L111 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~628 at LCCOMB_X25_Y30_N22
FB1L111_adder_eqn = ( FB1_internal_counter[27] ) + ( VCC ) + ( FB1L701 );
FB1L111 = CARRY(FB1L111_adder_eqn);


--FB1L411 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~631 at LCCOMB_X25_Y30_N24
FB1L411_adder_eqn = ( FB1_internal_counter[28] ) + ( VCC ) + ( FB1L111 );
FB1L411 = SUM(FB1L411_adder_eqn);

--FB1L511 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~632 at LCCOMB_X25_Y30_N24
FB1L511_adder_eqn = ( FB1_internal_counter[28] ) + ( VCC ) + ( FB1L111 );
FB1L511 = CARRY(FB1L511_adder_eqn);


--FB1L811 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~635 at LCCOMB_X25_Y30_N26
FB1L811_adder_eqn = ( FB1_internal_counter[29] ) + ( VCC ) + ( FB1L511 );
FB1L811 = SUM(FB1L811_adder_eqn);

--FB1L911 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~636 at LCCOMB_X25_Y30_N26
FB1L911_adder_eqn = ( FB1_internal_counter[29] ) + ( VCC ) + ( FB1L511 );
FB1L911 = CARRY(FB1L911_adder_eqn);


--FB1L221 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~639 at LCCOMB_X25_Y30_N28
FB1L221_adder_eqn = ( FB1_internal_counter[30] ) + ( VCC ) + ( FB1L911 );
FB1L221 = SUM(FB1L221_adder_eqn);

--FB1L321 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~640 at LCCOMB_X25_Y30_N28
FB1L321_adder_eqn = ( FB1_internal_counter[30] ) + ( VCC ) + ( FB1L911 );
FB1L321 = CARRY(FB1L321_adder_eqn);


--FB1L722 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter~463 at LCCOMB_X26_Y31_N30
FB1L722 = !FB1L031 & !FB1L83 # FB1L031 & (FB1_period_l_register[9]);


--FB1L621 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~643 at LCCOMB_X25_Y30_N30
FB1L621_adder_eqn = ( FB1_internal_counter[31] ) + ( VCC ) + ( FB1L321 );
FB1L621 = SUM(FB1L621_adder_eqn);


--FB1L822 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter~464 at LCCOMB_X26_Y31_N24
FB1L822 = !FB1L031 & !FB1L22 # FB1L031 & (FB1_period_l_register[5]);


--FB1L922 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter~465 at LCCOMB_X26_Y31_N28
FB1L922 = FB1_period_l_register[7] & ( !FB1L03 # FB1L031 ) # !FB1_period_l_register[7] & ( !FB1L031 & !FB1L03 );


--FB1L032 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter~466 at LCCOMB_X26_Y31_N26
FB1L032 = FB1L26 & ( FB1L031 & FB1_period_l_register[15] ) # !FB1L26 & ( !FB1L031 # FB1_period_l_register[15] );


--K1L4 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|always4~0 at LCCOMB_X25_Y10_N6
K1L4 = K1_cpu_instruction_master_dbs_rdv_counter[1] & ( M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & !K1_cpu_instruction_master_dbs_rdv_counter[0] );


--K1L3 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|always3~0 at LCCOMB_X24_Y13_N24
K1L3 = K1_cpu_instruction_master_dbs_rdv_counter[0] & ( !K1_cpu_instruction_master_dbs_rdv_counter[1] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] );


--PC1_sr[29] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[29] at LCFF_X33_Y12_N5
PC1_sr[29] = AMPP_FUNCTION(A1L6, PC1L561, !D1L3, PC1L621);


--NC1L911 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~169 at LCCOMB_X32_Y12_N16
NC1L911 = AMPP_FUNCTION(!NC1_MonAReg[10], NC1L611);


--NC1_MonRd is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd at LCFF_X30_Y12_N9
NC1_MonRd = AMPP_FUNCTION(VD1L2, NC1L38, !D1L3);


--PC1_sr[26] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[26] at LCFF_X33_Y12_N31
PC1_sr[26] = AMPP_FUNCTION(A1L6, PC1L661, !D1L3, PC1L621);


--PC1_sr[27] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[27] at LCFF_X34_Y12_N3
PC1_sr[27] = AMPP_FUNCTION(A1L6, PC1L761, !D1L3, PC1L621);


--PC1_sr[28] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[28] at LCFF_X34_Y12_N23
PC1_sr[28] = AMPP_FUNCTION(A1L6, PC1L861, !D1L3, PC1L621);


--PC1_sr[30] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[30] at LCFF_X33_Y12_N17
PC1_sr[30] = AMPP_FUNCTION(A1L6, PC1L961, !D1L3, PC1L621);


--PC1_sr[31] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[31] at LCFF_X33_Y12_N21
PC1_sr[31] = AMPP_FUNCTION(A1L6, PC1L79, !D1L3, PC1L69);


--PC1_sr[32] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[32] at LCFF_X33_Y12_N13
PC1_sr[32] = AMPP_FUNCTION(A1L6, PC1L071, !D1L3, PC1L621);


--PC1_sr[33] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[33] at LCFF_X32_Y14_N23
PC1_sr[33] = AMPP_FUNCTION(A1L6, PC1L171, !D1L3, PC1L621);


--PC1_sr[13] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[13] at LCFF_X34_Y12_N5
PC1_sr[13] = AMPP_FUNCTION(A1L6, PC1L271, !D1L3, PC1L321, PC1L741);


--AD1_td_shift[6] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6] at LCFF_X21_Y14_N15
AD1_td_shift[6] = AMPP_FUNCTION(A1L6, AD1L28, !D1L3, AD1L66, AD1L05);


--AD1L49 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]~6 at LCCOMB_X20_Y13_N30
AD1L49 = AMPP_FUNCTION(!AD1L1, !AD1_state, !WD2_Q[0], !AD1_count[8], !AE1_state[4]);


--JD2_counter_comb_bita0 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita0 at LCCOMB_X21_Y13_N16
JD2_counter_comb_bita0_adder_eqn = ( JD2_safe_q[0] ) + ( VCC ) + ( GND );
JD2_counter_comb_bita0 = SUM(JD2_counter_comb_bita0_adder_eqn);

--JD2L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita0~COUT at LCCOMB_X21_Y13_N16
JD2L3_adder_eqn = ( JD2_safe_q[0] ) + ( VCC ) + ( GND );
JD2L3 = CARRY(JD2L3_adder_eqn);


--JD2_counter_comb_bita1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita1 at LCCOMB_X21_Y13_N18
JD2_counter_comb_bita1_adder_eqn = ( GND ) + ( JD2_safe_q[1] ) + ( JD2L3 );
JD2_counter_comb_bita1 = SUM(JD2_counter_comb_bita1_adder_eqn);

--JD2L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita1~COUT at LCCOMB_X21_Y13_N18
JD2L7_adder_eqn = ( GND ) + ( JD2_safe_q[1] ) + ( JD2L3 );
JD2L7 = CARRY(JD2L7_adder_eqn);


--JD2_counter_comb_bita2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita2 at LCCOMB_X21_Y13_N20
JD2_counter_comb_bita2_adder_eqn = ( GND ) + ( JD2_safe_q[2] ) + ( JD2L7 );
JD2_counter_comb_bita2 = SUM(JD2_counter_comb_bita2_adder_eqn);

--JD2L11 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita2~COUT at LCCOMB_X21_Y13_N20
JD2L11_adder_eqn = ( GND ) + ( JD2_safe_q[2] ) + ( JD2L7 );
JD2L11 = CARRY(JD2L11_adder_eqn);


--JD2_counter_comb_bita3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita3 at LCCOMB_X21_Y13_N22
JD2_counter_comb_bita3_adder_eqn = ( GND ) + ( JD2_safe_q[3] ) + ( JD2L11 );
JD2_counter_comb_bita3 = SUM(JD2_counter_comb_bita3_adder_eqn);

--JD2L51 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita3~COUT at LCCOMB_X21_Y13_N22
JD2L51_adder_eqn = ( GND ) + ( JD2_safe_q[3] ) + ( JD2L11 );
JD2L51 = CARRY(JD2L51_adder_eqn);


--JD2_counter_comb_bita4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita4 at LCCOMB_X21_Y13_N24
JD2_counter_comb_bita4_adder_eqn = ( GND ) + ( JD2_safe_q[4] ) + ( JD2L51 );
JD2_counter_comb_bita4 = SUM(JD2_counter_comb_bita4_adder_eqn);

--JD2L91 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita4~COUT at LCCOMB_X21_Y13_N24
JD2L91_adder_eqn = ( GND ) + ( JD2_safe_q[4] ) + ( JD2L51 );
JD2L91 = CARRY(JD2L91_adder_eqn);


--JD2_counter_comb_bita5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita5 at LCCOMB_X21_Y13_N26
JD2_counter_comb_bita5_adder_eqn = ( GND ) + ( JD2_safe_q[5] ) + ( JD2L91 );
JD2_counter_comb_bita5 = SUM(JD2_counter_comb_bita5_adder_eqn);


--JD1_counter_comb_bita0 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita0 at LCCOMB_X21_Y12_N0
JD1_counter_comb_bita0_adder_eqn = ( JD1_safe_q[0] ) + ( VCC ) + ( GND );
JD1_counter_comb_bita0 = SUM(JD1_counter_comb_bita0_adder_eqn);

--JD1L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita0~COUT at LCCOMB_X21_Y12_N0
JD1L3_adder_eqn = ( JD1_safe_q[0] ) + ( VCC ) + ( GND );
JD1L3 = CARRY(JD1L3_adder_eqn);


--JD1_counter_comb_bita1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita1 at LCCOMB_X21_Y12_N2
JD1_counter_comb_bita1_adder_eqn = ( GND ) + ( JD1_safe_q[1] ) + ( JD1L3 );
JD1_counter_comb_bita1 = SUM(JD1_counter_comb_bita1_adder_eqn);

--JD1L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita1~COUT at LCCOMB_X21_Y12_N2
JD1L7_adder_eqn = ( GND ) + ( JD1_safe_q[1] ) + ( JD1L3 );
JD1L7 = CARRY(JD1L7_adder_eqn);


--JD1_counter_comb_bita2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita2 at LCCOMB_X21_Y12_N4
JD1_counter_comb_bita2_adder_eqn = ( GND ) + ( JD1_safe_q[2] ) + ( JD1L7 );
JD1_counter_comb_bita2 = SUM(JD1_counter_comb_bita2_adder_eqn);

--JD1L11 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita2~COUT at LCCOMB_X21_Y12_N4
JD1L11_adder_eqn = ( GND ) + ( JD1_safe_q[2] ) + ( JD1L7 );
JD1L11 = CARRY(JD1L11_adder_eqn);


--JD1_counter_comb_bita3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita3 at LCCOMB_X21_Y12_N6
JD1_counter_comb_bita3_adder_eqn = ( GND ) + ( JD1_safe_q[3] ) + ( JD1L11 );
JD1_counter_comb_bita3 = SUM(JD1_counter_comb_bita3_adder_eqn);

--JD1L51 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita3~COUT at LCCOMB_X21_Y12_N6
JD1L51_adder_eqn = ( GND ) + ( JD1_safe_q[3] ) + ( JD1L11 );
JD1L51 = CARRY(JD1L51_adder_eqn);


--JD1_counter_comb_bita4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita4 at LCCOMB_X21_Y12_N8
JD1_counter_comb_bita4_adder_eqn = ( GND ) + ( JD1_safe_q[4] ) + ( JD1L51 );
JD1_counter_comb_bita4 = SUM(JD1_counter_comb_bita4_adder_eqn);

--JD1L91 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita4~COUT at LCCOMB_X21_Y12_N8
JD1L91_adder_eqn = ( GND ) + ( JD1_safe_q[4] ) + ( JD1L51 );
JD1L91 = CARRY(JD1L91_adder_eqn);


--JD1_counter_comb_bita5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita5 at LCCOMB_X21_Y12_N10
JD1_counter_comb_bita5_adder_eqn = ( GND ) + ( JD1_safe_q[5] ) + ( JD1L91 );
JD1_counter_comb_bita5 = SUM(JD1_counter_comb_bita5_adder_eqn);


--SD1_do_start_rx is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|do_start_rx at LCFF_X28_Y30_N11
SD1_do_start_rx = DFFEAS(SD1L14, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--SD1L79 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~30 at LCCOMB_X28_Y29_N20
SD1L79 = SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] # SD1_do_start_rx;


--SD1_baud_clk_en is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_clk_en at LCFF_X28_Y30_N15
SD1_baud_clk_en = DFFEAS(SD1L34, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--SD1L701 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~186 at LCCOMB_X28_Y30_N8
SD1L701 = SD1_do_start_rx # !SD1_do_start_rx & ( SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & SD1_baud_clk_en );


--SD1L49 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~31 at LCCOMB_X28_Y30_N30
SD1L49 = SD1_do_start_rx # !SD1_do_start_rx & ( SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] );


--SD1L001 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~32 at LCCOMB_X28_Y29_N0
SD1L001 = SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] # !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] & ( SD1_do_start_rx );


--SD1L69 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~33 at LCCOMB_X28_Y29_N22
SD1L69 = SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] # !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] & ( SD1_do_start_rx );


--SD1_sync_rxd is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|sync_rxd at LCFF_X28_Y30_N7
SD1_sync_rxd = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , SD1_d1_source_rxd,  ,  , VCC);


--SD1L301 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~34 at LCCOMB_X28_Y30_N0
SD1L301 = SD1_do_start_rx # !SD1_do_start_rx & ( SD1_sync_rxd );


--SD1L89 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~35 at LCCOMB_X28_Y29_N6
SD1L89 = SD1_do_start_rx # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5];


--SD1L101 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~36 at LCCOMB_X28_Y29_N10
SD1L101 = SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] # !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] & ( SD1_do_start_rx );


--SD1L99 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~37 at LCCOMB_X28_Y29_N16
SD1L99 = SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] # SD1_do_start_rx;


--SD1L201 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~38 at LCCOMB_X28_Y30_N26
SD1L201 = SD1_do_start_rx # !SD1_do_start_rx & ( SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] );


--SD1L59 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~39 at LCCOMB_X28_Y30_N18
SD1L59 = SD1_do_start_rx # !SD1_do_start_rx & ( SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] );


--PC1_sr[5] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[5] at LCFF_X34_Y11_N23
PC1_sr[5] = AMPP_FUNCTION(A1L6, PC1L371, PC1_sr[6], !D1L3, PC1L8, PC1L741);


--R1L57 is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_wr~33 at LCCOMB_X25_Y14_N24
R1L57 = !J1L662 & ( !H1_M_alu_result[2] & !GD2_b_full );


--PC1_sr[12] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[12] at LCFF_X34_Y12_N31
PC1_sr[12] = AMPP_FUNCTION(A1L6, PC1L471, !D1L3, PC1L321, PC1L741);


--AD1_td_shift[5] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5] at LCFF_X21_Y14_N5
AD1_td_shift[5] = AMPP_FUNCTION(A1L6, AD1L38, !D1L3, AD1L66, AD1L05);


--FB1L191 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|force_reload~39 at LCCOMB_X26_Y29_N16
FB1L191 = FB1L172 & ( RD1L03 );


--P1L891 is std_2s60:inst|high_res_timer:the_high_res_timer|force_reload~33 at LCCOMB_X25_Y27_N2
P1L891 = P1L382 & ( RD1L03 );


--DC1_break_readreg[24] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[24] at LCFF_X36_Y12_N25
DC1_break_readreg[24] = AMPP_FUNCTION(VD1L2, PC1L86Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L161 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~989 at LCCOMB_X33_Y12_N2
PC1L161 = AMPP_FUNCTION(!DC1_break_readreg[24], !PC1L221, !NC1_MonDReg[24], !PC1L121, !PC1_sr[26]);


--PC1_sr[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[4] at LCFF_X34_Y11_N9
PC1_sr[4] = AMPP_FUNCTION(A1L6, PC1L571, PC1_sr[5], !D1L3, PC1L8, PC1L741);


--LB1L4 is std_2s60:inst|uart1_s1_arbitrator:the_uart1_s1|uart1_s1_end_xfer~3 at LCCOMB_X25_Y20_N4
LB1L4 = LB1_cpu_data_master_qualified_request_uart1_s1 & ( !LB1_d1_reasons_to_wait );


--PC1_sr[11] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[11] at LCFF_X34_Y12_N25
PC1_sr[11] = AMPP_FUNCTION(A1L6, PC1L671, !D1L3, PC1L321, PC1L741);


--PC1_sr[14] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[14] at LCFF_X34_Y12_N11
PC1_sr[14] = AMPP_FUNCTION(A1L6, PC1L771, !D1L3, PC1L321, PC1L741);


--AD1_td_shift[7] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7] at LCFF_X20_Y17_N5
AD1_td_shift[7] = AMPP_FUNCTION(A1L6, AD1L48, !D1L3, AD1L05);


--PC1_sr[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[6] at LCFF_X34_Y11_N1
PC1_sr[6] = AMPP_FUNCTION(A1L6, PC1L871, PC1_sr[7], !D1L3, PC1L8, PC1L741);


--PC1L261 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~990 at LCCOMB_X33_Y13_N16
PC1L261 = AMPP_FUNCTION(!altera_internal_jtag, !PC1L8);


--AE1L92 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~26 at LCCOMB_X36_Y15_N4
AE1L92 = AMPP_FUNCTION(!AE1_state[12], !AE1_state[13]);


--PC1_sr[15] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[15] at LCFF_X34_Y14_N3
PC1_sr[15] = AMPP_FUNCTION(A1L6, PC1L99, !D1L3, PC1L741);


--AD1_td_shift[8] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8] at LCFF_X20_Y17_N13
AD1_td_shift[8] = AMPP_FUNCTION(A1L6, AD1L58, !D1L3, !AE1_state[4], AD1L05);


--PC1_sr[7] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[7] at LCFF_X34_Y11_N17
PC1_sr[7] = AMPP_FUNCTION(A1L6, PC1L001, !D1L3, PC1L741);


--PC1_sr[16] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[16] at LCFF_X33_Y13_N21
PC1_sr[16] = AMPP_FUNCTION(A1L6, PC1L971, !D1L3, PC1L621);


--PC1_sr[8] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[8] at LCFF_X34_Y11_N25
PC1_sr[8] = AMPP_FUNCTION(A1L6, PC1L081, PC1_sr[9], !D1L3, PC1L8, PC1L741);


--PC1_sr[17] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[17] at LCFF_X33_Y13_N3
PC1_sr[17] = AMPP_FUNCTION(A1L6, PC1L181, !D1L3, PC1L621);


--PC1_sr[9] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[9] at LCFF_X34_Y12_N15
PC1_sr[9] = AMPP_FUNCTION(A1L6, PC1L281, !D1L3, PC1L321, PC1L741);


--PC1_sr[10] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[10] at LCFF_X34_Y12_N19
PC1_sr[10] = AMPP_FUNCTION(A1L6, PC1L381, !D1L3, PC1L321, PC1L741);


--JD4_safe_q[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[0] at LCFF_X23_Y15_N1
JD4_safe_q[0] = DFFEAS(JD4_counter_comb_bita0, GLOBAL(VD1L2),  ,  , R1_fifo_wr,  ,  ,  ,  );


--JD4_safe_q[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[1] at LCFF_X23_Y15_N3
JD4_safe_q[1] = DFFEAS(JD4_counter_comb_bita1, GLOBAL(VD1L2),  ,  , R1_fifo_wr,  ,  ,  ,  );


--JD4_safe_q[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[2] at LCFF_X23_Y15_N5
JD4_safe_q[2] = DFFEAS(JD4_counter_comb_bita2, GLOBAL(VD1L2),  ,  , R1_fifo_wr,  ,  ,  ,  );


--JD4_safe_q[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[3] at LCFF_X23_Y15_N7
JD4_safe_q[3] = DFFEAS(JD4_counter_comb_bita3, GLOBAL(VD1L2),  ,  , R1_fifo_wr,  ,  ,  ,  );


--JD4_safe_q[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[4] at LCFF_X23_Y15_N9
JD4_safe_q[4] = DFFEAS(JD4_counter_comb_bita4, GLOBAL(VD1L2),  ,  , R1_fifo_wr,  ,  ,  ,  );


--JD4_safe_q[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[5] at LCFF_X23_Y15_N11
JD4_safe_q[5] = DFFEAS(JD4_counter_comb_bita5, GLOBAL(VD1L2),  ,  , R1_fifo_wr,  ,  ,  ,  );


--JD3_safe_q[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[0] at LCFF_X23_Y14_N1
JD3_safe_q[0] = DFFEAS(JD3_counter_comb_bita0, GLOBAL(VD1L2),  ,  , R1_rd_wfifo,  ,  ,  ,  );


--JD3_safe_q[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[1] at LCFF_X23_Y14_N3
JD3_safe_q[1] = DFFEAS(JD3_counter_comb_bita1, GLOBAL(VD1L2),  ,  , R1_rd_wfifo,  ,  ,  ,  );


--JD3_safe_q[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[2] at LCFF_X23_Y14_N5
JD3_safe_q[2] = DFFEAS(JD3_counter_comb_bita2, GLOBAL(VD1L2),  ,  , R1_rd_wfifo,  ,  ,  ,  );


--JD3_safe_q[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[3] at LCFF_X23_Y14_N7
JD3_safe_q[3] = DFFEAS(JD3_counter_comb_bita3, GLOBAL(VD1L2),  ,  , R1_rd_wfifo,  ,  ,  ,  );


--JD3_safe_q[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[4] at LCFF_X23_Y14_N9
JD3_safe_q[4] = DFFEAS(JD3_counter_comb_bita4, GLOBAL(VD1L2),  ,  , R1_rd_wfifo,  ,  ,  ,  );


--JD3_safe_q[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[5] at LCFF_X23_Y14_N11
JD3_safe_q[5] = DFFEAS(JD3_counter_comb_bita5, GLOBAL(VD1L2),  ,  , R1_rd_wfifo,  ,  ,  ,  );


--AD1_read_write is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write at LCFF_X21_Y13_N13
AD1_read_write = AMPP_FUNCTION(A1L6, AD1L94, !D1L3, AD1L49);


--AD1_count[6] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6] at LCFF_X20_Y13_N23
AD1_count[6] = AMPP_FUNCTION(A1L6, AD1_count[5], !D1L3, !AE1_state[4], GND, AD1L05);


--AD1_rdata[1] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1] at LCFF_X21_Y14_N11
AD1_rdata[1] = AMPP_FUNCTION(VD1L2, AD1L23, E1L4, AD1L62);


--AD1_td_shift[4] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4] at LCFF_X21_Y14_N19
AD1_td_shift[4] = AMPP_FUNCTION(A1L6, AD1L68, !D1L3, AD1L05);


--AD1L18 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~960 at LCCOMB_X21_Y14_N26
AD1L18 = AMPP_FUNCTION(!AD1_count[9], !AD1L56, !AD1_rdata[1], !AD1_td_shift[4], !AE1_state[4]);


--LD2_q_b[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[0] at M512_X22_Y14
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 8, Port B Depth: 64, Port B Width: 8
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD2_q_b[0]_PORT_A_data_in = BUS(H1_M_st_data[0], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7]);
LD2_q_b[0]_PORT_A_data_in_reg = DFFE(LD2_q_b[0]_PORT_A_data_in, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[0]_PORT_A_address_reg = DFFE(LD2_q_b[0]_PORT_A_address, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[0]_PORT_B_address_reg = DFFE(LD2_q_b[0]_PORT_B_address, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_PORT_A_write_enable = VCC;
LD2_q_b[0]_PORT_A_write_enable_reg = DFFE(LD2_q_b[0]_PORT_A_write_enable, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_read_enable = VCC;
LD2_q_b[0]_PORT_B_read_enable_reg = DFFE(LD2_q_b[0]_PORT_B_read_enable, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[0]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[0]_PORT_B_data_out = MEMORY(LD2_q_b[0]_PORT_A_data_in_reg, , LD2_q_b[0]_PORT_A_address_reg, LD2_q_b[0]_PORT_B_address_reg, LD2_q_b[0]_PORT_A_write_enable_reg, LD2_q_b[0]_PORT_B_read_enable_reg, , , LD2_q_b[0]_clock_0, LD2_q_b[0]_clock_1, LD2_q_b[0]_clock_enable_0, LD2_q_b[0]_clock_enable_1, , );
LD2_q_b[0] = LD2_q_b[0]_PORT_B_data_out[0];

--LD2_q_b[7] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[7] at M512_X22_Y14
LD2_q_b[0]_PORT_A_data_in = BUS(H1_M_st_data[0], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7]);
LD2_q_b[0]_PORT_A_data_in_reg = DFFE(LD2_q_b[0]_PORT_A_data_in, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[0]_PORT_A_address_reg = DFFE(LD2_q_b[0]_PORT_A_address, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[0]_PORT_B_address_reg = DFFE(LD2_q_b[0]_PORT_B_address, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_PORT_A_write_enable = VCC;
LD2_q_b[0]_PORT_A_write_enable_reg = DFFE(LD2_q_b[0]_PORT_A_write_enable, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_read_enable = VCC;
LD2_q_b[0]_PORT_B_read_enable_reg = DFFE(LD2_q_b[0]_PORT_B_read_enable, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[0]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[0]_PORT_B_data_out = MEMORY(LD2_q_b[0]_PORT_A_data_in_reg, , LD2_q_b[0]_PORT_A_address_reg, LD2_q_b[0]_PORT_B_address_reg, LD2_q_b[0]_PORT_A_write_enable_reg, LD2_q_b[0]_PORT_B_read_enable_reg, , , LD2_q_b[0]_clock_0, LD2_q_b[0]_clock_1, LD2_q_b[0]_clock_enable_0, LD2_q_b[0]_clock_enable_1, , );
LD2_q_b[7] = LD2_q_b[0]_PORT_B_data_out[7];

--LD2_q_b[6] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[6] at M512_X22_Y14
LD2_q_b[0]_PORT_A_data_in = BUS(H1_M_st_data[0], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7]);
LD2_q_b[0]_PORT_A_data_in_reg = DFFE(LD2_q_b[0]_PORT_A_data_in, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[0]_PORT_A_address_reg = DFFE(LD2_q_b[0]_PORT_A_address, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[0]_PORT_B_address_reg = DFFE(LD2_q_b[0]_PORT_B_address, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_PORT_A_write_enable = VCC;
LD2_q_b[0]_PORT_A_write_enable_reg = DFFE(LD2_q_b[0]_PORT_A_write_enable, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_read_enable = VCC;
LD2_q_b[0]_PORT_B_read_enable_reg = DFFE(LD2_q_b[0]_PORT_B_read_enable, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[0]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[0]_PORT_B_data_out = MEMORY(LD2_q_b[0]_PORT_A_data_in_reg, , LD2_q_b[0]_PORT_A_address_reg, LD2_q_b[0]_PORT_B_address_reg, LD2_q_b[0]_PORT_A_write_enable_reg, LD2_q_b[0]_PORT_B_read_enable_reg, , , LD2_q_b[0]_clock_0, LD2_q_b[0]_clock_1, LD2_q_b[0]_clock_enable_0, LD2_q_b[0]_clock_enable_1, , );
LD2_q_b[6] = LD2_q_b[0]_PORT_B_data_out[6];

--LD2_q_b[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[5] at M512_X22_Y14
LD2_q_b[0]_PORT_A_data_in = BUS(H1_M_st_data[0], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7]);
LD2_q_b[0]_PORT_A_data_in_reg = DFFE(LD2_q_b[0]_PORT_A_data_in, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[0]_PORT_A_address_reg = DFFE(LD2_q_b[0]_PORT_A_address, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[0]_PORT_B_address_reg = DFFE(LD2_q_b[0]_PORT_B_address, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_PORT_A_write_enable = VCC;
LD2_q_b[0]_PORT_A_write_enable_reg = DFFE(LD2_q_b[0]_PORT_A_write_enable, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_read_enable = VCC;
LD2_q_b[0]_PORT_B_read_enable_reg = DFFE(LD2_q_b[0]_PORT_B_read_enable, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[0]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[0]_PORT_B_data_out = MEMORY(LD2_q_b[0]_PORT_A_data_in_reg, , LD2_q_b[0]_PORT_A_address_reg, LD2_q_b[0]_PORT_B_address_reg, LD2_q_b[0]_PORT_A_write_enable_reg, LD2_q_b[0]_PORT_B_read_enable_reg, , , LD2_q_b[0]_clock_0, LD2_q_b[0]_clock_1, LD2_q_b[0]_clock_enable_0, LD2_q_b[0]_clock_enable_1, , );
LD2_q_b[5] = LD2_q_b[0]_PORT_B_data_out[5];

--LD2_q_b[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[4] at M512_X22_Y14
LD2_q_b[0]_PORT_A_data_in = BUS(H1_M_st_data[0], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7]);
LD2_q_b[0]_PORT_A_data_in_reg = DFFE(LD2_q_b[0]_PORT_A_data_in, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[0]_PORT_A_address_reg = DFFE(LD2_q_b[0]_PORT_A_address, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[0]_PORT_B_address_reg = DFFE(LD2_q_b[0]_PORT_B_address, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_PORT_A_write_enable = VCC;
LD2_q_b[0]_PORT_A_write_enable_reg = DFFE(LD2_q_b[0]_PORT_A_write_enable, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_read_enable = VCC;
LD2_q_b[0]_PORT_B_read_enable_reg = DFFE(LD2_q_b[0]_PORT_B_read_enable, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[0]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[0]_PORT_B_data_out = MEMORY(LD2_q_b[0]_PORT_A_data_in_reg, , LD2_q_b[0]_PORT_A_address_reg, LD2_q_b[0]_PORT_B_address_reg, LD2_q_b[0]_PORT_A_write_enable_reg, LD2_q_b[0]_PORT_B_read_enable_reg, , , LD2_q_b[0]_clock_0, LD2_q_b[0]_clock_1, LD2_q_b[0]_clock_enable_0, LD2_q_b[0]_clock_enable_1, , );
LD2_q_b[4] = LD2_q_b[0]_PORT_B_data_out[4];

--LD2_q_b[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[3] at M512_X22_Y14
LD2_q_b[0]_PORT_A_data_in = BUS(H1_M_st_data[0], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7]);
LD2_q_b[0]_PORT_A_data_in_reg = DFFE(LD2_q_b[0]_PORT_A_data_in, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[0]_PORT_A_address_reg = DFFE(LD2_q_b[0]_PORT_A_address, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[0]_PORT_B_address_reg = DFFE(LD2_q_b[0]_PORT_B_address, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_PORT_A_write_enable = VCC;
LD2_q_b[0]_PORT_A_write_enable_reg = DFFE(LD2_q_b[0]_PORT_A_write_enable, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_read_enable = VCC;
LD2_q_b[0]_PORT_B_read_enable_reg = DFFE(LD2_q_b[0]_PORT_B_read_enable, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[0]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[0]_PORT_B_data_out = MEMORY(LD2_q_b[0]_PORT_A_data_in_reg, , LD2_q_b[0]_PORT_A_address_reg, LD2_q_b[0]_PORT_B_address_reg, LD2_q_b[0]_PORT_A_write_enable_reg, LD2_q_b[0]_PORT_B_read_enable_reg, , , LD2_q_b[0]_clock_0, LD2_q_b[0]_clock_1, LD2_q_b[0]_clock_enable_0, LD2_q_b[0]_clock_enable_1, , );
LD2_q_b[3] = LD2_q_b[0]_PORT_B_data_out[3];

--LD2_q_b[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[2] at M512_X22_Y14
LD2_q_b[0]_PORT_A_data_in = BUS(H1_M_st_data[0], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7]);
LD2_q_b[0]_PORT_A_data_in_reg = DFFE(LD2_q_b[0]_PORT_A_data_in, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[0]_PORT_A_address_reg = DFFE(LD2_q_b[0]_PORT_A_address, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[0]_PORT_B_address_reg = DFFE(LD2_q_b[0]_PORT_B_address, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_PORT_A_write_enable = VCC;
LD2_q_b[0]_PORT_A_write_enable_reg = DFFE(LD2_q_b[0]_PORT_A_write_enable, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_read_enable = VCC;
LD2_q_b[0]_PORT_B_read_enable_reg = DFFE(LD2_q_b[0]_PORT_B_read_enable, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[0]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[0]_PORT_B_data_out = MEMORY(LD2_q_b[0]_PORT_A_data_in_reg, , LD2_q_b[0]_PORT_A_address_reg, LD2_q_b[0]_PORT_B_address_reg, LD2_q_b[0]_PORT_A_write_enable_reg, LD2_q_b[0]_PORT_B_read_enable_reg, , , LD2_q_b[0]_clock_0, LD2_q_b[0]_clock_1, LD2_q_b[0]_clock_enable_0, LD2_q_b[0]_clock_enable_1, , );
LD2_q_b[2] = LD2_q_b[0]_PORT_B_data_out[2];

--LD2_q_b[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[1] at M512_X22_Y14
LD2_q_b[0]_PORT_A_data_in = BUS(H1_M_st_data[0], H1_M_st_data[1], H1_M_st_data[2], H1_M_st_data[3], H1_M_st_data[4], H1_M_st_data[5], H1_M_st_data[6], H1_M_st_data[7]);
LD2_q_b[0]_PORT_A_data_in_reg = DFFE(LD2_q_b[0]_PORT_A_data_in, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[0]_PORT_A_address_reg = DFFE(LD2_q_b[0]_PORT_A_address, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[0]_PORT_B_address_reg = DFFE(LD2_q_b[0]_PORT_B_address, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_PORT_A_write_enable = VCC;
LD2_q_b[0]_PORT_A_write_enable_reg = DFFE(LD2_q_b[0]_PORT_A_write_enable, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_read_enable = VCC;
LD2_q_b[0]_PORT_B_read_enable_reg = DFFE(LD2_q_b[0]_PORT_B_read_enable, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_clock_0 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_1 = GLOBAL(VD1L2);
LD2_q_b[0]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[0]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[0]_PORT_B_data_out = MEMORY(LD2_q_b[0]_PORT_A_data_in_reg, , LD2_q_b[0]_PORT_A_address_reg, LD2_q_b[0]_PORT_B_address_reg, LD2_q_b[0]_PORT_A_write_enable_reg, LD2_q_b[0]_PORT_B_read_enable_reg, , , LD2_q_b[0]_clock_0, LD2_q_b[0]_clock_1, LD2_q_b[0]_clock_enable_0, LD2_q_b[0]_clock_enable_1, , );
LD2_q_b[1] = LD2_q_b[0]_PORT_B_data_out[1];


--PC1L42Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[1]~reg0 at LCFF_X34_Y14_N29
PC1L42Q = AMPP_FUNCTION(A1L01, PC1_sr[1], GND, PC1L39);


--DC1_break_readreg[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[2] at LCFF_X36_Y12_N3
DC1_break_readreg[2] = AMPP_FUNCTION(VD1L2, PC1L52Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L361 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~991 at LCCOMB_X34_Y11_N4
PC1L361 = AMPP_FUNCTION(!PC1_ir[1], !DC1_break_readreg[2], !NC1_MonDReg[2], !PC1_ir[0]);


--XD1L93 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~395 at LCCOMB_X37_Y14_N20
XD1L93 = AMPP_FUNCTION(!XD1_word_counter[4], !XD1_word_counter[0], !XD1_word_counter[2], !XD1_word_counter[3], !XD1_word_counter[1]);


--DC1_break_readreg[23] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[23] at LCFF_X34_Y13_N3
DC1_break_readreg[23] = AMPP_FUNCTION(VD1L2, PC1L76Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L461 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~992 at LCCOMB_X33_Y13_N12
PC1L461 = AMPP_FUNCTION(!PC1L121, !NC1_MonDReg[23], !DC1_break_readreg[23], !PC1L221, !PC1_sr[25]);


--AD1_jupdate is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate at LCFF_X37_Y13_N21
AD1_jupdate = AMPP_FUNCTION(!A1L6, AD1L42, !D1L3, AD1L32);


--DC1_break_readreg[28] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[28] at LCFF_X36_Y12_N9
DC1_break_readreg[28] = AMPP_FUNCTION(VD1L2, PC1L47Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L561 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~993 at LCCOMB_X33_Y12_N4
PC1L561 = AMPP_FUNCTION(!DC1_break_readreg[28], !PC1L221, !PC1L121, !NC1_MonDReg[28], !PC1_sr[30]);


--NC1L38 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd~29 at LCCOMB_X30_Y12_N8
NC1L38 = AMPP_FUNCTION(!PC1L091, !PC1L291, !FC1_resetrequest, !NC1_MonRd, !L1L42);


--DC1_break_readreg[25] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[25] at LCFF_X34_Y13_N17
DC1_break_readreg[25] = AMPP_FUNCTION(VD1L2, PC1L96Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L661 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~994 at LCCOMB_X33_Y12_N30
PC1L661 = AMPP_FUNCTION(!PC1L121, !PC1L221, !DC1_break_readreg[25], !NC1_MonDReg[25], !PC1_sr[27]);


--DC1_break_readreg[26] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[26] at LCFF_X34_Y13_N29
DC1_break_readreg[26] = AMPP_FUNCTION(VD1L2, PC1L07Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L761 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~995 at LCCOMB_X34_Y12_N2
PC1L761 = AMPP_FUNCTION(!PC1L121, !DC1_break_readreg[26], !PC1_sr[28], !PC1L221, !NC1_MonDReg[26]);


--DC1_break_readreg[27] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[27] at LCFF_X36_Y12_N13
DC1_break_readreg[27] = AMPP_FUNCTION(VD1L2, PC1L27Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L861 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~996 at LCCOMB_X34_Y12_N22
PC1L861 = AMPP_FUNCTION(!PC1L121, !NC1_MonDReg[27], !PC1_sr[29], !PC1L221, !DC1_break_readreg[27]);


--DC1_break_readreg[29] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[29] at LCFF_X36_Y12_N29
DC1_break_readreg[29] = AMPP_FUNCTION(VD1L2, PC1L67Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L961 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~997 at LCCOMB_X33_Y12_N16
PC1L961 = AMPP_FUNCTION(!DC1_break_readreg[29], !PC1L221, !PC1_sr[31], !PC1L121, !NC1_MonDReg[29]);


--DC1_break_readreg[30] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[30] at LCFF_X33_Y11_N31
DC1_break_readreg[30] = AMPP_FUNCTION(VD1L2, PC1L87Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L79 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1508 at LCCOMB_X33_Y12_N20
PC1L79 = AMPP_FUNCTION(!PC1_sr[32], !PC1L49, !DC1_break_readreg[30], !NC1_MonDReg[30], !PC1_ir[0], !PC1_ir[1]);


--DC1_break_readreg[31] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[31] at LCFF_X36_Y12_N5
DC1_break_readreg[31] = AMPP_FUNCTION(VD1L2, PC1L08Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L071 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~998 at LCCOMB_X33_Y12_N12
PC1L071 = AMPP_FUNCTION(!PC1L121, !DC1_break_readreg[31], !NC1_MonDReg[31], !PC1_sr[33], !PC1L221);


--FC1_resetlatch is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch at LCFF_X30_Y14_N15
FC1_resetlatch = AMPP_FUNCTION(VD1L2, FC1L41, FC1L31);


--PC1L171 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~999 at LCCOMB_X32_Y14_N22
PC1L171 = AMPP_FUNCTION(!PC1L221, !PC1_sr[34], !FC1_resetlatch, !PC1L121);


--DC1_break_readreg[12] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[12] at LCFF_X36_Y12_N23
DC1_break_readreg[12] = AMPP_FUNCTION(VD1L2, PC1L54Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L271 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1000 at LCCOMB_X34_Y12_N4
PC1L271 = AMPP_FUNCTION(!PC1L121, !PC1_sr[14], !PC1L221, !DC1_break_readreg[12], !NC1_MonDReg[12]);


--PC1L321 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[14]~1001 at LCCOMB_X33_Y12_N24
PC1L321 = AMPP_FUNCTION(!PC1_ir[1], !PC1L8, !PC1_ir[0]);


--AD1_rdata[4] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] at LCFF_X21_Y14_N17
AD1_rdata[4] = AMPP_FUNCTION(VD1L2, AD1L83, E1L4, AD1L62);


--AD1L28 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~961 at LCCOMB_X21_Y14_N14
AD1L28 = AMPP_FUNCTION(!WD2_Q[0], !AD1_td_shift[7], !AE1_state[4], !AD1_count[9], !AD1_rdata[4]);


--SD1_delayed_unxsync_rxdxx1 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|delayed_unxsync_rxdxx1 at LCFF_X29_Y30_N23
SD1_delayed_unxsync_rxdxx1 = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , SD1_sync_rxd,  ,  , VCC);


--SD1L14 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|always5~0 at LCCOMB_X28_Y30_N10
SD1L14 = !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & SD1_delayed_unxsync_rxdxx1 & !SD1_sync_rxd;


--SD1_baud_rate_counter[5] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[5] at LCFF_X28_Y30_N13
SD1_baud_rate_counter[5] = DFFEAS(SD1L75, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[1] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[1] at LCFF_X28_Y30_N3
SD1_baud_rate_counter[1] = DFFEAS(SD1L85, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[7] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[7] at LCFF_X28_Y30_N17
SD1_baud_rate_counter[7] = DFFEAS(SD1L95, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[3] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[3] at LCFF_X28_Y30_N25
SD1_baud_rate_counter[3] = DFFEAS(SD1L06, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[6] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[6] at LCFF_X29_Y30_N31
SD1_baud_rate_counter[6] = DFFEAS(SD1L16, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[4] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[4] at LCFF_X28_Y30_N5
SD1_baud_rate_counter[4] = DFFEAS(SD1L26, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[9] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[9] at LCFF_X29_Y30_N27
SD1_baud_rate_counter[9] = DFFEAS(SD1L36, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[8] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[8] at LCFF_X29_Y30_N25
SD1_baud_rate_counter[8] = DFFEAS(SD1L46, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[2] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[2] at LCFF_X29_Y30_N29
SD1_baud_rate_counter[2] = DFFEAS(SD1L56, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[0] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[0] at LCFF_X28_Y30_N29
SD1_baud_rate_counter[0] = DFFEAS(SD1L66, GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  ,  ,  ,  ,  );


--SD1L65 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter_is_zero~32 at LCCOMB_X29_Y30_N20
SD1L65 = !SD1_baud_rate_counter[2] & !SD1_baud_rate_counter[0] & ( !SD1_baud_rate_counter[6] & !SD1_baud_rate_counter[8] & !SD1_baud_rate_counter[9] & !SD1_baud_rate_counter[4] );


--SD1_baud_rate_counter_is_zero is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter_is_zero at LCCOMB_X28_Y30_N22
SD1_baud_rate_counter_is_zero = !SD1_baud_rate_counter[5] & ( SD1L65 & !SD1_baud_rate_counter[7] & !SD1_baud_rate_counter[3] & !SD1_baud_rate_counter[1] );


--SD1L34 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_clk_en~30 at LCCOMB_X28_Y30_N14
SD1L34 = SD1_baud_rate_counter_is_zero & ( !SD1_sync_rxd $ SD1_delayed_unxsync_rxdxx1 );


--SD1_d1_source_rxd is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|d1_source_rxd at LCFF_X28_Y30_N21
SD1_d1_source_rxd = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  ,  , RXD[1],  ,  , VCC);


--DC1_break_readreg[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[4] at LCFF_X33_Y11_N3
DC1_break_readreg[4] = AMPP_FUNCTION(VD1L2, PC1L92Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L371 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1002 at LCCOMB_X34_Y11_N22
PC1L371 = AMPP_FUNCTION(!NC1_MonDReg[4], !DC1_break_readreg[4], !PC1_ir[1], !PC1_ir[0]);


--DC1_break_readreg[11] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[11] at LCFF_X36_Y12_N19
DC1_break_readreg[11] = AMPP_FUNCTION(VD1L2, PC1L34Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L471 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1003 at LCCOMB_X34_Y12_N30
PC1L471 = AMPP_FUNCTION(!PC1L221, !PC1L121, !DC1_break_readreg[11], !NC1_MonDReg[11], !PC1_sr[13]);


--AD1_rdata[3] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3] at LCFF_X21_Y14_N25
AD1_rdata[3] = AMPP_FUNCTION(VD1L2, AD1L63, E1L4, AD1L62);


--AD1L38 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~962 at LCCOMB_X21_Y14_N4
AD1L38 = AMPP_FUNCTION(!WD2_Q[0], !AE1_state[4], !AD1_count[9], !AD1_rdata[3], !AD1_td_shift[6]);


--DC1_break_readreg[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[3] at LCFF_X33_Y11_N9
DC1_break_readreg[3] = AMPP_FUNCTION(VD1L2, PC1L72Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L571 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1004 at LCCOMB_X34_Y11_N8
PC1L571 = AMPP_FUNCTION(!DC1_break_readreg[3], !NC1_MonDReg[3], !PC1_ir[1], !PC1_ir[0]);


--DC1_break_readreg[10] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[10] at LCFF_X34_Y13_N7
DC1_break_readreg[10] = AMPP_FUNCTION(VD1L2, PC1L14Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L671 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1005 at LCCOMB_X34_Y12_N24
PC1L671 = AMPP_FUNCTION(!PC1L121, !NC1_MonDReg[10], !PC1_sr[12], !PC1L221, !DC1_break_readreg[10]);


--DC1_break_readreg[13] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[13] at LCFF_X34_Y13_N13
DC1_break_readreg[13] = AMPP_FUNCTION(VD1L2, PC1L74Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L771 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1006 at LCCOMB_X34_Y12_N10
PC1L771 = AMPP_FUNCTION(!PC1_sr[15], !DC1_break_readreg[13], !NC1_MonDReg[13], !PC1L221, !PC1L121);


--AD1_rdata[5] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5] at LCFF_X20_Y17_N11
AD1_rdata[5] = AMPP_FUNCTION(VD1L2, AD1L04, E1L4, AD1L62);


--AD1L48 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~963 at LCCOMB_X20_Y17_N4
AD1L48 = AMPP_FUNCTION(!AD1_count[9], !AD1_rdata[5], !AD1L56, !AD1_td_shift[8], !AE1_state[4]);


--DC1_break_readreg[5] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[5] at LCFF_X33_Y11_N27
DC1_break_readreg[5] = AMPP_FUNCTION(VD1L2, PC1L13Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L871 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1007 at LCCOMB_X34_Y11_N0
PC1L871 = AMPP_FUNCTION(!NC1_MonDReg[5], !PC1_ir[0], !PC1_ir[1], !DC1_break_readreg[5]);


--DC1_break_readreg[14] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[14] at LCFF_X33_Y11_N21
DC1_break_readreg[14] = AMPP_FUNCTION(VD1L2, PC1L94Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L89 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1509 at LCCOMB_X33_Y11_N20
PC1L89 = AMPP_FUNCTION(!PC1_ir[1], !PC1_ir[0], !NC1_MonDReg[14], !DC1_break_readreg[14]);


--PC1_DRsize.010 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.010 at LCFF_X34_Y14_N17
PC1_DRsize.010 = AMPP_FUNCTION(A1L6, PC1L6, !D1L3, PC1_st_updateir);


--PC1L99 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1510 at LCCOMB_X34_Y14_N2
PC1L99 = AMPP_FUNCTION(!altera_internal_jtag, !PC1_sr[16], !PC1_DRsize.010, !PC1L49, !PC1L89);


--AD1_rdata[6] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6] at LCFF_X20_Y17_N15
AD1_rdata[6] = AMPP_FUNCTION(VD1L2, AD1L24, E1L4, AD1L62);


--AD1L58 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~964 at LCCOMB_X20_Y17_N12
AD1L58 = AMPP_FUNCTION(!AD1_rdata[6], !AD1_count[9], !AD1_td_shift[9]);


--DC1_break_readreg[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[6] at LCFF_X33_Y11_N25
DC1_break_readreg[6] = AMPP_FUNCTION(VD1L2, PC1L33Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L001 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1511 at LCCOMB_X34_Y11_N16
PC1L001 = AMPP_FUNCTION(!PC1_ir[0], !NC1_MonDReg[6], !PC1_ir[1], !DC1_break_readreg[6], !PC1_sr[8], !PC1L49);


--DC1_break_readreg[15] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[15] at LCFF_X34_Y13_N23
DC1_break_readreg[15] = AMPP_FUNCTION(VD1L2, PC1L15Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L971 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1008 at LCCOMB_X33_Y13_N20
PC1L971 = AMPP_FUNCTION(!PC1L121, !PC1L221, !PC1_sr[17], !DC1_break_readreg[15], !NC1_MonDReg[15]);


--DC1_break_readreg[7] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[7] at LCFF_X33_Y11_N11
DC1_break_readreg[7] = AMPP_FUNCTION(VD1L2, PC1L53Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L081 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1009 at LCCOMB_X34_Y11_N24
PC1L081 = AMPP_FUNCTION(!DC1_break_readreg[7], !PC1_ir[0], !PC1_ir[1], !NC1_MonDReg[7]);


--DC1_break_readreg[16] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[16] at LCFF_X34_Y13_N27
DC1_break_readreg[16] = AMPP_FUNCTION(VD1L2, PC1L35Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L181 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1010 at LCCOMB_X33_Y13_N2
PC1L181 = AMPP_FUNCTION(!NC1_MonDReg[16], !PC1_sr[18], !DC1_break_readreg[16], !PC1L121, !PC1L221);


--DC1_break_readreg[8] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[8] at LCFF_X33_Y11_N23
DC1_break_readreg[8] = AMPP_FUNCTION(VD1L2, PC1L73Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L281 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1011 at LCCOMB_X34_Y12_N14
PC1L281 = AMPP_FUNCTION(!PC1L121, !PC1_sr[10], !NC1_MonDReg[8], !PC1L221, !DC1_break_readreg[8]);


--DC1_break_readreg[9] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[9] at LCFF_X34_Y13_N11
DC1_break_readreg[9] = AMPP_FUNCTION(VD1L2, PC1L93Q, !D1L3, DC1L12, GND, DC1L02);


--PC1L381 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1012 at LCCOMB_X34_Y12_N18
PC1L381 = AMPP_FUNCTION(!PC1L221, !DC1_break_readreg[9], !PC1_sr[11], !NC1_MonDReg[9], !PC1L121);


--JD4_counter_comb_bita0 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita0 at LCCOMB_X23_Y15_N0
JD4_counter_comb_bita0_adder_eqn = ( JD4_safe_q[0] ) + ( VCC ) + ( GND );
JD4_counter_comb_bita0 = SUM(JD4_counter_comb_bita0_adder_eqn);

--JD4L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita0~COUT at LCCOMB_X23_Y15_N0
JD4L3_adder_eqn = ( JD4_safe_q[0] ) + ( VCC ) + ( GND );
JD4L3 = CARRY(JD4L3_adder_eqn);


--JD4_counter_comb_bita1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita1 at LCCOMB_X23_Y15_N2
JD4_counter_comb_bita1_adder_eqn = ( GND ) + ( JD4_safe_q[1] ) + ( JD4L3 );
JD4_counter_comb_bita1 = SUM(JD4_counter_comb_bita1_adder_eqn);

--JD4L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita1~COUT at LCCOMB_X23_Y15_N2
JD4L7_adder_eqn = ( GND ) + ( JD4_safe_q[1] ) + ( JD4L3 );
JD4L7 = CARRY(JD4L7_adder_eqn);


--JD4_counter_comb_bita2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita2 at LCCOMB_X23_Y15_N4
JD4_counter_comb_bita2_adder_eqn = ( GND ) + ( JD4_safe_q[2] ) + ( JD4L7 );
JD4_counter_comb_bita2 = SUM(JD4_counter_comb_bita2_adder_eqn);

--JD4L11 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita2~COUT at LCCOMB_X23_Y15_N4
JD4L11_adder_eqn = ( GND ) + ( JD4_safe_q[2] ) + ( JD4L7 );
JD4L11 = CARRY(JD4L11_adder_eqn);


--JD4_counter_comb_bita3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita3 at LCCOMB_X23_Y15_N6
JD4_counter_comb_bita3_adder_eqn = ( GND ) + ( JD4_safe_q[3] ) + ( JD4L11 );
JD4_counter_comb_bita3 = SUM(JD4_counter_comb_bita3_adder_eqn);

--JD4L51 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita3~COUT at LCCOMB_X23_Y15_N6
JD4L51_adder_eqn = ( GND ) + ( JD4_safe_q[3] ) + ( JD4L11 );
JD4L51 = CARRY(JD4L51_adder_eqn);


--JD4_counter_comb_bita4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita4 at LCCOMB_X23_Y15_N8
JD4_counter_comb_bita4_adder_eqn = ( GND ) + ( JD4_safe_q[4] ) + ( JD4L51 );
JD4_counter_comb_bita4 = SUM(JD4_counter_comb_bita4_adder_eqn);

--JD4L91 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita4~COUT at LCCOMB_X23_Y15_N8
JD4L91_adder_eqn = ( GND ) + ( JD4_safe_q[4] ) + ( JD4L51 );
JD4L91 = CARRY(JD4L91_adder_eqn);


--JD4_counter_comb_bita5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita5 at LCCOMB_X23_Y15_N10
JD4_counter_comb_bita5_adder_eqn = ( GND ) + ( JD4_safe_q[5] ) + ( JD4L91 );
JD4_counter_comb_bita5 = SUM(JD4_counter_comb_bita5_adder_eqn);


--JD3_counter_comb_bita0 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita0 at LCCOMB_X23_Y14_N0
JD3_counter_comb_bita0_adder_eqn = ( JD3_safe_q[0] ) + ( VCC ) + ( GND );
JD3_counter_comb_bita0 = SUM(JD3_counter_comb_bita0_adder_eqn);

--JD3L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita0~COUT at LCCOMB_X23_Y14_N0
JD3L3_adder_eqn = ( JD3_safe_q[0] ) + ( VCC ) + ( GND );
JD3L3 = CARRY(JD3L3_adder_eqn);


--JD3_counter_comb_bita1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita1 at LCCOMB_X23_Y14_N2
JD3_counter_comb_bita1_adder_eqn = ( GND ) + ( JD3_safe_q[1] ) + ( JD3L3 );
JD3_counter_comb_bita1 = SUM(JD3_counter_comb_bita1_adder_eqn);

--JD3L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita1~COUT at LCCOMB_X23_Y14_N2
JD3L7_adder_eqn = ( GND ) + ( JD3_safe_q[1] ) + ( JD3L3 );
JD3L7 = CARRY(JD3L7_adder_eqn);


--JD3_counter_comb_bita2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita2 at LCCOMB_X23_Y14_N4
JD3_counter_comb_bita2_adder_eqn = ( GND ) + ( JD3_safe_q[2] ) + ( JD3L7 );
JD3_counter_comb_bita2 = SUM(JD3_counter_comb_bita2_adder_eqn);

--JD3L11 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita2~COUT at LCCOMB_X23_Y14_N4
JD3L11_adder_eqn = ( GND ) + ( JD3_safe_q[2] ) + ( JD3L7 );
JD3L11 = CARRY(JD3L11_adder_eqn);


--JD3_counter_comb_bita3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita3 at LCCOMB_X23_Y14_N6
JD3_counter_comb_bita3_adder_eqn = ( GND ) + ( JD3_safe_q[3] ) + ( JD3L11 );
JD3_counter_comb_bita3 = SUM(JD3_counter_comb_bita3_adder_eqn);

--JD3L51 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita3~COUT at LCCOMB_X23_Y14_N6
JD3L51_adder_eqn = ( GND ) + ( JD3_safe_q[3] ) + ( JD3L11 );
JD3L51 = CARRY(JD3L51_adder_eqn);


--JD3_counter_comb_bita4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita4 at LCCOMB_X23_Y14_N8
JD3_counter_comb_bita4_adder_eqn = ( GND ) + ( JD3_safe_q[4] ) + ( JD3L51 );
JD3_counter_comb_bita4 = SUM(JD3_counter_comb_bita4_adder_eqn);

--JD3L91 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita4~COUT at LCCOMB_X23_Y14_N8
JD3L91_adder_eqn = ( GND ) + ( JD3_safe_q[4] ) + ( JD3L51 );
JD3L91 = CARRY(JD3L91_adder_eqn);


--JD3_counter_comb_bita5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita5 at LCCOMB_X23_Y14_N10
JD3_counter_comb_bita5_adder_eqn = ( GND ) + ( JD3_safe_q[5] ) + ( JD3L91 );
JD3_counter_comb_bita5 = SUM(JD3_counter_comb_bita5_adder_eqn);


--AD1_count[5] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5] at LCFF_X20_Y17_N19
AD1_count[5] = AMPP_FUNCTION(A1L6, AD1L31, !D1L3, !AE1_state[4], AD1L05);


--AD1_rdata[2] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2] at LCFF_X21_Y14_N7
AD1_rdata[2] = AMPP_FUNCTION(VD1L2, AD1L43, E1L4, AD1L62);


--AD1L68 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~965 at LCCOMB_X21_Y14_N18
AD1L68 = AMPP_FUNCTION(!AD1_rdata[2], !AD1L56, !AD1_td_shift[5], !AD1_count[9], !AE1_state[4]);


--PC1L52Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[2]~reg0 at LCFF_X34_Y11_N7
PC1L52Q = AMPP_FUNCTION(A1L01, PC1L62, PC1L39);


--AD1L32 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~0 at LCCOMB_X36_Y16_N16
AD1L32 = AMPP_FUNCTION(!WD2_Q[0], !AD1L1, !AE1_state[8]);


--FC1L31 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~143 at LCCOMB_X36_Y14_N24
FC1L31 = AMPP_FUNCTION(!D1L2, !E1_data_out, !PC1L86Q, !PC1L191);


--SD1L3 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~182 at LCCOMB_X29_Y30_N0
SD1L3_adder_eqn = ( VCC ) + ( SD1_baud_rate_counter[0] ) + ( GND );
SD1L3 = CARRY(SD1L3_adder_eqn);


--SD1L6 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~185 at LCCOMB_X29_Y30_N2
SD1L6_adder_eqn = ( VCC ) + ( SD1_baud_rate_counter[1] ) + ( SD1L3 );
SD1L6 = SUM(SD1L6_adder_eqn);

--SD1L7 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~186 at LCCOMB_X29_Y30_N2
SD1L7_adder_eqn = ( VCC ) + ( SD1_baud_rate_counter[1] ) + ( SD1L3 );
SD1L7 = CARRY(SD1L7_adder_eqn);


--SD1L01 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~189 at LCCOMB_X29_Y30_N4
SD1L01_adder_eqn = ( SD1_baud_rate_counter[2] ) + ( VCC ) + ( SD1L7 );
SD1L01 = SUM(SD1L01_adder_eqn);

--SD1L11 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~190 at LCCOMB_X29_Y30_N4
SD1L11_adder_eqn = ( SD1_baud_rate_counter[2] ) + ( VCC ) + ( SD1L7 );
SD1L11 = CARRY(SD1L11_adder_eqn);


--SD1L41 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~193 at LCCOMB_X29_Y30_N6
SD1L41_adder_eqn = ( SD1_baud_rate_counter[3] ) + ( VCC ) + ( SD1L11 );
SD1L41 = SUM(SD1L41_adder_eqn);

--SD1L51 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~194 at LCCOMB_X29_Y30_N6
SD1L51_adder_eqn = ( SD1_baud_rate_counter[3] ) + ( VCC ) + ( SD1L11 );
SD1L51 = CARRY(SD1L51_adder_eqn);


--SD1L81 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~197 at LCCOMB_X29_Y30_N8
SD1L81_adder_eqn = ( VCC ) + ( SD1_baud_rate_counter[4] ) + ( SD1L51 );
SD1L81 = SUM(SD1L81_adder_eqn);

--SD1L91 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~198 at LCCOMB_X29_Y30_N8
SD1L91_adder_eqn = ( VCC ) + ( SD1_baud_rate_counter[4] ) + ( SD1L51 );
SD1L91 = CARRY(SD1L91_adder_eqn);


--SD1L22 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~201 at LCCOMB_X29_Y30_N10
SD1L22_adder_eqn = ( SD1_baud_rate_counter[5] ) + ( VCC ) + ( SD1L91 );
SD1L22 = SUM(SD1L22_adder_eqn);

--SD1L32 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~202 at LCCOMB_X29_Y30_N10
SD1L32_adder_eqn = ( SD1_baud_rate_counter[5] ) + ( VCC ) + ( SD1L91 );
SD1L32 = CARRY(SD1L32_adder_eqn);


--SD1L75 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~596 at LCCOMB_X28_Y30_N12
SD1L75 = SD1L22 # !SD1L22 & ( !SD1_sync_rxd $ !SD1_delayed_unxsync_rxdxx1 # SD1_baud_rate_counter_is_zero );


--SD1L85 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~597 at LCCOMB_X28_Y30_N2
SD1L85 = !SD1_baud_rate_counter_is_zero & (!SD1_sync_rxd $ !SD1_delayed_unxsync_rxdxx1 # SD1L6) # SD1_baud_rate_counter_is_zero & (!SD1_sync_rxd $ !SD1_delayed_unxsync_rxdxx1);


--SD1L62 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~205 at LCCOMB_X29_Y30_N12
SD1L62_adder_eqn = ( VCC ) + ( SD1_baud_rate_counter[6] ) + ( SD1L32 );
SD1L62 = SUM(SD1L62_adder_eqn);

--SD1L72 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~206 at LCCOMB_X29_Y30_N12
SD1L72_adder_eqn = ( VCC ) + ( SD1_baud_rate_counter[6] ) + ( SD1L32 );
SD1L72 = CARRY(SD1L72_adder_eqn);


--SD1L03 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~209 at LCCOMB_X29_Y30_N14
SD1L03_adder_eqn = ( VCC ) + ( SD1_baud_rate_counter[7] ) + ( SD1L72 );
SD1L03 = SUM(SD1L03_adder_eqn);

--SD1L13 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~210 at LCCOMB_X29_Y30_N14
SD1L13_adder_eqn = ( VCC ) + ( SD1_baud_rate_counter[7] ) + ( SD1L72 );
SD1L13 = CARRY(SD1L13_adder_eqn);


--SD1L95 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~598 at LCCOMB_X28_Y30_N16
SD1L95 = SD1L03 & ( !SD1_baud_rate_counter_is_zero # !SD1_sync_rxd $ !SD1_delayed_unxsync_rxdxx1 ) # !SD1L03 & ( !SD1_sync_rxd $ !SD1_delayed_unxsync_rxdxx1 );


--SD1L06 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~599 at LCCOMB_X28_Y30_N24
SD1L06 = !SD1_baud_rate_counter_is_zero & SD1L41 & (!SD1_sync_rxd $ SD1_delayed_unxsync_rxdxx1);


--SD1L16 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~600 at LCCOMB_X29_Y30_N30
SD1L16 = SD1_delayed_unxsync_rxdxx1 & ( SD1_sync_rxd & (SD1L62 # SD1_baud_rate_counter_is_zero) ) # !SD1_delayed_unxsync_rxdxx1 & ( !SD1_sync_rxd & (SD1L62 # SD1_baud_rate_counter_is_zero) );


--SD1L26 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~601 at LCCOMB_X28_Y30_N4
SD1L26 = SD1_delayed_unxsync_rxdxx1 & ( !SD1_sync_rxd # SD1L81 & !SD1_baud_rate_counter_is_zero ) # !SD1_delayed_unxsync_rxdxx1 & ( SD1L81 & !SD1_baud_rate_counter_is_zero # SD1_sync_rxd );


--SD1L43 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~213 at LCCOMB_X29_Y30_N16
SD1L43_adder_eqn = ( SD1_baud_rate_counter[8] ) + ( VCC ) + ( SD1L13 );
SD1L43 = SUM(SD1L43_adder_eqn);

--SD1L53 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~214 at LCCOMB_X29_Y30_N16
SD1L53_adder_eqn = ( SD1_baud_rate_counter[8] ) + ( VCC ) + ( SD1L13 );
SD1L53 = CARRY(SD1L53_adder_eqn);


--SD1L83 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~217 at LCCOMB_X29_Y30_N18
SD1L83_adder_eqn = ( VCC ) + ( SD1_baud_rate_counter[9] ) + ( SD1L53 );
SD1L83 = SUM(SD1L83_adder_eqn);


--SD1L36 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~602 at LCCOMB_X29_Y30_N26
SD1L36 = SD1_delayed_unxsync_rxdxx1 & ( SD1_sync_rxd & (SD1L83 # SD1_baud_rate_counter_is_zero) ) # !SD1_delayed_unxsync_rxdxx1 & ( !SD1_sync_rxd & (SD1L83 # SD1_baud_rate_counter_is_zero) );


--SD1L46 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~603 at LCCOMB_X29_Y30_N24
SD1L46 = SD1_delayed_unxsync_rxdxx1 & ( !SD1_sync_rxd # SD1L43 # SD1_baud_rate_counter_is_zero ) # !SD1_delayed_unxsync_rxdxx1 & ( SD1L43 # SD1_baud_rate_counter_is_zero # SD1_sync_rxd );


--SD1L56 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~604 at LCCOMB_X29_Y30_N28
SD1L56 = SD1L01 & ( !SD1_sync_rxd $ SD1_delayed_unxsync_rxdxx1 ) # !SD1L01 & ( SD1_baud_rate_counter_is_zero & (!SD1_sync_rxd $ SD1_delayed_unxsync_rxdxx1) );


--SD1L66 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~605 at LCCOMB_X28_Y30_N28
SD1L66 = !SD1_baud_rate_counter_is_zero & ( !SD1_baud_rate_counter[0] & (!SD1_delayed_unxsync_rxdxx1 $ SD1_sync_rxd) );


--PC1L6 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|Decoder~28 at LCCOMB_X34_Y14_N16
PC1L6 = AMPP_FUNCTION(!WD1_Q[0], !WD1_Q[1]);


--AD1_count[4] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4] at LCFF_X20_Y17_N25
AD1_count[4] = AMPP_FUNCTION(A1L6, AD1L11, !D1L3, !AE1_state[4], AD1L05);


--AD1_count[3] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3] at LCFF_X20_Y17_N9
AD1_count[3] = AMPP_FUNCTION(A1L6, AD1L9, !D1L3, !AE1_state[4], AD1L05);


--AD1_count[2] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[2] at LCFF_X20_Y17_N7
AD1_count[2] = AMPP_FUNCTION(A1L6, AD1L7, !D1L3, !AE1_state[4], AD1L05);


--H1L64 is std_2s60:inst|cpu:the_cpu|D_ctrl_ld~27 at LCCOMB_X29_Y27_N12
H1L64 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[4]);


--H1L54 is std_2s60:inst|cpu:the_cpu|D_ctrl_ld_signed~25 at LCCOMB_X30_Y27_N12
H1L54 = AMPP_FUNCTION(!H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[0]);


--H1L42 is std_2s60:inst|cpu:the_cpu|D_ctrl_br_cond~101 at LCCOMB_X30_Y27_N10
H1L42 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[4], !H1_D_iw[3], !H1_D_iw[5], !H1_D_iw[2]);


--H1L1 is std_2s60:inst|cpu:the_cpu|D_br_pred_not_taken~10 at LCCOMB_X32_Y25_N22
H1L1 = AMPP_FUNCTION(!H1L42, !H1_D_iw[21]);


--D1L8 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~20 at LCCOMB_X33_Y15_N12
D1L8 = AMPP_FUNCTION(!WD6_Q[1], !AE1_state[5], !D1_OK_TO_UPDATE_IR_Q);


--D1L9 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~21 at LCCOMB_X33_Y15_N8
D1L9 = AMPP_FUNCTION(!AE1_state[5], !WD6_Q[0], !D1_OK_TO_UPDATE_IR_Q);


--D1L62 is sld_hub:sld_hub_inst|IRF_ENABLE[2]~125 at LCCOMB_X34_Y14_N8
D1L62 = AMPP_FUNCTION(!WD7_Q[0], !WD5_Q[0], !AE1_state[5], !WD6_Q[1], !BE1_dffe1a[2], !D1_OK_TO_UPDATE_IR_Q);


--D1L52 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~126 at LCCOMB_X34_Y14_N20
D1L52 = AMPP_FUNCTION(!D1_OK_TO_UPDATE_IR_Q, !WD5_Q[0], !AE1_state[5], !BE1_dffe1a[2], !WD7_Q[0], !WD6_Q[0]);


--D1L24 is sld_hub:sld_hub_inst|reduce_nor~61 at LCCOMB_X37_Y16_N16
D1L24 = AMPP_FUNCTION(!ZD1_dffs[7], !ZD1_dffs[3], !ZD1_dffs[0], !ZD1_dffs[2]);


--D1L34 is sld_hub:sld_hub_inst|reduce_nor~62 at LCCOMB_X37_Y16_N22
D1L34 = AMPP_FUNCTION(!D1L24, !ZD1_dffs[6], !ZD1_dffs[4], !ZD1_dffs[9]);


--D1L44 is sld_hub:sld_hub_inst|reduce_nor~63 at LCCOMB_X36_Y16_N8
D1L44 = AMPP_FUNCTION(!ZD1_dffs[5], !ZD1_dffs[8], !D1L34, !ZD1_dffs[1]);


--D1L54 is sld_hub:sld_hub_inst|reduce_nor~64 at LCCOMB_X36_Y16_N4
D1L54 = AMPP_FUNCTION(!ZD1_dffs[5], !ZD1_dffs[8], !D1L34, !ZD1_dffs[1]);


--BB1L48 is std_2s60:inst|sdram:the_sdram|Select~6491 at LCCOMB_X30_Y7_N8
BB1L48 = BB1_m_state.000000010 & BB1_m_state.010000000 & ( BB1_i_cmd[2] & !BB1_init_done # BB1_m_state.000000001 ) # !BB1_m_state.000000010 & BB1_m_state.010000000 & ( BB1_i_cmd[2] & !BB1_init_done # BB1_m_state.000000001 ) # BB1_m_state.000000010 & !BB1_m_state.010000000 & ( BB1_i_cmd[2] & !BB1_init_done # BB1_m_state.000000001 ) # !BB1_m_state.000000010 & !BB1_m_state.010000000 & ( !BB1_m_state.000000001 & (BB1_i_cmd[2] & !BB1_init_done) # BB1_m_state.000000001 & BB1_m_state.001000000 );


--BB1L58 is std_2s60:inst|sdram:the_sdram|Select~6492 at LCCOMB_X29_Y9_N20
BB1L58 = BB1_m_next.010000000 & BB1_m_state.001000000 & ( !BB1_refresh_request ) # !BB1_m_next.010000000 & BB1_m_state.001000000 & ( !BB1_refresh_request # BB1_m_state.000000100 ) # BB1_m_next.010000000 & !BB1_m_state.001000000 & ( !BB1_m_state.010000000 & BB1_m_state.000000001 & !BB1_m_state.000000100 ) # !BB1_m_next.010000000 & !BB1_m_state.001000000 & ( !BB1_m_state.010000000 & BB1_m_state.000000001 # BB1_m_state.000000100 );


--BB1L68 is std_2s60:inst|sdram:the_sdram|Select~6493 at LCCOMB_X28_Y7_N22
BB1L68 = BB1_refresh_request & BB1_i_cmd[3] & ( !BB1_active_cs_n # !BB1L58 ) # !BB1_refresh_request & BB1_i_cmd[3] & ( !BB1_m_state.000000001 & !BB1_init_done & (!BB1_active_cs_n # !BB1L58) # BB1_m_state.000000001 & (!BB1_active_cs_n # !BB1L58) ) # BB1_refresh_request & !BB1_i_cmd[3] & ( !BB1_m_state.000000001 & BB1_init_done & (!BB1_active_cs_n # !BB1L58) # BB1_m_state.000000001 & (!BB1_active_cs_n # !BB1L58) ) # !BB1_refresh_request & !BB1_i_cmd[3] & ( BB1_m_state.000000001 & (!BB1_active_cs_n # !BB1L58) );


--TD1L56 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|reduce_or~39 at LCCOMB_X29_Y28_N8
TD1L56 = TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] & TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] # !TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] & TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] & !TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] # !TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] & !TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] & ( TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] );


--TD1L66 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|reduce_or~40 at LCCOMB_X28_Y28_N18
TD1L66 = TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] # TD1L56 # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7];


--TD1L76 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|reduce_or~41 at LCCOMB_X28_Y28_N20
TD1L76 = TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] # !TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] & ( TD1L66 # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] );


--TD1L37 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_shift_empty~13 at LCCOMB_X27_Y29_N18
TD1L37 = TD1L76 # !TD1L76 & ( TD1_tx_ready );


--TD1L26 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|do_load_shifter~37 at LCCOMB_X27_Y29_N14
TD1L26 = !TD1L76 & ( TD1_tx_ready );


--A1L121 is rtl~242 at LCCOMB_X28_Y28_N4
A1L121 = TD1_baud_clk_en & TD1L76 # TD1_do_load_shifter;


--AD1L72 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena~21 at LCCOMB_X23_Y14_N24
AD1L72 = AMPP_FUNCTION(!AD1_rvalid0, !AD1_r_ena1, !R1_r_val);


--GD2L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~124 at LCCOMB_X23_Y14_N26
GD2L7 = KD2_safe_q[0] & ( KD2_safe_q[5] # KD2_safe_q[4] # KD2_safe_q[3] ) # !KD2_safe_q[0];


--GD2L8 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~125 at LCCOMB_X23_Y14_N20
GD2L8 = KD2_safe_q[1] # !KD2_safe_q[1] & ( !AD1L72 # KD2_safe_q[2] # GD2L7 );


--GD2L9 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~126 at LCCOMB_X25_Y14_N12
GD2L9 = GD2_b_non_empty & GD2L8 # !GD2_b_non_empty & GD2L8 & ( GD2_b_full # R1_fifo_wr ) # GD2_b_non_empty & !GD2L8 & ( GD2_b_full # R1_fifo_wr ) # !GD2_b_non_empty & !GD2L8 & ( GD2_b_full # R1_fifo_wr );


--R1L3 is std_2s60:inst|jtag_uart:the_jtag_uart|LessThan~372 at LCCOMB_X23_Y14_N30
R1L3 = KD2_safe_q[3] & ( KD2_safe_q[1] # KD2_safe_q[0] # KD2_safe_q[2] );


--R1L4 is std_2s60:inst|jtag_uart:the_jtag_uart|LessThan~373 at LCCOMB_X23_Y14_N14
R1L4 = !KD2_safe_q[4] & !R1L3 & ( !KD2_safe_q[5] & !GD2_b_full );


--AD1L2 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|always2~32 at LCCOMB_X21_Y16_N8
AD1L2 = AMPP_FUNCTION(!AD1_read_write2, !AD1_read_write1);


--AD1L75 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~55 at LCCOMB_X23_Y13_N22
AD1L75 = AMPP_FUNCTION(!R1_t_dav, !AD1L2, !AD1_write_valid, !AD1L85Q, !AD1_write_stalled);


--AD1L95 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_pause~75 at LCCOMB_X23_Y13_N12
AD1L95 = AMPP_FUNCTION(!AD1_write_valid, !AD1L2, !R1_t_dav, !AD1_jupdate2, !AD1_jupdate1, !AD1_write_stalled);


--AD1L45 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid0~69 at LCCOMB_X23_Y13_N6
AD1L45 = AMPP_FUNCTION(!AD1_read_req, !AD1L2, !AD1_user_saw_rvalid, !AD1L72);


--H1L74 is std_2s60:inst|cpu:the_cpu|D_ctrl_mul_cell_src1_signed~99 at LCCOMB_X33_Y27_N6
H1L74 = AMPP_FUNCTION(!H1_D_iw[12], !H1_D_iw[15], !H1_D_iw[11], !H1_D_iw[16], !H1_D_iw[13], !H1L211, !H1_D_iw[14]);


--PC1L101 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1512 at LCCOMB_X32_Y14_N16
PC1L101 = AMPP_FUNCTION(!PC1_ir[1], !PC1L49, !altera_internal_jtag, !PC1_ir[0], !PC1_DRsize.100, !H1_hbreak_enabled, !PC1_sr[36]);


--N1L292 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|time_to_write~28 at LCCOMB_X25_Y18_N28
N1L292 = !N1L891 & ( H1_d_write & N1L04 & !N1L43 ) # N1L891 & ( H1_d_write & (N1L412 # N1L062 # N1L24 # N1L04) );


--D1L41 is sld_hub:sld_hub_inst|hub_tdo~296 at LCCOMB_X34_Y14_N24
D1L41 = AMPP_FUNCTION(!D1L31, !AD1_td_shift[0], !WD8_Q[0], !WD6_Q[1], !D1_jtag_debug_mode_usr1, !WD6_Q[0], !PC1_sr[0]);


--H1L9081 is std_2s60:inst|cpu:the_cpu|av_fill_bit~15 at LCCOMB_X28_Y21_N2
H1L9081 = AMPP_FUNCTION(!H1_M_alu_result[1], !H1_M_ctrl_ld_signed, !H1_d_readdata_d1[15], !H1_d_readdata_d1[23], !H1L2981, !H1_d_readdata_d1[31], !H1_d_readdata_d1[7]);


--H1L33 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_logic_result~35 at LCCOMB_X27_Y27_N0
H1L33 = AMPP_FUNCTION(!H1_D_iw[1], !H1_D_iw[0], !H1_D_iw[5], !H1_D_iw[3], !H1_D_iw[2], !H1_D_iw[4]);


--H1L672 is std_2s60:inst|cpu:the_cpu|D_wr_dst_reg~48 at LCCOMB_X30_Y27_N28
H1L672 = AMPP_FUNCTION(!H1_D_iw[1], !H1_D_iw[4], !H1_D_iw[3], !H1_D_iw[2], !H1_D_iw[5], !H1_D_iw[0]);


--H1L772 is std_2s60:inst|cpu:the_cpu|D_wr_dst_reg~49 at LCCOMB_X27_Y19_N0
H1L772 = AMPP_FUNCTION(!H1_D_iw[2], !H1_D_iw[5], !H1_D_iw[1], !H1_D_iw[0], !H1_D_iw[4], !H1_D_iw[3]);


--H1L32 is std_2s60:inst|cpu:the_cpu|D_ctrl_b_not_src~67 at LCCOMB_X27_Y27_N18
H1L32 = AMPP_FUNCTION(!H1_D_iw[1], !H1_D_iw[4], !H1_D_iw[0], !H1_D_iw[5], !H1_D_iw[2], !H1_D_iw[3]);


--K1L061 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|p1_cpu_instruction_master_latency_counter[1]~159 at LCCOMB_X27_Y15_N28
K1L061 = !K1L951 & ( K1_cpu_instruction_master_latency_counter[1] & (K1_cpu_instruction_master_latency_counter[0]) ) # K1L951 & ( !N1L282 # !N1L382 # !H1_ic_fill_tag[13] & !H1_ic_fill_tag[12] );


--BB1L78 is std_2s60:inst|sdram:the_sdram|Select~6494 at LCCOMB_X69_Y1_N12
BB1L78 = BB1_active_addr[9] & BB1L962 & ( !BB1L183 # QD1L812 ) # !BB1_active_addr[9] & BB1L962 & ( BB1L183 & QD1L812 ) # BB1_active_addr[9] & !BB1L962 & ( !BB1L183 & (!BB1_i_addr[11]) # BB1L183 & BB1_active_addr[0] ) # !BB1_active_addr[9] & !BB1L962 & ( !BB1L183 & (!BB1_i_addr[11]) # BB1L183 & BB1_active_addr[0] );


--BB1L88 is std_2s60:inst|sdram:the_sdram|Select~6495 at LCCOMB_X58_Y1_N18
BB1L88 = BB1_active_addr[1] & BB1L762 & ( !BB1L183 & (BB1_active_addr[10]) # BB1L183 & QD1L912 ) # !BB1_active_addr[1] & BB1L762 & ( !BB1L183 & (BB1_active_addr[10]) # BB1L183 & QD1L912 ) # BB1_active_addr[1] & !BB1L762 & ( !BB1_i_addr[11] # BB1L183 ) # !BB1_active_addr[1] & !BB1L762 & ( !BB1L183 & !BB1_i_addr[11] );


--BB1L98 is std_2s60:inst|sdram:the_sdram|Select~6496 at LCCOMB_X58_Y1_N6
BB1L98 = QD1L022 & BB1L762 & ( BB1L183 # BB1_active_addr[11] ) # !QD1L022 & BB1L762 & ( BB1_active_addr[11] & !BB1L183 ) # QD1L022 & !BB1L762 & ( !BB1L183 & (!BB1_i_addr[11]) # BB1L183 & BB1_active_addr[2] ) # !QD1L022 & !BB1L762 & ( !BB1L183 & (!BB1_i_addr[11]) # BB1L183 & BB1_active_addr[2] );


--BB1L09 is std_2s60:inst|sdram:the_sdram|Select~6497 at LCCOMB_X55_Y1_N12
BB1L09 = QD1L122 & BB1L762 & ( BB1L183 # BB1_active_addr[12] ) # !QD1L122 & BB1L762 & ( BB1_active_addr[12] & !BB1L183 ) # QD1L122 & !BB1L762 & ( !BB1L183 & (!BB1_i_addr[11]) # BB1L183 & BB1_active_addr[3] ) # !QD1L122 & !BB1L762 & ( !BB1L183 & (!BB1_i_addr[11]) # BB1L183 & BB1_active_addr[3] );


--BB1L19 is std_2s60:inst|sdram:the_sdram|Select~6498 at LCCOMB_X51_Y1_N6
BB1L19 = BB1L762 & QD1L422 & ( BB1L183 # BB1_active_addr[15] ) # !BB1L762 & QD1L422 & ( !BB1L183 & !BB1_i_addr[11] # BB1L183 & (BB1_active_addr[6]) ) # BB1L762 & !QD1L422 & ( BB1_active_addr[15] & !BB1L183 ) # !BB1L762 & !QD1L422 & ( !BB1L183 & !BB1_i_addr[11] # BB1L183 & (BB1_active_addr[6]) );


--BB1L29 is std_2s60:inst|sdram:the_sdram|Select~6499 at LCCOMB_X71_Y1_N24
BB1L29 = BB1_active_addr[7] & BB1L862 & ( !BB1L183 & BB1_active_addr[16] # BB1L183 & (QD1L522) ) # !BB1_active_addr[7] & BB1L862 & ( !BB1L183 & BB1_active_addr[16] # BB1L183 & (QD1L522) ) # BB1_active_addr[7] & !BB1L862 & ( !BB1_i_addr[11] # BB1L183 ) # !BB1_active_addr[7] & !BB1L862 & ( !BB1_i_addr[11] & !BB1L183 );


--J1L7 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]~75 at LCCOMB_X25_Y19_N14
J1L7 = !J1_cpu_data_master_dbs_address[0];


--J1L01 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]~76 at LCCOMB_X25_Y19_N30
J1L01 = !J1_cpu_data_master_dbs_address[1];


--QD1L171 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~13 at LCCOMB_X28_Y9_N8
QD1L171 = !QD1_rd_address;


--K1L11 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]~35 at LCCOMB_X24_Y14_N10
K1L11 = !K1_cpu_instruction_master_dbs_address[1];


--K1L7 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]~36 at LCCOMB_X24_Y11_N20
K1L7 = !K1_cpu_instruction_master_dbs_address[0];


--TD1L46 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|pre_txd~3 at LCCOMB_X28_Y28_N12
TD1L46 = !TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0];


--D1L81 is sld_hub:sld_hub_inst|hub_tdo~300 at LCCOMB_X36_Y15_N10
D1L81 = AMPP_FUNCTION(!D1L41);


--CB1L09 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[1]~21 at LCCOMB_X27_Y16_N12
CB1L09 = !CB1L98Q;


--CB1L18 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[1]~70 at LCCOMB_X27_Y16_N6
CB1L18 = !CB1L08Q;


--CB1L88 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[0]~22 at LCCOMB_X29_Y17_N14
CB1L88 = !CB1L69Q;


--CB1L97 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[0]~71 at LCCOMB_X29_Y17_N8
CB1L97 = !CB1L78Q;


--QD1L052 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address~13 at LCCOMB_X29_Y16_N10
QD1L052 = !QD1_wr_address;


--BB1L354 is std_2s60:inst|sdram:the_sdram|refresh_counter[4]~146 at LCCOMB_X26_Y9_N28
BB1L354 = !BB1L081;


--BB1L164 is std_2s60:inst|sdram:the_sdram|refresh_counter[10]~149 at LCCOMB_X27_Y10_N18
BB1L164 = !BB1L402;


--BB1L954 is std_2s60:inst|sdram:the_sdram|refresh_counter[9]~150 at LCCOMB_X26_Y9_N20
BB1L954 = !BB1L002;


--H1L0431 is std_2s60:inst|cpu:the_cpu|W_wr_dst_reg~6 at LCCOMB_X34_Y26_N28
H1L0431 = AMPP_FUNCTION(!H1_M_wr_dst_reg);


--CC1L7 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]~18 at LCCOMB_X25_Y13_N16
CC1L7 = AMPP_FUNCTION(!H1_M_st_data[2]);


--FC1L9 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready~69 at LCCOMB_X30_Y13_N4
FC1L9 = AMPP_FUNCTION(!PC1L191);


--CC1L5 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]~19 at LCCOMB_X26_Y13_N24
CC1L5 = AMPP_FUNCTION(!H1_M_st_data[1]);


--CC1L3 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]~20 at LCCOMB_X25_Y28_N8
CC1L3 = AMPP_FUNCTION(!H1_M_st_data[0]);


--CC1L9 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]~21 at LCCOMB_X27_Y14_N18
CC1L9 = AMPP_FUNCTION(!H1_M_st_data[3]);


--PC1L881 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updateir~18 at LCCOMB_X33_Y15_N20
PC1L881 = AMPP_FUNCTION();


--CC1L11 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]~22 at LCCOMB_X27_Y12_N16
CC1L11 = AMPP_FUNCTION(!H1_M_st_data[4]);


--CC1L31 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]~23 at LCCOMB_X24_Y13_N30
CC1L31 = AMPP_FUNCTION(!H1_M_st_data[6]);


--K1L41 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[0]~8 at LCCOMB_X25_Y10_N14
K1L41 = !K1_cpu_instruction_master_dbs_rdv_counter[0];


--P1L572 is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[10]~48 at LCCOMB_X24_Y28_N30
P1L572 = !H1_M_st_data[10];


--P1L661 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[10]~96 at LCCOMB_X24_Y29_N20
P1L661 = !P1_internal_counter[10];


--FB1L461 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[10]~96 at LCCOMB_X26_Y30_N12
FB1L461 = !FB1_internal_counter[10];


--P1L372 is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[9]~49 at LCCOMB_X26_Y27_N26
P1L372 = !H1_M_st_data[9];


--P1L461 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[9]~97 at LCCOMB_X24_Y27_N26
P1L461 = !P1_internal_counter[9];


--FB1L261 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[9]~97 at LCCOMB_X26_Y30_N0
FB1L261 = !FB1_internal_counter[9];


--FB1L371 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[16]~98 at LCCOMB_X26_Y29_N14
FB1L371 = !FB1_internal_counter[16];


--P1L571 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[16]~98 at LCCOMB_X24_Y25_N30
P1L571 = !P1_internal_counter[16];


--PC1L681 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updatedr~5 at LCCOMB_X36_Y13_N26
PC1L681 = AMPP_FUNCTION();


--FB1L852 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[5]~50 at LCCOMB_X25_Y26_N24
FB1L852 = !H1_M_st_data[5];


--FB1L651 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[5]~99 at LCCOMB_X26_Y27_N0
FB1L651 = !FB1_internal_counter[5];


--P1L751 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[5]~99 at LCCOMB_X25_Y25_N28
P1L751 = !P1_internal_counter[5];


--P1L182 is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[15]~51 at LCCOMB_X23_Y30_N28
P1L182 = !H1_M_st_data[15];


--P1L371 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[15]~100 at LCCOMB_X24_Y27_N10
P1L371 = !P1_internal_counter[15];


--FB1L171 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[15]~100 at LCCOMB_X27_Y30_N8
FB1L171 = !FB1_internal_counter[15];


--P1L072 is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[7]~52 at LCCOMB_X24_Y28_N12
P1L072 = !H1_M_st_data[7];


--P1L061 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[7]~101 at LCCOMB_X23_Y25_N30
P1L061 = !P1_internal_counter[7];


--FB1L951 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[7]~101 at LCCOMB_X26_Y30_N8
FB1L951 = !FB1_internal_counter[7];


--AD1L94 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write~6 at LCCOMB_X21_Y13_N12
AD1L94 = AMPP_FUNCTION(!AD1_read_write);


--AD1L42 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~16 at LCCOMB_X37_Y13_N20
AD1L42 = AMPP_FUNCTION(!AD1_jupdate);


--~GND is ~GND at LCCOMB_X37_Y14_N2
~GND = GND;


--PLD_CLOCKINPUT[1] is PLD_CLOCKINPUT[1] at PIN_AM17
--operation mode is input

PLD_CLOCKINPUT[1] = INPUT();






--PLD_CLEAR_N is PLD_CLEAR_N at PIN_AG19
--operation mode is input

PLD_CLEAR_N = INPUT();


--USER_PB[2] is USER_PB[2] at PIN_L13
--operation mode is input

USER_PB[2] = INPUT();


--USER_PB[1] is USER_PB[1] at PIN_J15
--operation mode is input

USER_PB[1] = INPUT();


--USER_PB[0] is USER_PB[0] at PIN_K14
--operation mode is input

USER_PB[0] = INPUT();


--USER_PB[3] is USER_PB[3] at PIN_J13
--operation mode is input

USER_PB[3] = INPUT();


--ENET_INTRQ[0] is ENET_INTRQ[0] at PIN_AB23
--operation mode is input

ENET_INTRQ[0] = INPUT();


--RXD[1] is RXD[1] at PIN_L16
--operation mode is input

RXD[1] = INPUT();


--ENET_ADS_N is ENET_ADS_N at PIN_AA25
--operation mode is output

ENET_ADS_N = OUTPUT(GND);


--ENET_AEN is ENET_AEN at PIN_AC25
--operation mode is output

ENET_AEN = OUTPUT(GND);


--SDRAM_CLK is SDRAM_CLK at PIN_AK16
--operation mode is output

SDRAM_CLK = OUTPUT(A1L341);


--FLASH_WP_N is FLASH_WP_N at PIN_Y30
--operation mode is output

FLASH_WP_N = OUTPUT(VCC);


--FLASH_OE_N is FLASH_OE_N at PIN_AA31
--operation mode is output

FLASH_OE_N = OUTPUT(M1_ext_flash_bus_readn);

--M1_ext_flash_bus_readn is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_readn at PIN_AA31
--operation mode is output

M1_ext_flash_bus_readn = DFFE(!M1L061, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--FLASH_RW_N is FLASH_RW_N at PIN_W32
--operation mode is output

FLASH_RW_N = OUTPUT(M1_write_n_to_the_ext_flash);

--M1_write_n_to_the_ext_flash is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|write_n_to_the_ext_flash at PIN_W32
--operation mode is output

M1_write_n_to_the_ext_flash = DFFE(!M1L261, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--ENET_IOR_N is ENET_IOR_N at PIN_AC24
--operation mode is output

ENET_IOR_N = OUTPUT(N1_ior_n_to_the_lan91c111);

--N1_ior_n_to_the_lan91c111 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ior_n_to_the_lan91c111 at PIN_AC24
--operation mode is output

N1_ior_n_to_the_lan91c111 = DFFE(!N1L472, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--ENET_IOW_N is ENET_IOW_N at PIN_AB26
--operation mode is output

ENET_IOW_N = OUTPUT(N1_iow_n_to_the_lan91c111);

--N1_iow_n_to_the_lan91c111 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|iow_n_to_the_lan91c111 at PIN_AB26
--operation mode is output

N1_iow_n_to_the_lan91c111 = DFFE(!N1L572, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--SRAM_OE_N is SRAM_OE_N at PIN_AG14
--operation mode is output

SRAM_OE_N = OUTPUT(N1_read_n_to_the_ext_ram);

--N1_read_n_to_the_ext_ram is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|read_n_to_the_ext_ram at PIN_AG14
--operation mode is output

N1_read_n_to_the_ext_ram = DFFE(!N1L672, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--SRAM_CS_N is SRAM_CS_N at PIN_AL12
--operation mode is output

SRAM_CS_N = OUTPUT(N1_select_n_to_the_ext_ram);

--N1_select_n_to_the_ext_ram is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|select_n_to_the_ext_ram at PIN_AL12
--operation mode is output

N1_select_n_to_the_ext_ram = DFFE(!N1L772, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--SRAM_WE_N is SRAM_WE_N at PIN_AH14
--operation mode is output

SRAM_WE_N = OUTPUT(N1_write_n_to_the_ext_ram);

--N1_write_n_to_the_ext_ram is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_ext_ram at PIN_AH14
--operation mode is output

N1_write_n_to_the_ext_ram = DFFE(!N1L082, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--SDRAM_CAS_N is SDRAM_CAS_N at PIN_AL8
--operation mode is output

SDRAM_CAS_N = OUTPUT(BB1_m_cmd[1]);

--BB1_m_cmd[1] is std_2s60:inst|sdram:the_sdram|m_cmd[1] at PIN_AL8
--operation mode is output

BB1_m_cmd[1] = DFFE(!BB1L2, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--SDRAM_CKE is SDRAM_CKE at PIN_AL7
--operation mode is output

SDRAM_CKE = OUTPUT(VCC);


--SDRAM_CS_N is SDRAM_CS_N at PIN_AL6
--operation mode is output

SDRAM_CS_N = OUTPUT(BB1_m_cmd[3]);

--BB1_m_cmd[3] is std_2s60:inst|sdram:the_sdram|m_cmd[3] at PIN_AL6
--operation mode is output

BB1_m_cmd[3] = DFFE(!BB1L68, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--SDRAM_RAS_N is SDRAM_RAS_N at PIN_AK4
--operation mode is output

SDRAM_RAS_N = OUTPUT(BB1_m_cmd[2]);

--BB1_m_cmd[2] is std_2s60:inst|sdram:the_sdram|m_cmd[2] at PIN_AK4
--operation mode is output

BB1_m_cmd[2] = DFFE(!BB1L48, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--SDRAM_WE_N is SDRAM_WE_N at PIN_AK9
--operation mode is output

SDRAM_WE_N = OUTPUT(BB1_m_cmd[0]);

--BB1_m_cmd[0] is std_2s60:inst|sdram:the_sdram|m_cmd[0] at PIN_AK9
--operation mode is output

BB1_m_cmd[0] = DFFE(!BB1L3, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--LCD_RW is LCD_RW at PIN_H30
--operation mode is output

LCD_RW = OUTPUT(H1_M_alu_result[2]);


--LCD_RS is LCD_RS at PIN_E31
--operation mode is output

LCD_RS = OUTPUT(H1_M_alu_result[3]);


--LCD_E is LCD_E at PIN_H29
--operation mode is output

LCD_E = OUTPUT(T1L2);


--FLASH_CS_N is FLASH_CS_N at PIN_AA32
--operation mode is output

FLASH_CS_N = OUTPUT(M1_select_n_to_the_ext_flash);

--M1_select_n_to_the_ext_flash is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|select_n_to_the_ext_flash at PIN_AA32
--operation mode is output

M1_select_n_to_the_ext_flash = DFFE(!M1L161, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--Display_7_Segment[15] is Display_7_Segment[15] at PIN_B9
--operation mode is output

Display_7_Segment[15] = OUTPUT(DB1_data_out[15]);


--Display_7_Segment[14] is Display_7_Segment[14] at PIN_C4
--operation mode is output

Display_7_Segment[14] = OUTPUT(DB1_data_out[14]);


--Display_7_Segment[13] is Display_7_Segment[13] at PIN_C5
--operation mode is output

Display_7_Segment[13] = OUTPUT(DB1_data_out[13]);


--Display_7_Segment[12] is Display_7_Segment[12] at PIN_B5
--operation mode is output

Display_7_Segment[12] = OUTPUT(DB1_data_out[12]);


--Display_7_Segment[11] is Display_7_Segment[11] at PIN_B6
--operation mode is output

Display_7_Segment[11] = OUTPUT(DB1_data_out[11]);


--Display_7_Segment[10] is Display_7_Segment[10] at PIN_D7
--operation mode is output

Display_7_Segment[10] = OUTPUT(DB1_data_out[10]);


--Display_7_Segment[9] is Display_7_Segment[9] at PIN_C7
--operation mode is output

Display_7_Segment[9] = OUTPUT(DB1_data_out[9]);


--Display_7_Segment[8] is Display_7_Segment[8] at PIN_B8
--operation mode is output

Display_7_Segment[8] = OUTPUT(DB1_data_out[8]);


--Display_7_Segment[7] is Display_7_Segment[7] at PIN_B12
--operation mode is output

Display_7_Segment[7] = OUTPUT(DB1_data_out[7]);


--Display_7_Segment[6] is Display_7_Segment[6] at PIN_F9
--operation mode is output

Display_7_Segment[6] = OUTPUT(DB1_data_out[6]);


--Display_7_Segment[5] is Display_7_Segment[5] at PIN_E9
--operation mode is output

Display_7_Segment[5] = OUTPUT(DB1_data_out[5]);


--Display_7_Segment[4] is Display_7_Segment[4] at PIN_C10
--operation mode is output

Display_7_Segment[4] = OUTPUT(DB1_data_out[4]);


--Display_7_Segment[3] is Display_7_Segment[3] at PIN_C11
--operation mode is output

Display_7_Segment[3] = OUTPUT(DB1_data_out[3]);


--Display_7_Segment[2] is Display_7_Segment[2] at PIN_F11
--operation mode is output

Display_7_Segment[2] = OUTPUT(DB1_data_out[2]);


--Display_7_Segment[1] is Display_7_Segment[1] at PIN_F12
--operation mode is output

Display_7_Segment[1] = OUTPUT(DB1_data_out[1]);


--Display_7_Segment[0] is Display_7_Segment[0] at PIN_C12
--operation mode is output

Display_7_Segment[0] = OUTPUT(DB1_data_out[0]);


--ENET_BE_N[3] is ENET_BE_N[3] at PIN_AD24
--operation mode is output

ENET_BE_N[3] = OUTPUT(N1_ext_ram_bus_byteenablen[3]);

--N1_ext_ram_bus_byteenablen[3] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[3] at PIN_AD24
--operation mode is output

N1_ext_ram_bus_byteenablen[3] = DFFE(!N1L072, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--ENET_BE_N[2] is ENET_BE_N[2] at PIN_AD25
--operation mode is output

ENET_BE_N[2] = OUTPUT(N1_ext_ram_bus_byteenablen[2]);

--N1_ext_ram_bus_byteenablen[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[2] at PIN_AD25
--operation mode is output

N1_ext_ram_bus_byteenablen[2] = DFFE(!N1L172, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--ENET_BE_N[1] is ENET_BE_N[1] at PIN_AE25
--operation mode is output

ENET_BE_N[1] = OUTPUT(N1_ext_ram_bus_byteenablen[1]);

--N1_ext_ram_bus_byteenablen[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[1] at PIN_AE25
--operation mode is output

N1_ext_ram_bus_byteenablen[1] = DFFE(!N1L272, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--ENET_BE_N[0] is ENET_BE_N[0] at PIN_AE26
--operation mode is output

ENET_BE_N[0] = OUTPUT(N1_ext_ram_bus_byteenablen[0]);

--N1_ext_ram_bus_byteenablen[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[0] at PIN_AE26
--operation mode is output

N1_ext_ram_bus_byteenablen[0] = DFFE(!N1L372, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--FLASH_A[23] is FLASH_A[23] at PIN_AB31
--operation mode is output

FLASH_A[23] = OUTPUT(M1_ext_flash_bus_address[23]);

--M1_ext_flash_bus_address[23] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[23] at PIN_AB31
--operation mode is output

M1_ext_flash_bus_address[23] = DFFE(M1L501, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[22] is FLASH_A[22] at PIN_AB32
--operation mode is output

FLASH_A[22] = OUTPUT(M1_ext_flash_bus_address[22]);

--M1_ext_flash_bus_address[22] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[22] at PIN_AB32
--operation mode is output

M1_ext_flash_bus_address[22] = DFFE(M1L301, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[21] is FLASH_A[21] at PIN_AA29
--operation mode is output

FLASH_A[21] = OUTPUT(M1_ext_flash_bus_address[21]);

--M1_ext_flash_bus_address[21] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[21] at PIN_AA29
--operation mode is output

M1_ext_flash_bus_address[21] = DFFE(M1L101, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[20] is FLASH_A[20] at PIN_AA30
--operation mode is output

FLASH_A[20] = OUTPUT(M1_ext_flash_bus_address[20]);

--M1_ext_flash_bus_address[20] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[20] at PIN_AA30
--operation mode is output

M1_ext_flash_bus_address[20] = DFFE(M1L99, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[19] is FLASH_A[19] at PIN_Y28
--operation mode is output

FLASH_A[19] = OUTPUT(M1_ext_flash_bus_address[19]);

--M1_ext_flash_bus_address[19] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[19] at PIN_Y28
--operation mode is output

M1_ext_flash_bus_address[19] = DFFE(M1L79, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[18] is FLASH_A[18] at PIN_Y29
--operation mode is output

FLASH_A[18] = OUTPUT(M1_ext_flash_bus_address[18]);

--M1_ext_flash_bus_address[18] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[18] at PIN_Y29
--operation mode is output

M1_ext_flash_bus_address[18] = DFFE(M1L59, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[17] is FLASH_A[17] at PIN_AB29
--operation mode is output

FLASH_A[17] = OUTPUT(M1_ext_flash_bus_address[17]);

--M1_ext_flash_bus_address[17] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[17] at PIN_AB29
--operation mode is output

M1_ext_flash_bus_address[17] = DFFE(M1L39, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[16] is FLASH_A[16] at PIN_AB30
--operation mode is output

FLASH_A[16] = OUTPUT(M1_ext_flash_bus_address[16]);

--M1_ext_flash_bus_address[16] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[16] at PIN_AB30
--operation mode is output

M1_ext_flash_bus_address[16] = DFFE(M1L19, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[15] is FLASH_A[15] at PIN_AC31
--operation mode is output

FLASH_A[15] = OUTPUT(M1_ext_flash_bus_address[15]);

--M1_ext_flash_bus_address[15] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[15] at PIN_AC31
--operation mode is output

M1_ext_flash_bus_address[15] = DFFE(M1L98, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[14] is FLASH_A[14] at PIN_AC32
--operation mode is output

FLASH_A[14] = OUTPUT(M1_ext_flash_bus_address[14]);

--M1_ext_flash_bus_address[14] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[14] at PIN_AC32
--operation mode is output

M1_ext_flash_bus_address[14] = DFFE(M1L78, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[13] is FLASH_A[13] at PIN_AB27
--operation mode is output

FLASH_A[13] = OUTPUT(M1_ext_flash_bus_address[13]);

--M1_ext_flash_bus_address[13] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[13] at PIN_AB27
--operation mode is output

M1_ext_flash_bus_address[13] = DFFE(M1L58, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[12] is FLASH_A[12] at PIN_AB28
--operation mode is output

FLASH_A[12] = OUTPUT(M1_ext_flash_bus_address[12]);

--M1_ext_flash_bus_address[12] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[12] at PIN_AB28
--operation mode is output

M1_ext_flash_bus_address[12] = DFFE(M1L38, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[11] is FLASH_A[11] at PIN_AD31
--operation mode is output

FLASH_A[11] = OUTPUT(M1_ext_flash_bus_address[11]);

--M1_ext_flash_bus_address[11] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[11] at PIN_AD31
--operation mode is output

M1_ext_flash_bus_address[11] = DFFE(M1L18, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[10] is FLASH_A[10] at PIN_AD32
--operation mode is output

FLASH_A[10] = OUTPUT(M1_ext_flash_bus_address[10]);

--M1_ext_flash_bus_address[10] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[10] at PIN_AD32
--operation mode is output

M1_ext_flash_bus_address[10] = DFFE(M1L97, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[9] is FLASH_A[9] at PIN_AE31
--operation mode is output

FLASH_A[9] = OUTPUT(M1_ext_flash_bus_address[9]);

--M1_ext_flash_bus_address[9] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[9] at PIN_AE31
--operation mode is output

M1_ext_flash_bus_address[9] = DFFE(M1L77, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[8] is FLASH_A[8] at PIN_AE32
--operation mode is output

FLASH_A[8] = OUTPUT(M1_ext_flash_bus_address[8]);

--M1_ext_flash_bus_address[8] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[8] at PIN_AE32
--operation mode is output

M1_ext_flash_bus_address[8] = DFFE(M1L57, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[7] is FLASH_A[7] at PIN_AF31
--operation mode is output

FLASH_A[7] = OUTPUT(M1_ext_flash_bus_address[7]);

--M1_ext_flash_bus_address[7] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[7] at PIN_AF31
--operation mode is output

M1_ext_flash_bus_address[7] = DFFE(M1L37, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[6] is FLASH_A[6] at PIN_AF32
--operation mode is output

FLASH_A[6] = OUTPUT(M1_ext_flash_bus_address[6]);

--M1_ext_flash_bus_address[6] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[6] at PIN_AF32
--operation mode is output

M1_ext_flash_bus_address[6] = DFFE(M1L17, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[5] is FLASH_A[5] at PIN_AG31
--operation mode is output

FLASH_A[5] = OUTPUT(M1_ext_flash_bus_address[5]);

--M1_ext_flash_bus_address[5] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[5] at PIN_AG31
--operation mode is output

M1_ext_flash_bus_address[5] = DFFE(M1L96, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[4] is FLASH_A[4] at PIN_AG32
--operation mode is output

FLASH_A[4] = OUTPUT(M1_ext_flash_bus_address[4]);

--M1_ext_flash_bus_address[4] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[4] at PIN_AG32
--operation mode is output

M1_ext_flash_bus_address[4] = DFFE(M1L76, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[3] is FLASH_A[3] at PIN_AE29
--operation mode is output

FLASH_A[3] = OUTPUT(M1_ext_flash_bus_address[3]);

--M1_ext_flash_bus_address[3] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[3] at PIN_AE29
--operation mode is output

M1_ext_flash_bus_address[3] = DFFE(M1L56, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[2] is FLASH_A[2] at PIN_AE30
--operation mode is output

FLASH_A[2] = OUTPUT(M1_ext_flash_bus_address[2]);

--M1_ext_flash_bus_address[2] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[2] at PIN_AE30
--operation mode is output

M1_ext_flash_bus_address[2] = DFFE(M1L36, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[1] is FLASH_A[1] at PIN_AF29
--operation mode is output

FLASH_A[1] = OUTPUT(M1_ext_flash_bus_address[1]);

--M1_ext_flash_bus_address[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[1] at PIN_AF29
--operation mode is output

M1_ext_flash_bus_address[1] = DFFE(M1L16, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--FLASH_A[0] is FLASH_A[0] at PIN_AF30
--operation mode is output

FLASH_A[0] = OUTPUT(M1_ext_flash_bus_address[0]);

--M1_ext_flash_bus_address[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[0] at PIN_AF30
--operation mode is output

M1_ext_flash_bus_address[0] = DFFE(M1L95, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--LEDG[7] is LEDG[7] at PIN_A6
--operation mode is output

LEDG[7] = OUTPUT(V1_data_out[7]);


--LEDG[6] is LEDG[6] at PIN_C6
--operation mode is output

LEDG[6] = OUTPUT(V1_data_out[6]);


--LEDG[5] is LEDG[5] at PIN_D6
--operation mode is output

LEDG[5] = OUTPUT(V1_data_out[5]);


--LEDG[4] is LEDG[4] at PIN_A5
--operation mode is output

LEDG[4] = OUTPUT(V1_data_out[4]);


--LEDG[3] is LEDG[3] at PIN_A4
--operation mode is output

LEDG[3] = OUTPUT(V1_data_out[3]);


--LEDG[2] is LEDG[2] at PIN_E5
--operation mode is output

LEDG[2] = OUTPUT(V1_data_out[2]);


--LEDG[1] is LEDG[1] at PIN_D5
--operation mode is output

LEDG[1] = OUTPUT(V1_data_out[1]);


--LEDG[0] is LEDG[0] at PIN_B4
--operation mode is output

LEDG[0] = OUTPUT(V1_data_out[0]);


--SDRAM_A[11] is SDRAM_A[11] at PIN_AE13
--operation mode is output

SDRAM_A[11] = OUTPUT(BB1_m_addr[11]);

--BB1_m_addr[11] is std_2s60:inst|sdram:the_sdram|m_addr[11] at PIN_AE13
--operation mode is output

BB1_m_addr[11] = DFFE((!BB1L183 & BB1L4), GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L372);


--SDRAM_A[10] is SDRAM_A[10] at PIN_AB16
--operation mode is output

SDRAM_A[10] = OUTPUT(BB1_m_addr[10]);

--BB1_m_addr[10] is std_2s60:inst|sdram:the_sdram|m_addr[10] at PIN_AB16
--operation mode is output

BB1_m_addr[10] = DFFE((!BB1L183 & BB1L7), GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L372);


--SDRAM_A[9] is SDRAM_A[9] at PIN_AC16
--operation mode is output

SDRAM_A[9] = OUTPUT(BB1_m_addr[9]);

--BB1_m_addr[9] is std_2s60:inst|sdram:the_sdram|m_addr[9] at PIN_AC16
--operation mode is output

BB1_m_addr[9] = DFFE((!BB1L183 & BB1L8), GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L372);


--SDRAM_A[8] is SDRAM_A[8] at PIN_AB15
--operation mode is output

SDRAM_A[8] = OUTPUT(BB1_m_addr[8]);

--BB1_m_addr[8] is std_2s60:inst|sdram:the_sdram|m_addr[8] at PIN_AB15
--operation mode is output

BB1_m_addr[8] = DFFE((!BB1L183 & BB1L9), GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L372);


--SDRAM_A[7] is SDRAM_A[7] at PIN_AE10
--operation mode is output

SDRAM_A[7] = OUTPUT(BB1_m_addr[7]);

--BB1_m_addr[7] is std_2s60:inst|sdram:the_sdram|m_addr[7] at PIN_AE10
--operation mode is output

BB1_m_addr[7] = DFFE((BB1_m_state.001000000 # BB1L29), GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L372);


--SDRAM_A[6] is SDRAM_A[6] at PIN_AD14
--operation mode is output

SDRAM_A[6] = OUTPUT(BB1_m_addr[6]);

--BB1_m_addr[6] is std_2s60:inst|sdram:the_sdram|m_addr[6] at PIN_AD14
--operation mode is output

BB1_m_addr[6] = DFFE((BB1_m_state.001000000 # BB1L19), GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L372);


--SDRAM_A[5] is SDRAM_A[5] at PIN_AC14
--operation mode is output

SDRAM_A[5] = OUTPUT(BB1_m_addr[5]);

--BB1_m_addr[5] is std_2s60:inst|sdram:the_sdram|m_addr[5] at PIN_AC14
--operation mode is output

BB1_m_addr[5] = DFFE(BB1L11, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L372);


--SDRAM_A[4] is SDRAM_A[4] at PIN_AB14
--operation mode is output

SDRAM_A[4] = OUTPUT(BB1_m_addr[4]);

--BB1_m_addr[4] is std_2s60:inst|sdram:the_sdram|m_addr[4] at PIN_AB14
--operation mode is output

BB1_m_addr[4] = DFFE(BB1L21, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L372);


--SDRAM_A[3] is SDRAM_A[3] at PIN_AE14
--operation mode is output

SDRAM_A[3] = OUTPUT(BB1_m_addr[3]);

--BB1_m_addr[3] is std_2s60:inst|sdram:the_sdram|m_addr[3] at PIN_AE14
--operation mode is output

BB1_m_addr[3] = DFFE((BB1_m_state.001000000 # BB1L09), GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L372);


--SDRAM_A[2] is SDRAM_A[2] at PIN_AB13
--operation mode is output

SDRAM_A[2] = OUTPUT(BB1_m_addr[2]);

--BB1_m_addr[2] is std_2s60:inst|sdram:the_sdram|m_addr[2] at PIN_AB13
--operation mode is output

BB1_m_addr[2] = DFFE((BB1_m_state.001000000 # BB1L98), GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L372);


--SDRAM_A[1] is SDRAM_A[1] at PIN_AD13
--operation mode is output

SDRAM_A[1] = OUTPUT(BB1_m_addr[1]);

--BB1_m_addr[1] is std_2s60:inst|sdram:the_sdram|m_addr[1] at PIN_AD13
--operation mode is output

BB1_m_addr[1] = DFFE((BB1_m_state.001000000 # BB1L88), GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L372);


--SDRAM_A[0] is SDRAM_A[0] at PIN_AD11
--operation mode is output

SDRAM_A[0] = OUTPUT(BB1_m_addr[0]);

--BB1_m_addr[0] is std_2s60:inst|sdram:the_sdram|m_addr[0] at PIN_AD11
--operation mode is output

BB1_m_addr[0] = DFFE((BB1_m_state.001000000 # BB1L78), GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L372);


--SDRAM_BA[1] is SDRAM_BA[1] at PIN_AF11
--operation mode is output

SDRAM_BA[1] = OUTPUT(BB1_m_bank[1]);

--BB1_m_bank[1] is std_2s60:inst|sdram:the_sdram|m_bank[1] at PIN_AF11
--operation mode is output

BB1_m_bank[1] = DFFE(BB1L282, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L444);


--SDRAM_BA[0] is SDRAM_BA[0] at PIN_AL9
--operation mode is output

SDRAM_BA[0] = OUTPUT(BB1_m_bank[0]);

--BB1_m_bank[0] is std_2s60:inst|sdram:the_sdram|m_bank[0] at PIN_AL9
--operation mode is output

BB1_m_bank[0] = DFFE(BB1L972, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L444);


--SDRAM_DQM[3] is SDRAM_DQM[3] at PIN_AL5
--operation mode is output

SDRAM_DQM[3] = OUTPUT(BB1_m_dqm[3]);

--BB1_m_dqm[3] is std_2s60:inst|sdram:the_sdram|m_dqm[3] at PIN_AL5
--operation mode is output

BB1_m_dqm[3] = DFFE(BB1L373, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L444);


--SDRAM_DQM[2] is SDRAM_DQM[2] at PIN_AH8
--operation mode is output

SDRAM_DQM[2] = OUTPUT(BB1_m_dqm[2]);

--BB1_m_dqm[2] is std_2s60:inst|sdram:the_sdram|m_dqm[2] at PIN_AH8
--operation mode is output

BB1_m_dqm[2] = DFFE(BB1L173, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L444);


--SDRAM_DQM[1] is SDRAM_DQM[1] at PIN_AG8
--operation mode is output

SDRAM_DQM[1] = OUTPUT(BB1_m_dqm[1]);

--BB1_m_dqm[1] is std_2s60:inst|sdram:the_sdram|m_dqm[1] at PIN_AG8
--operation mode is output

BB1_m_dqm[1] = DFFE(BB1L963, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L444);


--SDRAM_DQM[0] is SDRAM_DQM[0] at PIN_AK5
--operation mode is output

SDRAM_DQM[0] = OUTPUT(BB1_m_dqm[0]);

--BB1_m_dqm[0] is std_2s60:inst|sdram:the_sdram|m_dqm[0] at PIN_AK5
--operation mode is output

BB1_m_dqm[0] = DFFE(BB1L763, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L444);


--SE_A[19] is SE_A[19] at PIN_AL25
--operation mode is output

SE_A[19] = OUTPUT(N1_ext_ram_bus_address[19]);

--N1_ext_ram_bus_address[19] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[19] at PIN_AL25
--operation mode is output

N1_ext_ram_bus_address[19] = DFFE(N1L971, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[18] is SE_A[18] at PIN_AH25
--operation mode is output

SE_A[18] = OUTPUT(N1_ext_ram_bus_address[18]);

--N1_ext_ram_bus_address[18] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[18] at PIN_AH25
--operation mode is output

N1_ext_ram_bus_address[18] = DFFE(N1L771, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[17] is SE_A[17] at PIN_AJ25
--operation mode is output

SE_A[17] = OUTPUT(N1_ext_ram_bus_address[17]);

--N1_ext_ram_bus_address[17] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[17] at PIN_AJ25
--operation mode is output

N1_ext_ram_bus_address[17] = DFFE(N1L571, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[16] is SE_A[16] at PIN_AL24
--operation mode is output

SE_A[16] = OUTPUT(N1_ext_ram_bus_address[16]);

--N1_ext_ram_bus_address[16] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[16] at PIN_AL24
--operation mode is output

N1_ext_ram_bus_address[16] = DFFE(N1L261, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[15] is SE_A[15] at PIN_AL23
--operation mode is output

SE_A[15] = OUTPUT(N1_ext_ram_bus_address[15]);

--N1_ext_ram_bus_address[15] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] at PIN_AL23
--operation mode is output

N1_ext_ram_bus_address[15] = DFFE(N1L061, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[14] is SE_A[14] at PIN_AH22
--operation mode is output

SE_A[14] = OUTPUT(N1_ext_ram_bus_address[14]);

--N1_ext_ram_bus_address[14] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] at PIN_AH22
--operation mode is output

N1_ext_ram_bus_address[14] = DFFE(N1L851, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[13] is SE_A[13] at PIN_AJ22
--operation mode is output

SE_A[13] = OUTPUT(N1_ext_ram_bus_address[13]);

--N1_ext_ram_bus_address[13] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13] at PIN_AJ22
--operation mode is output

N1_ext_ram_bus_address[13] = DFFE(N1L651, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[12] is SE_A[12] at PIN_AL22
--operation mode is output

SE_A[12] = OUTPUT(N1_ext_ram_bus_address[12]);

--N1_ext_ram_bus_address[12] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[12] at PIN_AL22
--operation mode is output

N1_ext_ram_bus_address[12] = DFFE(N1L451, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[11] is SE_A[11] at PIN_AL21
--operation mode is output

SE_A[11] = OUTPUT(N1_ext_ram_bus_address[11]);

--N1_ext_ram_bus_address[11] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[11] at PIN_AL21
--operation mode is output

N1_ext_ram_bus_address[11] = DFFE(N1L251, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[10] is SE_A[10] at PIN_AJ20
--operation mode is output

SE_A[10] = OUTPUT(N1_ext_ram_bus_address[10]);

--N1_ext_ram_bus_address[10] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[10] at PIN_AJ20
--operation mode is output

N1_ext_ram_bus_address[10] = DFFE(N1L051, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[9] is SE_A[9] at PIN_AK20
--operation mode is output

SE_A[9] = OUTPUT(N1_ext_ram_bus_address[9]);

--N1_ext_ram_bus_address[9] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[9] at PIN_AK20
--operation mode is output

N1_ext_ram_bus_address[9] = DFFE(N1L841, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[8] is SE_A[8] at PIN_AH28
--operation mode is output

SE_A[8] = OUTPUT(N1_ext_ram_bus_address[8]);

--N1_ext_ram_bus_address[8] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[8] at PIN_AH28
--operation mode is output

N1_ext_ram_bus_address[8] = DFFE(N1L641, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[7] is SE_A[7] at PIN_AJ28
--operation mode is output

SE_A[7] = OUTPUT(N1_ext_ram_bus_address[7]);

--N1_ext_ram_bus_address[7] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[7] at PIN_AJ28
--operation mode is output

N1_ext_ram_bus_address[7] = DFFE(N1L441, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[6] is SE_A[6] at PIN_AM29
--operation mode is output

SE_A[6] = OUTPUT(N1_ext_ram_bus_address[6]);

--N1_ext_ram_bus_address[6] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[6] at PIN_AM29
--operation mode is output

N1_ext_ram_bus_address[6] = DFFE(N1L241, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[5] is SE_A[5] at PIN_AL29
--operation mode is output

SE_A[5] = OUTPUT(N1_ext_ram_bus_address[5]);

--N1_ext_ram_bus_address[5] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[5] at PIN_AL29
--operation mode is output

N1_ext_ram_bus_address[5] = DFFE(N1L041, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[4] is SE_A[4] at PIN_AK27
--operation mode is output

SE_A[4] = OUTPUT(N1_ext_ram_bus_address[4]);

--N1_ext_ram_bus_address[4] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[4] at PIN_AK27
--operation mode is output

N1_ext_ram_bus_address[4] = DFFE(N1L831, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[3] is SE_A[3] at PIN_AJ27
--operation mode is output

SE_A[3] = OUTPUT(N1_ext_ram_bus_address[3]);

--N1_ext_ram_bus_address[3] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[3] at PIN_AJ27
--operation mode is output

N1_ext_ram_bus_address[3] = DFFE(N1L631, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[2] is SE_A[2] at PIN_AM28
--operation mode is output

SE_A[2] = OUTPUT(N1_ext_ram_bus_address[2]);

--N1_ext_ram_bus_address[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[2] at PIN_AM28
--operation mode is output

N1_ext_ram_bus_address[2] = DFFE(N1L431, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SE_A[1] is SE_A[1] at PIN_AM27
--operation mode is output

SE_A[1] = OUTPUT(N1_ext_ram_bus_address[1]);

--N1_ext_ram_bus_address[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[1] at PIN_AM27
--operation mode is output

N1_ext_ram_bus_address[1] = DFFE(N1L962, GLOBAL(VD1L2), GLOBAL(E1L4), , );


--SRAM_BE_N[3] is SRAM_BE_N[3] at PIN_AL11
--operation mode is output

SRAM_BE_N[3] = OUTPUT(N1_be_n_to_the_ext_ram[3]);

--N1_be_n_to_the_ext_ram[3] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[3] at PIN_AL11
--operation mode is output

N1_be_n_to_the_ext_ram[3] = DFFE(!N1L562, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--SRAM_BE_N[2] is SRAM_BE_N[2] at PIN_AK11
--operation mode is output

SRAM_BE_N[2] = OUTPUT(N1_be_n_to_the_ext_ram[2]);

--N1_be_n_to_the_ext_ram[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[2] at PIN_AK11
--operation mode is output

N1_be_n_to_the_ext_ram[2] = DFFE(!N1L662, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--SRAM_BE_N[1] is SRAM_BE_N[1] at PIN_AK10
--operation mode is output

SRAM_BE_N[1] = OUTPUT(N1_be_n_to_the_ext_ram[1]);

--N1_be_n_to_the_ext_ram[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[1] at PIN_AK10
--operation mode is output

N1_be_n_to_the_ext_ram[1] = DFFE(!N1L762, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--SRAM_BE_N[0] is SRAM_BE_N[0] at PIN_AG11
--operation mode is output

SRAM_BE_N[0] = OUTPUT(N1_be_n_to_the_ext_ram[0]);

--N1_be_n_to_the_ext_ram[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[0] at PIN_AG11
--operation mode is output

N1_be_n_to_the_ext_ram[0] = DFFE(!N1L862, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--TXD[1] is TXD[1] at PIN_L17
--operation mode is output

TXD[1] = OUTPUT(!TD1_txd);



--A1L611 is PLD_RECONFIGREQ_N~0 at PIN_F14
--operation mode is bidir

A1L611 = PLD_RECONFIGREQ_N;

--PLD_RECONFIGREQ_N is PLD_RECONFIGREQ_N at PIN_F14
--operation mode is bidir

PLD_RECONFIGREQ_N_tri_out = TRI(Z1_data_out, Z1_data_dir);
PLD_RECONFIGREQ_N = BIDIR(PLD_RECONFIGREQ_N_tri_out);


--M1_incoming_ext_flash_bus_data[7] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[7] at PIN_AH31
--operation mode is bidir

M1_incoming_ext_flash_bus_data[7] = DFFE(FLASH_D[7], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--FLASH_D[7] is FLASH_D[7] at PIN_AH31
--operation mode is bidir

FLASH_D[7]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[7], M1_d1_in_a_write_cycle);
FLASH_D[7] = BIDIR(FLASH_D[7]_tri_out);

--M1_d1_outgoing_ext_flash_bus_data[7] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[7] at PIN_AH31
--operation mode is bidir

M1_d1_outgoing_ext_flash_bus_data[7] = DFFE(J1L81, GLOBAL(VD1L2), GLOBAL(E1L4), , );

--M1_d1_in_a_write_cycle is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle at PIN_AH31
--operation mode is bidir

M1_d1_in_a_write_cycle = DFFE(!M1_ext_flash_s1_in_a_write_cycle, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--M1_incoming_ext_flash_bus_data[6] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[6] at PIN_AH32
--operation mode is bidir

M1_incoming_ext_flash_bus_data[6] = DFFE(FLASH_D[6], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--FLASH_D[6] is FLASH_D[6] at PIN_AH32
--operation mode is bidir

FLASH_D[6]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[6], M1L04Q);
FLASH_D[6] = BIDIR(FLASH_D[6]_tri_out);

--M1_d1_outgoing_ext_flash_bus_data[6] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[6] at PIN_AH32
--operation mode is bidir

M1_d1_outgoing_ext_flash_bus_data[6] = DFFE(J1L71, GLOBAL(VD1L2), GLOBAL(E1L4), , );

--M1L04Q is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1 at PIN_AH32
--operation mode is bidir

M1L04Q = DFFE(!M1_ext_flash_s1_in_a_write_cycle, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--M1_incoming_ext_flash_bus_data[5] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[5] at PIN_AG29
--operation mode is bidir

M1_incoming_ext_flash_bus_data[5] = DFFE(FLASH_D[5], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--FLASH_D[5] is FLASH_D[5] at PIN_AG29
--operation mode is bidir

FLASH_D[5]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[5], M1L14Q);
FLASH_D[5] = BIDIR(FLASH_D[5]_tri_out);

--M1_d1_outgoing_ext_flash_bus_data[5] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[5] at PIN_AG29
--operation mode is bidir

M1_d1_outgoing_ext_flash_bus_data[5] = DFFE(J1L61, GLOBAL(VD1L2), GLOBAL(E1L4), , );

--M1L14Q is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2 at PIN_AG29
--operation mode is bidir

M1L14Q = DFFE(!M1_ext_flash_s1_in_a_write_cycle, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--M1_incoming_ext_flash_bus_data[4] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[4] at PIN_AG30
--operation mode is bidir

M1_incoming_ext_flash_bus_data[4] = DFFE(FLASH_D[4], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--FLASH_D[4] is FLASH_D[4] at PIN_AG30
--operation mode is bidir

FLASH_D[4]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[4], M1L24Q);
FLASH_D[4] = BIDIR(FLASH_D[4]_tri_out);

--M1_d1_outgoing_ext_flash_bus_data[4] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[4] at PIN_AG30
--operation mode is bidir

M1_d1_outgoing_ext_flash_bus_data[4] = DFFE(J1L51, GLOBAL(VD1L2), GLOBAL(E1L4), , );

--M1L24Q is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3 at PIN_AG30
--operation mode is bidir

M1L24Q = DFFE(!M1_ext_flash_s1_in_a_write_cycle, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--M1_incoming_ext_flash_bus_data[3] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[3] at PIN_AJ31
--operation mode is bidir

M1_incoming_ext_flash_bus_data[3] = DFFE(FLASH_D[3], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--FLASH_D[3] is FLASH_D[3] at PIN_AJ31
--operation mode is bidir

FLASH_D[3]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[3], M1L34Q);
FLASH_D[3] = BIDIR(FLASH_D[3]_tri_out);

--M1_d1_outgoing_ext_flash_bus_data[3] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[3] at PIN_AJ31
--operation mode is bidir

M1_d1_outgoing_ext_flash_bus_data[3] = DFFE(J1L41, GLOBAL(VD1L2), GLOBAL(E1L4), , );

--M1L34Q is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4 at PIN_AJ31
--operation mode is bidir

M1L34Q = DFFE(!M1_ext_flash_s1_in_a_write_cycle, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--M1_incoming_ext_flash_bus_data[2] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[2] at PIN_AJ32
--operation mode is bidir

M1_incoming_ext_flash_bus_data[2] = DFFE(FLASH_D[2], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--FLASH_D[2] is FLASH_D[2] at PIN_AJ32
--operation mode is bidir

FLASH_D[2]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[2], M1L44Q);
FLASH_D[2] = BIDIR(FLASH_D[2]_tri_out);

--M1_d1_outgoing_ext_flash_bus_data[2] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[2] at PIN_AJ32
--operation mode is bidir

M1_d1_outgoing_ext_flash_bus_data[2] = DFFE(J1L31, GLOBAL(VD1L2), GLOBAL(E1L4), , );

--M1L44Q is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5 at PIN_AJ32
--operation mode is bidir

M1L44Q = DFFE(!M1_ext_flash_s1_in_a_write_cycle, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--M1_incoming_ext_flash_bus_data[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[1] at PIN_AH29
--operation mode is bidir

M1_incoming_ext_flash_bus_data[1] = DFFE(FLASH_D[1], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--FLASH_D[1] is FLASH_D[1] at PIN_AH29
--operation mode is bidir

FLASH_D[1]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[1], M1L54Q);
FLASH_D[1] = BIDIR(FLASH_D[1]_tri_out);

--M1_d1_outgoing_ext_flash_bus_data[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[1] at PIN_AH29
--operation mode is bidir

M1_d1_outgoing_ext_flash_bus_data[1] = DFFE(J1L21, GLOBAL(VD1L2), GLOBAL(E1L4), , );

--M1L54Q is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6 at PIN_AH29
--operation mode is bidir

M1L54Q = DFFE(!M1_ext_flash_s1_in_a_write_cycle, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--M1_incoming_ext_flash_bus_data[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[0] at PIN_AH30
--operation mode is bidir

M1_incoming_ext_flash_bus_data[0] = DFFE(FLASH_D[0], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--FLASH_D[0] is FLASH_D[0] at PIN_AH30
--operation mode is bidir

FLASH_D[0]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[0], M1L64Q);
FLASH_D[0] = BIDIR(FLASH_D[0]_tri_out);

--M1_d1_outgoing_ext_flash_bus_data[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[0] at PIN_AH30
--operation mode is bidir

M1_d1_outgoing_ext_flash_bus_data[0] = DFFE(J1L11, GLOBAL(VD1L2), GLOBAL(E1L4), , );

--M1L64Q is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7 at PIN_AH30
--operation mode is bidir

M1L64Q = DFFE(!M1_ext_flash_s1_in_a_write_cycle, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[31] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[31] at PIN_AE11
--operation mode is bidir

N1_incoming_ext_ram_bus_data[31] = DFFE(SE_D[31], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[31] is SE_D[31] at PIN_AE11
--operation mode is bidir

SE_D[31]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[31], N1_d1_in_a_write_cycle);
SE_D[31] = BIDIR(SE_D[31]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[31] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[31] at PIN_AE11
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[31] = DFFE(H1_M_st_data[31], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1_d1_in_a_write_cycle is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle at PIN_AE11
--operation mode is bidir

N1_d1_in_a_write_cycle = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[30] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[30] at PIN_AC11
--operation mode is bidir

N1_incoming_ext_ram_bus_data[30] = DFFE(SE_D[30], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[30] is SE_D[30] at PIN_AC11
--operation mode is bidir

SE_D[30]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[30], N1L46Q);
SE_D[30] = BIDIR(SE_D[30]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[30] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[30] at PIN_AC11
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[30] = DFFE(H1_M_st_data[30], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L46Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1 at PIN_AC11
--operation mode is bidir

N1L46Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[29] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[29] at PIN_AD10
--operation mode is bidir

N1_incoming_ext_ram_bus_data[29] = DFFE(SE_D[29], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[29] is SE_D[29] at PIN_AD10
--operation mode is bidir

SE_D[29]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[29], N1L56Q);
SE_D[29] = BIDIR(SE_D[29]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[29] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[29] at PIN_AD10
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[29] = DFFE(H1_M_st_data[29], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L56Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2 at PIN_AD10
--operation mode is bidir

N1L56Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[28] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[28] at PIN_AC13
--operation mode is bidir

N1_incoming_ext_ram_bus_data[28] = DFFE(SE_D[28], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[28] is SE_D[28] at PIN_AC13
--operation mode is bidir

SE_D[28]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[28], N1L66Q);
SE_D[28] = BIDIR(SE_D[28]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[28] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[28] at PIN_AC13
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[28] = DFFE(H1_M_st_data[28], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L66Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3 at PIN_AC13
--operation mode is bidir

N1L66Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[27] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[27] at PIN_AK29
--operation mode is bidir

N1_incoming_ext_ram_bus_data[27] = DFFE(SE_D[27], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[27] is SE_D[27] at PIN_AK29
--operation mode is bidir

SE_D[27]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[27], N1L76Q);
SE_D[27] = BIDIR(SE_D[27]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[27] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[27] at PIN_AK29
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[27] = DFFE(H1_M_st_data[27], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L76Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4 at PIN_AK29
--operation mode is bidir

N1L76Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[26] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[26] at PIN_AK28
--operation mode is bidir

N1_incoming_ext_ram_bus_data[26] = DFFE(SE_D[26], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[26] is SE_D[26] at PIN_AK28
--operation mode is bidir

SE_D[26]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[26], N1L86Q);
SE_D[26] = BIDIR(SE_D[26]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[26] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[26] at PIN_AK28
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[26] = DFFE(H1_M_st_data[26], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L86Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5 at PIN_AK28
--operation mode is bidir

N1L86Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[25] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[25] at PIN_AL28
--operation mode is bidir

N1_incoming_ext_ram_bus_data[25] = DFFE(SE_D[25], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[25] is SE_D[25] at PIN_AL28
--operation mode is bidir

SE_D[25]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[25], N1L96Q);
SE_D[25] = BIDIR(SE_D[25]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[25] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[25] at PIN_AL28
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[25] = DFFE(H1_M_st_data[25], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L96Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6 at PIN_AL28
--operation mode is bidir

N1L96Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[24] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[24] at PIN_AL27
--operation mode is bidir

N1_incoming_ext_ram_bus_data[24] = DFFE(SE_D[24], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[24] is SE_D[24] at PIN_AL27
--operation mode is bidir

SE_D[24]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[24], N1L07Q);
SE_D[24] = BIDIR(SE_D[24]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[24] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[24] at PIN_AL27
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[24] = DFFE(H1_M_st_data[24], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L07Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7 at PIN_AL27
--operation mode is bidir

N1L07Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[23] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[23] at PIN_AL26
--operation mode is bidir

N1_incoming_ext_ram_bus_data[23] = DFFE(SE_D[23], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[23] is SE_D[23] at PIN_AL26
--operation mode is bidir

SE_D[23]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[23], N1L17Q);
SE_D[23] = BIDIR(SE_D[23]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[23] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[23] at PIN_AL26
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[23] = DFFE(H1_M_st_data[23], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L17Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_8 at PIN_AL26
--operation mode is bidir

N1L17Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[22] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[22] at PIN_AC19
--operation mode is bidir

N1_incoming_ext_ram_bus_data[22] = DFFE(SE_D[22], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[22] is SE_D[22] at PIN_AC19
--operation mode is bidir

SE_D[22]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[22], N1L27Q);
SE_D[22] = BIDIR(SE_D[22]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[22] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[22] at PIN_AC19
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[22] = DFFE(H1_M_st_data[22], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L27Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_9 at PIN_AC19
--operation mode is bidir

N1L27Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[21] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[21] at PIN_AB17
--operation mode is bidir

N1_incoming_ext_ram_bus_data[21] = DFFE(SE_D[21], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[21] is SE_D[21] at PIN_AB17
--operation mode is bidir

SE_D[21]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[21], N1L37Q);
SE_D[21] = BIDIR(SE_D[21]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[21] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[21] at PIN_AB17
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[21] = DFFE(H1_M_st_data[21], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L37Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_10 at PIN_AB17
--operation mode is bidir

N1L37Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[20] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[20] at PIN_AC18
--operation mode is bidir

N1_incoming_ext_ram_bus_data[20] = DFFE(SE_D[20], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[20] is SE_D[20] at PIN_AC18
--operation mode is bidir

SE_D[20]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[20], N1L47Q);
SE_D[20] = BIDIR(SE_D[20]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[20] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[20] at PIN_AC18
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[20] = DFFE(H1_M_st_data[20], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L47Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_11 at PIN_AC18
--operation mode is bidir

N1L47Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[19] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[19] at PIN_AD19
--operation mode is bidir

N1_incoming_ext_ram_bus_data[19] = DFFE(SE_D[19], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[19] is SE_D[19] at PIN_AD19
--operation mode is bidir

SE_D[19]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[19], N1L57Q);
SE_D[19] = BIDIR(SE_D[19]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[19] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[19] at PIN_AD19
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[19] = DFFE(H1_M_st_data[19], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L57Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_12 at PIN_AD19
--operation mode is bidir

N1L57Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[18] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[18] at PIN_AE19
--operation mode is bidir

N1_incoming_ext_ram_bus_data[18] = DFFE(SE_D[18], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[18] is SE_D[18] at PIN_AE19
--operation mode is bidir

SE_D[18]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[18], N1L67Q);
SE_D[18] = BIDIR(SE_D[18]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[18] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[18] at PIN_AE19
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[18] = DFFE(H1_M_st_data[18], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L67Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_13 at PIN_AE19
--operation mode is bidir

N1L67Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[17] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[17] at PIN_AC17
--operation mode is bidir

N1_incoming_ext_ram_bus_data[17] = DFFE(SE_D[17], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[17] is SE_D[17] at PIN_AC17
--operation mode is bidir

SE_D[17]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[17], N1L77Q);
SE_D[17] = BIDIR(SE_D[17]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[17] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[17] at PIN_AC17
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[17] = DFFE(H1_M_st_data[17], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L77Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_14 at PIN_AC17
--operation mode is bidir

N1L77Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[16] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[16] at PIN_AE22
--operation mode is bidir

N1_incoming_ext_ram_bus_data[16] = DFFE(SE_D[16], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[16] is SE_D[16] at PIN_AE22
--operation mode is bidir

SE_D[16]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[16], N1L87Q);
SE_D[16] = BIDIR(SE_D[16]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[16] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[16] at PIN_AE22
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[16] = DFFE(H1_M_st_data[16], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L87Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_15 at PIN_AE22
--operation mode is bidir

N1L87Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[15] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[15] at PIN_AF22
--operation mode is bidir

N1_incoming_ext_ram_bus_data[15] = DFFE(SE_D[15], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[15] is SE_D[15] at PIN_AF22
--operation mode is bidir

SE_D[15]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[15], N1L97Q);
SE_D[15] = BIDIR(SE_D[15]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[15] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[15] at PIN_AF22
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[15] = DFFE(H1_M_st_data[15], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L97Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_16 at PIN_AF22
--operation mode is bidir

N1L97Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[14] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[14] at PIN_AD22
--operation mode is bidir

N1_incoming_ext_ram_bus_data[14] = DFFE(SE_D[14], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[14] is SE_D[14] at PIN_AD22
--operation mode is bidir

SE_D[14]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[14], N1L08Q);
SE_D[14] = BIDIR(SE_D[14]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[14] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[14] at PIN_AD22
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[14] = DFFE(H1_M_st_data[14], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L08Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_17 at PIN_AD22
--operation mode is bidir

N1L08Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[13] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[13] at PIN_AF21
--operation mode is bidir

N1_incoming_ext_ram_bus_data[13] = DFFE(SE_D[13], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[13] is SE_D[13] at PIN_AF21
--operation mode is bidir

SE_D[13]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[13], N1L18Q);
SE_D[13] = BIDIR(SE_D[13]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[13] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[13] at PIN_AF21
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[13] = DFFE(H1_M_st_data[13], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L18Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_18 at PIN_AF21
--operation mode is bidir

N1L18Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[12] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[12] at PIN_AG20
--operation mode is bidir

N1_incoming_ext_ram_bus_data[12] = DFFE(SE_D[12], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[12] is SE_D[12] at PIN_AG20
--operation mode is bidir

SE_D[12]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[12], N1L28Q);
SE_D[12] = BIDIR(SE_D[12]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[12] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[12] at PIN_AG20
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[12] = DFFE(H1_M_st_data[12], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L28Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_19 at PIN_AG20
--operation mode is bidir

N1L28Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[11] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[11] at PIN_AE21
--operation mode is bidir

N1_incoming_ext_ram_bus_data[11] = DFFE(SE_D[11], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[11] is SE_D[11] at PIN_AE21
--operation mode is bidir

SE_D[11]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[11], N1L38Q);
SE_D[11] = BIDIR(SE_D[11]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[11] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[11] at PIN_AE21
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[11] = DFFE(H1_M_st_data[11], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L38Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_20 at PIN_AE21
--operation mode is bidir

N1L38Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[10] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[10] at PIN_AB21
--operation mode is bidir

N1_incoming_ext_ram_bus_data[10] = DFFE(SE_D[10], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[10] is SE_D[10] at PIN_AB21
--operation mode is bidir

SE_D[10]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[10], N1L48Q);
SE_D[10] = BIDIR(SE_D[10]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[10] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[10] at PIN_AB21
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[10] = DFFE(H1_M_st_data[10], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L48Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_21 at PIN_AB21
--operation mode is bidir

N1L48Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[9] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[9] at PIN_AD21
--operation mode is bidir

N1_incoming_ext_ram_bus_data[9] = DFFE(SE_D[9], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[9] is SE_D[9] at PIN_AD21
--operation mode is bidir

SE_D[9]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[9], N1L58Q);
SE_D[9] = BIDIR(SE_D[9]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[9] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[9] at PIN_AD21
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[9] = DFFE(H1_M_st_data[9], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L58Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_22 at PIN_AD21
--operation mode is bidir

N1L58Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[8] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[8] at PIN_AC21
--operation mode is bidir

N1_incoming_ext_ram_bus_data[8] = DFFE(SE_D[8], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[8] is SE_D[8] at PIN_AC21
--operation mode is bidir

SE_D[8]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[8], N1L68Q);
SE_D[8] = BIDIR(SE_D[8]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[8] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[8] at PIN_AC21
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[8] = DFFE(H1_M_st_data[8], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L68Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_23 at PIN_AC21
--operation mode is bidir

N1L68Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[7] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[7] at PIN_AF20
--operation mode is bidir

N1_incoming_ext_ram_bus_data[7] = DFFE(SE_D[7], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[7] is SE_D[7] at PIN_AF20
--operation mode is bidir

SE_D[7]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[7], N1L78Q);
SE_D[7] = BIDIR(SE_D[7]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[7] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[7] at PIN_AF20
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[7] = DFFE(H1_M_st_data[7], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L78Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_24 at PIN_AF20
--operation mode is bidir

N1L78Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[6] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[6] at PIN_AB20
--operation mode is bidir

N1_incoming_ext_ram_bus_data[6] = DFFE(SE_D[6], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[6] is SE_D[6] at PIN_AB20
--operation mode is bidir

SE_D[6]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[6], N1L88Q);
SE_D[6] = BIDIR(SE_D[6]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[6] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[6] at PIN_AB20
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[6] = DFFE(H1_M_st_data[6], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L88Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_25 at PIN_AB20
--operation mode is bidir

N1L88Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[5] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[5] at PIN_AE20
--operation mode is bidir

N1_incoming_ext_ram_bus_data[5] = DFFE(SE_D[5], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[5] is SE_D[5] at PIN_AE20
--operation mode is bidir

SE_D[5]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[5], N1L98Q);
SE_D[5] = BIDIR(SE_D[5]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[5] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[5] at PIN_AE20
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[5] = DFFE(H1_M_st_data[5], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L98Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_26 at PIN_AE20
--operation mode is bidir

N1L98Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[4] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[4] at PIN_AD20
--operation mode is bidir

N1_incoming_ext_ram_bus_data[4] = DFFE(SE_D[4], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[4] is SE_D[4] at PIN_AD20
--operation mode is bidir

SE_D[4]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[4], N1L09Q);
SE_D[4] = BIDIR(SE_D[4]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[4] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[4] at PIN_AD20
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[4] = DFFE(H1_M_st_data[4], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L09Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_27 at PIN_AD20
--operation mode is bidir

N1L09Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[3] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[3] at PIN_AC20
--operation mode is bidir

N1_incoming_ext_ram_bus_data[3] = DFFE(SE_D[3], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[3] is SE_D[3] at PIN_AC20
--operation mode is bidir

SE_D[3]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[3], N1L19Q);
SE_D[3] = BIDIR(SE_D[3]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[3] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[3] at PIN_AC20
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[3] = DFFE(H1_M_st_data[3], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L19Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_28 at PIN_AC20
--operation mode is bidir

N1L19Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[2] at PIN_AB19
--operation mode is bidir

N1_incoming_ext_ram_bus_data[2] = DFFE(SE_D[2], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[2] is SE_D[2] at PIN_AB19
--operation mode is bidir

SE_D[2]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[2], N1L29Q);
SE_D[2] = BIDIR(SE_D[2]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[2] at PIN_AB19
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[2] = DFFE(H1_M_st_data[2], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L29Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29 at PIN_AB19
--operation mode is bidir

N1L29Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[1] at PIN_AB18
--operation mode is bidir

N1_incoming_ext_ram_bus_data[1] = DFFE(SE_D[1], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[1] is SE_D[1] at PIN_AB18
--operation mode is bidir

SE_D[1]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[1], N1L39Q);
SE_D[1] = BIDIR(SE_D[1]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[1] at PIN_AB18
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[1] = DFFE(H1_M_st_data[1], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L39Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_30 at PIN_AB18
--operation mode is bidir

N1L39Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--N1_incoming_ext_ram_bus_data[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[0] at PIN_AD18
--operation mode is bidir

N1_incoming_ext_ram_bus_data[0] = DFFE(SE_D[0], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SE_D[0] is SE_D[0] at PIN_AD18
--operation mode is bidir

SE_D[0]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[0], N1L49Q);
SE_D[0] = BIDIR(SE_D[0]_tri_out);

--N1_d1_outgoing_ext_ram_bus_data[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[0] at PIN_AD18
--operation mode is bidir

N1_d1_outgoing_ext_ram_bus_data[0] = DFFE(H1_M_st_data[0], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--N1L49Q is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_31 at PIN_AD18
--operation mode is bidir

N1L49Q = DFFE(N1L292, GLOBAL(VD1L2), , GLOBAL(E1L4), );


--T1_readdata[7] is std_2s60:inst|lcd_display:the_lcd_display|readdata[7] at PIN_D31
--operation mode is bidir

T1_readdata[7] = LCD[7];

--LCD[7] is LCD[7] at PIN_D31
--operation mode is bidir

LCD[7]_tri_out = TRI(H1_M_st_data[7], !H1_M_alu_result[2]);
LCD[7] = BIDIR(LCD[7]_tri_out);


--T1_readdata[6] is std_2s60:inst|lcd_display:the_lcd_display|readdata[6] at PIN_D32
--operation mode is bidir

T1_readdata[6] = LCD[6];

--LCD[6] is LCD[6] at PIN_D32
--operation mode is bidir

LCD[6]_tri_out = TRI(H1_M_st_data[6], !H1_M_alu_result[2]);
LCD[6] = BIDIR(LCD[6]_tri_out);


--T1_readdata[5] is std_2s60:inst|lcd_display:the_lcd_display|readdata[5] at PIN_E29
--operation mode is bidir

T1_readdata[5] = LCD[5];

--LCD[5] is LCD[5] at PIN_E29
--operation mode is bidir

LCD[5]_tri_out = TRI(H1_M_st_data[5], !H1_M_alu_result[2]);
LCD[5] = BIDIR(LCD[5]_tri_out);


--T1_readdata[4] is std_2s60:inst|lcd_display:the_lcd_display|readdata[4] at PIN_E30
--operation mode is bidir

T1_readdata[4] = LCD[4];

--LCD[4] is LCD[4] at PIN_E30
--operation mode is bidir

LCD[4]_tri_out = TRI(H1_M_st_data[4], !H1_M_alu_result[2]);
LCD[4] = BIDIR(LCD[4]_tri_out);


--T1_readdata[3] is std_2s60:inst|lcd_display:the_lcd_display|readdata[3] at PIN_F29
--operation mode is bidir

T1_readdata[3] = LCD[3];

--LCD[3] is LCD[3] at PIN_F29
--operation mode is bidir

LCD[3]_tri_out = TRI(H1_M_st_data[3], !H1_M_alu_result[2]);
LCD[3] = BIDIR(LCD[3]_tri_out);


--T1_readdata[2] is std_2s60:inst|lcd_display:the_lcd_display|readdata[2] at PIN_F30
--operation mode is bidir

T1_readdata[2] = LCD[2];

--LCD[2] is LCD[2] at PIN_F30
--operation mode is bidir

LCD[2]_tri_out = TRI(H1_M_st_data[2], !H1_M_alu_result[2]);
LCD[2] = BIDIR(LCD[2]_tri_out);


--T1_readdata[1] is std_2s60:inst|lcd_display:the_lcd_display|readdata[1] at PIN_G29
--operation mode is bidir

T1_readdata[1] = LCD[1];

--LCD[1] is LCD[1] at PIN_G29
--operation mode is bidir

LCD[1]_tri_out = TRI(H1_M_st_data[1], !H1_M_alu_result[2]);
LCD[1] = BIDIR(LCD[1]_tri_out);


--T1_readdata[0] is std_2s60:inst|lcd_display:the_lcd_display|readdata[0] at PIN_G30
--operation mode is bidir

T1_readdata[0] = LCD[0];

--LCD[0] is LCD[0] at PIN_G30
--operation mode is bidir

LCD[0]_tri_out = TRI(H1_M_st_data[0], !H1_M_alu_result[2]);
LCD[0] = BIDIR(LCD[0]_tri_out);


--BB1_za_data[31] is std_2s60:inst|sdram:the_sdram|za_data[31] at PIN_AM12
--operation mode is bidir

BB1_za_data[31] = DFFE(SDRAM_DQ[31], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[31] is SDRAM_DQ[31] at PIN_AM12
--operation mode is bidir

SDRAM_DQ[31]_tri_out = TRI(BB1_m_data[31], BB1_oe);
SDRAM_DQ[31] = BIDIR(SDRAM_DQ[31]_tri_out);

--BB1_m_data[31] is std_2s60:inst|sdram:the_sdram|m_data[31] at PIN_AM12
--operation mode is bidir

BB1_m_data[31] = DFFE(BB1L463, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1_oe is std_2s60:inst|sdram:the_sdram|oe at PIN_AM12
--operation mode is bidir

BB1_oe = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[30] is std_2s60:inst|sdram:the_sdram|za_data[30] at PIN_AM11
--operation mode is bidir

BB1_za_data[30] = DFFE(SDRAM_DQ[30], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[30] is SDRAM_DQ[30] at PIN_AM11
--operation mode is bidir

SDRAM_DQ[30]_tri_out = TRI(BB1_m_data[30], BB1L393Q);
SDRAM_DQ[30] = BIDIR(SDRAM_DQ[30]_tri_out);

--BB1_m_data[30] is std_2s60:inst|sdram:the_sdram|m_data[30] at PIN_AM11
--operation mode is bidir

BB1_m_data[30] = DFFE(BB1L263, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L393Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_1 at PIN_AM11
--operation mode is bidir

BB1L393Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[29] is std_2s60:inst|sdram:the_sdram|za_data[29] at PIN_AJ12
--operation mode is bidir

BB1_za_data[29] = DFFE(SDRAM_DQ[29], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[29] is SDRAM_DQ[29] at PIN_AJ12
--operation mode is bidir

SDRAM_DQ[29]_tri_out = TRI(BB1_m_data[29], BB1L493Q);
SDRAM_DQ[29] = BIDIR(SDRAM_DQ[29]_tri_out);

--BB1_m_data[29] is std_2s60:inst|sdram:the_sdram|m_data[29] at PIN_AJ12
--operation mode is bidir

BB1_m_data[29] = DFFE(BB1L063, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L493Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_2 at PIN_AJ12
--operation mode is bidir

BB1L493Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[28] is std_2s60:inst|sdram:the_sdram|za_data[28] at PIN_AK12
--operation mode is bidir

BB1_za_data[28] = DFFE(SDRAM_DQ[28], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[28] is SDRAM_DQ[28] at PIN_AK12
--operation mode is bidir

SDRAM_DQ[28]_tri_out = TRI(BB1_m_data[28], BB1L593Q);
SDRAM_DQ[28] = BIDIR(SDRAM_DQ[28]_tri_out);

--BB1_m_data[28] is std_2s60:inst|sdram:the_sdram|m_data[28] at PIN_AK12
--operation mode is bidir

BB1_m_data[28] = DFFE(BB1L853, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L593Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_3 at PIN_AK12
--operation mode is bidir

BB1L593Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[27] is std_2s60:inst|sdram:the_sdram|za_data[27] at PIN_AM10
--operation mode is bidir

BB1_za_data[27] = DFFE(SDRAM_DQ[27], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[27] is SDRAM_DQ[27] at PIN_AM10
--operation mode is bidir

SDRAM_DQ[27]_tri_out = TRI(BB1_m_data[27], BB1L693Q);
SDRAM_DQ[27] = BIDIR(SDRAM_DQ[27]_tri_out);

--BB1_m_data[27] is std_2s60:inst|sdram:the_sdram|m_data[27] at PIN_AM10
--operation mode is bidir

BB1_m_data[27] = DFFE(BB1L653, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L693Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_4 at PIN_AM10
--operation mode is bidir

BB1L693Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[26] is std_2s60:inst|sdram:the_sdram|za_data[26] at PIN_AL10
--operation mode is bidir

BB1_za_data[26] = DFFE(SDRAM_DQ[26], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[26] is SDRAM_DQ[26] at PIN_AL10
--operation mode is bidir

SDRAM_DQ[26]_tri_out = TRI(BB1_m_data[26], BB1L793Q);
SDRAM_DQ[26] = BIDIR(SDRAM_DQ[26]_tri_out);

--BB1_m_data[26] is std_2s60:inst|sdram:the_sdram|m_data[26] at PIN_AL10
--operation mode is bidir

BB1_m_data[26] = DFFE(BB1L453, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L793Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_5 at PIN_AL10
--operation mode is bidir

BB1L793Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[25] is std_2s60:inst|sdram:the_sdram|za_data[25] at PIN_AH11
--operation mode is bidir

BB1_za_data[25] = DFFE(SDRAM_DQ[25], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[25] is SDRAM_DQ[25] at PIN_AH11
--operation mode is bidir

SDRAM_DQ[25]_tri_out = TRI(BB1_m_data[25], BB1L893Q);
SDRAM_DQ[25] = BIDIR(SDRAM_DQ[25]_tri_out);

--BB1_m_data[25] is std_2s60:inst|sdram:the_sdram|m_data[25] at PIN_AH11
--operation mode is bidir

BB1_m_data[25] = DFFE(BB1L253, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L893Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_6 at PIN_AH11
--operation mode is bidir

BB1L893Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[24] is std_2s60:inst|sdram:the_sdram|za_data[24] at PIN_AJ11
--operation mode is bidir

BB1_za_data[24] = DFFE(SDRAM_DQ[24], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[24] is SDRAM_DQ[24] at PIN_AJ11
--operation mode is bidir

SDRAM_DQ[24]_tri_out = TRI(BB1_m_data[24], BB1L993Q);
SDRAM_DQ[24] = BIDIR(SDRAM_DQ[24]_tri_out);

--BB1_m_data[24] is std_2s60:inst|sdram:the_sdram|m_data[24] at PIN_AJ11
--operation mode is bidir

BB1_m_data[24] = DFFE(BB1L053, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L993Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_7 at PIN_AJ11
--operation mode is bidir

BB1L993Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[23] is std_2s60:inst|sdram:the_sdram|za_data[23] at PIN_AG12
--operation mode is bidir

BB1_za_data[23] = DFFE(SDRAM_DQ[23], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[23] is SDRAM_DQ[23] at PIN_AG12
--operation mode is bidir

SDRAM_DQ[23]_tri_out = TRI(BB1_m_data[23], BB1L004Q);
SDRAM_DQ[23] = BIDIR(SDRAM_DQ[23]_tri_out);

--BB1_m_data[23] is std_2s60:inst|sdram:the_sdram|m_data[23] at PIN_AG12
--operation mode is bidir

BB1_m_data[23] = DFFE(BB1L843, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L004Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_8 at PIN_AG12
--operation mode is bidir

BB1L004Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[22] is std_2s60:inst|sdram:the_sdram|za_data[22] at PIN_AF10
--operation mode is bidir

BB1_za_data[22] = DFFE(SDRAM_DQ[22], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[22] is SDRAM_DQ[22] at PIN_AF10
--operation mode is bidir

SDRAM_DQ[22]_tri_out = TRI(BB1_m_data[22], BB1L104Q);
SDRAM_DQ[22] = BIDIR(SDRAM_DQ[22]_tri_out);

--BB1_m_data[22] is std_2s60:inst|sdram:the_sdram|m_data[22] at PIN_AF10
--operation mode is bidir

BB1_m_data[22] = DFFE(BB1L643, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L104Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_9 at PIN_AF10
--operation mode is bidir

BB1L104Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[21] is std_2s60:inst|sdram:the_sdram|za_data[21] at PIN_AG10
--operation mode is bidir

BB1_za_data[21] = DFFE(SDRAM_DQ[21], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[21] is SDRAM_DQ[21] at PIN_AG10
--operation mode is bidir

SDRAM_DQ[21]_tri_out = TRI(BB1_m_data[21], BB1L204Q);
SDRAM_DQ[21] = BIDIR(SDRAM_DQ[21]_tri_out);

--BB1_m_data[21] is std_2s60:inst|sdram:the_sdram|m_data[21] at PIN_AG10
--operation mode is bidir

BB1_m_data[21] = DFFE(BB1L443, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L204Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_10 at PIN_AG10
--operation mode is bidir

BB1L204Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[20] is std_2s60:inst|sdram:the_sdram|za_data[20] at PIN_AF12
--operation mode is bidir

BB1_za_data[20] = DFFE(SDRAM_DQ[20], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[20] is SDRAM_DQ[20] at PIN_AF12
--operation mode is bidir

SDRAM_DQ[20]_tri_out = TRI(BB1_m_data[20], BB1L304Q);
SDRAM_DQ[20] = BIDIR(SDRAM_DQ[20]_tri_out);

--BB1_m_data[20] is std_2s60:inst|sdram:the_sdram|m_data[20] at PIN_AF12
--operation mode is bidir

BB1_m_data[20] = DFFE(BB1L243, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L304Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_11 at PIN_AF12
--operation mode is bidir

BB1L304Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[19] is std_2s60:inst|sdram:the_sdram|za_data[19] at PIN_AM9
--operation mode is bidir

BB1_za_data[19] = DFFE(SDRAM_DQ[19], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[19] is SDRAM_DQ[19] at PIN_AM9
--operation mode is bidir

SDRAM_DQ[19]_tri_out = TRI(BB1_m_data[19], BB1L404Q);
SDRAM_DQ[19] = BIDIR(SDRAM_DQ[19]_tri_out);

--BB1_m_data[19] is std_2s60:inst|sdram:the_sdram|m_data[19] at PIN_AM9
--operation mode is bidir

BB1_m_data[19] = DFFE(BB1L043, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L404Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_12 at PIN_AM9
--operation mode is bidir

BB1L404Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[18] is std_2s60:inst|sdram:the_sdram|za_data[18] at PIN_AJ8
--operation mode is bidir

BB1_za_data[18] = DFFE(SDRAM_DQ[18], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[18] is SDRAM_DQ[18] at PIN_AJ8
--operation mode is bidir

SDRAM_DQ[18]_tri_out = TRI(BB1_m_data[18], BB1L504Q);
SDRAM_DQ[18] = BIDIR(SDRAM_DQ[18]_tri_out);

--BB1_m_data[18] is std_2s60:inst|sdram:the_sdram|m_data[18] at PIN_AJ8
--operation mode is bidir

BB1_m_data[18] = DFFE(BB1L733, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L504Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_13 at PIN_AJ8
--operation mode is bidir

BB1L504Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[17] is std_2s60:inst|sdram:the_sdram|za_data[17] at PIN_AK8
--operation mode is bidir

BB1_za_data[17] = DFFE(SDRAM_DQ[17], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[17] is SDRAM_DQ[17] at PIN_AK8
--operation mode is bidir

SDRAM_DQ[17]_tri_out = TRI(BB1_m_data[17], BB1L604Q);
SDRAM_DQ[17] = BIDIR(SDRAM_DQ[17]_tri_out);

--BB1_m_data[17] is std_2s60:inst|sdram:the_sdram|m_data[17] at PIN_AK8
--operation mode is bidir

BB1_m_data[17] = DFFE(BB1L533, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L604Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_14 at PIN_AK8
--operation mode is bidir

BB1L604Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[16] is std_2s60:inst|sdram:the_sdram|za_data[16] at PIN_AJ10
--operation mode is bidir

BB1_za_data[16] = DFFE(SDRAM_DQ[16], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[16] is SDRAM_DQ[16] at PIN_AJ10
--operation mode is bidir

SDRAM_DQ[16]_tri_out = TRI(BB1_m_data[16], BB1L704Q);
SDRAM_DQ[16] = BIDIR(SDRAM_DQ[16]_tri_out);

--BB1_m_data[16] is std_2s60:inst|sdram:the_sdram|m_data[16] at PIN_AJ10
--operation mode is bidir

BB1_m_data[16] = DFFE(BB1L333, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L704Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_15 at PIN_AJ10
--operation mode is bidir

BB1L704Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[15] is std_2s60:inst|sdram:the_sdram|za_data[15] at PIN_AM8
--operation mode is bidir

BB1_za_data[15] = DFFE(SDRAM_DQ[15], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[15] is SDRAM_DQ[15] at PIN_AM8
--operation mode is bidir

SDRAM_DQ[15]_tri_out = TRI(BB1_m_data[15], BB1L804Q);
SDRAM_DQ[15] = BIDIR(SDRAM_DQ[15]_tri_out);

--BB1_m_data[15] is std_2s60:inst|sdram:the_sdram|m_data[15] at PIN_AM8
--operation mode is bidir

BB1_m_data[15] = DFFE(BB1L133, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L804Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_16 at PIN_AM8
--operation mode is bidir

BB1L804Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[14] is std_2s60:inst|sdram:the_sdram|za_data[14] at PIN_AJ7
--operation mode is bidir

BB1_za_data[14] = DFFE(SDRAM_DQ[14], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[14] is SDRAM_DQ[14] at PIN_AJ7
--operation mode is bidir

SDRAM_DQ[14]_tri_out = TRI(BB1_m_data[14], BB1L904Q);
SDRAM_DQ[14] = BIDIR(SDRAM_DQ[14]_tri_out);

--BB1_m_data[14] is std_2s60:inst|sdram:the_sdram|m_data[14] at PIN_AJ7
--operation mode is bidir

BB1_m_data[14] = DFFE(BB1L923, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L904Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_17 at PIN_AJ7
--operation mode is bidir

BB1L904Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[13] is std_2s60:inst|sdram:the_sdram|za_data[13] at PIN_AK7
--operation mode is bidir

BB1_za_data[13] = DFFE(SDRAM_DQ[13], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[13] is SDRAM_DQ[13] at PIN_AK7
--operation mode is bidir

SDRAM_DQ[13]_tri_out = TRI(BB1_m_data[13], BB1L014Q);
SDRAM_DQ[13] = BIDIR(SDRAM_DQ[13]_tri_out);

--BB1_m_data[13] is std_2s60:inst|sdram:the_sdram|m_data[13] at PIN_AK7
--operation mode is bidir

BB1_m_data[13] = DFFE(BB1L723, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L014Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_18 at PIN_AK7
--operation mode is bidir

BB1L014Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[12] is std_2s60:inst|sdram:the_sdram|za_data[12] at PIN_AM7
--operation mode is bidir

BB1_za_data[12] = DFFE(SDRAM_DQ[12], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[12] is SDRAM_DQ[12] at PIN_AM7
--operation mode is bidir

SDRAM_DQ[12]_tri_out = TRI(BB1_m_data[12], BB1L114Q);
SDRAM_DQ[12] = BIDIR(SDRAM_DQ[12]_tri_out);

--BB1_m_data[12] is std_2s60:inst|sdram:the_sdram|m_data[12] at PIN_AM7
--operation mode is bidir

BB1_m_data[12] = DFFE(BB1L523, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L114Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_19 at PIN_AM7
--operation mode is bidir

BB1L114Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[11] is std_2s60:inst|sdram:the_sdram|za_data[11] at PIN_AM6
--operation mode is bidir

BB1_za_data[11] = DFFE(SDRAM_DQ[11], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[11] is SDRAM_DQ[11] at PIN_AM6
--operation mode is bidir

SDRAM_DQ[11]_tri_out = TRI(BB1_m_data[11], BB1L214Q);
SDRAM_DQ[11] = BIDIR(SDRAM_DQ[11]_tri_out);

--BB1_m_data[11] is std_2s60:inst|sdram:the_sdram|m_data[11] at PIN_AM6
--operation mode is bidir

BB1_m_data[11] = DFFE(BB1L323, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L214Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_20 at PIN_AM6
--operation mode is bidir

BB1L214Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[10] is std_2s60:inst|sdram:the_sdram|za_data[10] at PIN_AJ6
--operation mode is bidir

BB1_za_data[10] = DFFE(SDRAM_DQ[10], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[10] is SDRAM_DQ[10] at PIN_AJ6
--operation mode is bidir

SDRAM_DQ[10]_tri_out = TRI(BB1_m_data[10], BB1L314Q);
SDRAM_DQ[10] = BIDIR(SDRAM_DQ[10]_tri_out);

--BB1_m_data[10] is std_2s60:inst|sdram:the_sdram|m_data[10] at PIN_AJ6
--operation mode is bidir

BB1_m_data[10] = DFFE(BB1L123, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L314Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_21 at PIN_AJ6
--operation mode is bidir

BB1L314Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[9] is std_2s60:inst|sdram:the_sdram|za_data[9] at PIN_AK6
--operation mode is bidir

BB1_za_data[9] = DFFE(SDRAM_DQ[9], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[9] is SDRAM_DQ[9] at PIN_AK6
--operation mode is bidir

SDRAM_DQ[9]_tri_out = TRI(BB1_m_data[9], BB1L414Q);
SDRAM_DQ[9] = BIDIR(SDRAM_DQ[9]_tri_out);

--BB1_m_data[9] is std_2s60:inst|sdram:the_sdram|m_data[9] at PIN_AK6
--operation mode is bidir

BB1_m_data[9] = DFFE(BB1L913, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L414Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_22 at PIN_AK6
--operation mode is bidir

BB1L414Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[8] is std_2s60:inst|sdram:the_sdram|za_data[8] at PIN_AM5
--operation mode is bidir

BB1_za_data[8] = DFFE(SDRAM_DQ[8], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[8] is SDRAM_DQ[8] at PIN_AM5
--operation mode is bidir

SDRAM_DQ[8]_tri_out = TRI(BB1_m_data[8], BB1L514Q);
SDRAM_DQ[8] = BIDIR(SDRAM_DQ[8]_tri_out);

--BB1_m_data[8] is std_2s60:inst|sdram:the_sdram|m_data[8] at PIN_AM5
--operation mode is bidir

BB1_m_data[8] = DFFE(BB1L713, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L514Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_23 at PIN_AM5
--operation mode is bidir

BB1L514Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[7] is std_2s60:inst|sdram:the_sdram|za_data[7] at PIN_AH9
--operation mode is bidir

BB1_za_data[7] = DFFE(SDRAM_DQ[7], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[7] is SDRAM_DQ[7] at PIN_AH9
--operation mode is bidir

SDRAM_DQ[7]_tri_out = TRI(BB1_m_data[7], BB1L614Q);
SDRAM_DQ[7] = BIDIR(SDRAM_DQ[7]_tri_out);

--BB1_m_data[7] is std_2s60:inst|sdram:the_sdram|m_data[7] at PIN_AH9
--operation mode is bidir

BB1_m_data[7] = DFFE(BB1L513, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L614Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_24 at PIN_AH9
--operation mode is bidir

BB1L614Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[6] is std_2s60:inst|sdram:the_sdram|za_data[6] at PIN_AH7
--operation mode is bidir

BB1_za_data[6] = DFFE(SDRAM_DQ[6], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[6] is SDRAM_DQ[6] at PIN_AH7
--operation mode is bidir

SDRAM_DQ[6]_tri_out = TRI(BB1_m_data[6], BB1L714Q);
SDRAM_DQ[6] = BIDIR(SDRAM_DQ[6]_tri_out);

--BB1_m_data[6] is std_2s60:inst|sdram:the_sdram|m_data[6] at PIN_AH7
--operation mode is bidir

BB1_m_data[6] = DFFE(BB1L313, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L714Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_25 at PIN_AH7
--operation mode is bidir

BB1L714Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[5] is std_2s60:inst|sdram:the_sdram|za_data[5] at PIN_AH6
--operation mode is bidir

BB1_za_data[5] = DFFE(SDRAM_DQ[5], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[5] is SDRAM_DQ[5] at PIN_AH6
--operation mode is bidir

SDRAM_DQ[5]_tri_out = TRI(BB1_m_data[5], BB1L814Q);
SDRAM_DQ[5] = BIDIR(SDRAM_DQ[5]_tri_out);

--BB1_m_data[5] is std_2s60:inst|sdram:the_sdram|m_data[5] at PIN_AH6
--operation mode is bidir

BB1_m_data[5] = DFFE(BB1L113, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L814Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_26 at PIN_AH6
--operation mode is bidir

BB1L814Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[4] is std_2s60:inst|sdram:the_sdram|za_data[4] at PIN_AG9
--operation mode is bidir

BB1_za_data[4] = DFFE(SDRAM_DQ[4], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[4] is SDRAM_DQ[4] at PIN_AG9
--operation mode is bidir

SDRAM_DQ[4]_tri_out = TRI(BB1_m_data[4], BB1L914Q);
SDRAM_DQ[4] = BIDIR(SDRAM_DQ[4]_tri_out);

--BB1_m_data[4] is std_2s60:inst|sdram:the_sdram|m_data[4] at PIN_AG9
--operation mode is bidir

BB1_m_data[4] = DFFE(BB1L903, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L914Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_27 at PIN_AG9
--operation mode is bidir

BB1L914Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[3] is std_2s60:inst|sdram:the_sdram|za_data[3] at PIN_AM4
--operation mode is bidir

BB1_za_data[3] = DFFE(SDRAM_DQ[3], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[3] is SDRAM_DQ[3] at PIN_AM4
--operation mode is bidir

SDRAM_DQ[3]_tri_out = TRI(BB1_m_data[3], BB1L024Q);
SDRAM_DQ[3] = BIDIR(SDRAM_DQ[3]_tri_out);

--BB1_m_data[3] is std_2s60:inst|sdram:the_sdram|m_data[3] at PIN_AM4
--operation mode is bidir

BB1_m_data[3] = DFFE(BB1L703, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L024Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_28 at PIN_AM4
--operation mode is bidir

BB1L024Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[2] is std_2s60:inst|sdram:the_sdram|za_data[2] at PIN_AH5
--operation mode is bidir

BB1_za_data[2] = DFFE(SDRAM_DQ[2], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[2] is SDRAM_DQ[2] at PIN_AH5
--operation mode is bidir

SDRAM_DQ[2]_tri_out = TRI(BB1_m_data[2], BB1L124Q);
SDRAM_DQ[2] = BIDIR(SDRAM_DQ[2]_tri_out);

--BB1_m_data[2] is std_2s60:inst|sdram:the_sdram|m_data[2] at PIN_AH5
--operation mode is bidir

BB1_m_data[2] = DFFE(BB1L503, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L124Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_29 at PIN_AH5
--operation mode is bidir

BB1L124Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[1] is std_2s60:inst|sdram:the_sdram|za_data[1] at PIN_AJ5
--operation mode is bidir

BB1_za_data[1] = DFFE(SDRAM_DQ[1], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[1] is SDRAM_DQ[1] at PIN_AJ5
--operation mode is bidir

SDRAM_DQ[1]_tri_out = TRI(BB1_m_data[1], BB1L224Q);
SDRAM_DQ[1] = BIDIR(SDRAM_DQ[1]_tri_out);

--BB1_m_data[1] is std_2s60:inst|sdram:the_sdram|m_data[1] at PIN_AJ5
--operation mode is bidir

BB1_m_data[1] = DFFE(BB1L303, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L224Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_30 at PIN_AJ5
--operation mode is bidir

BB1L224Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--BB1_za_data[0] is std_2s60:inst|sdram:the_sdram|za_data[0] at PIN_AL4
--operation mode is bidir

BB1_za_data[0] = DFFE(SDRAM_DQ[0], GLOBAL(VD1L2), GLOBAL(E1L4), , );

--SDRAM_DQ[0] is SDRAM_DQ[0] at PIN_AL4
--operation mode is bidir

SDRAM_DQ[0]_tri_out = TRI(BB1_m_data[0], BB1L324Q);
SDRAM_DQ[0] = BIDIR(SDRAM_DQ[0]_tri_out);

--BB1_m_data[0] is std_2s60:inst|sdram:the_sdram|m_data[0] at PIN_AL4
--operation mode is bidir

BB1_m_data[0] = DFFE(BB1L103, GLOBAL(VD1L2), GLOBAL(E1L4), , BB1L644);

--BB1L324Q is std_2s60:inst|sdram:the_sdram|oe~_Duplicate_31 at PIN_AL4
--operation mode is bidir

BB1L324Q = DFFE((BB1_m_state.000010000 & BB1L912), GLOBAL(VD1L2), GLOBAL(E1L4), , );


--AD1L81 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]~110 at LCCOMB_X20_Y17_N28
AD1L81 = AMPP_FUNCTION(!AD1_count[9]);


--A1L6 is altera_internal_jtag~TCKUTAPclkctrl at CLKCTRL_G0
A1L6 = stratixii_clkctrl(.INCLK[0] = A1L5) WITH (clock_type = "Global Clock");


--A1L01 is altera_internal_jtag~UPDATEUSERclkctrl at CLKCTRL_G1
A1L01 = stratixii_clkctrl(.INCLK[0] = A1L9) WITH (clock_type = "Global Clock");


--E1L4 is std_2s60:inst|std_2s60_reset_clk_domain_synch_module:std_2s60_reset_clk_domain_synch|data_out~clkctrl at CLKCTRL_G6
E1L4 = stratixii_clkctrl(.INCLK[0] = E1_data_out) WITH (clock_type = "Global Clock");


--D1L3 is sld_hub:sld_hub_inst|CLEAR_SIGNAL~0clkctrl at CLKCTRL_G14
D1L3 = AMPP_FUNCTION(D1L2);


--VD1L2 is sdram_pll:inst5|altpll:altpll_component|_clk0~clkctrl at CLKCTRL_G5
VD1L2 = stratixii_clkctrl(.INCLK[0] = VD1__clk0) WITH (clock_type = "Global Clock");


--XD1L22 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal~clkctrl at CLKCTRL_G15
XD1L22 = AMPP_FUNCTION(XD1_clear_signal);


--A1L341 is SDRAM_CLK~clkctrl_e at CLKCTRL_X41_Y0_N7
A1L341 = stratixii_clkctrl(.INCLK[0] = VD1__clk1) WITH (clock_type = "External Clock Output");


--B1L2 is std_2s60:inst|reset_n_sources~1clkctrl at CLKCTRL_G7
B1L2 = stratixii_clkctrl(.INCLK[0] = B1L1) WITH (clock_type = "Global Clock");


--AE1L3 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~clkctrl at CLKCTRL_G4
AE1L3 = AMPP_FUNCTION(AE1_state[0]);


--M1L501 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[23]~SLOAD_MUX at LCCOMB_X1_Y18_N18
M1L501 = H1_M_alu_result[23] & M1L721 # H1_M_alu_result[23] & !M1L721 & ( H1_ic_fill_tag[11] ) # !H1_M_alu_result[23] & !M1L721 & ( H1_ic_fill_tag[11] );


--M1L301 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[22]~SLOAD_MUX at LCCOMB_X1_Y18_N2
M1L301 = H1_M_alu_result[22] & M1L721 # H1_M_alu_result[22] & !M1L721 & ( H1_ic_fill_tag[10] ) # !H1_M_alu_result[22] & !M1L721 & ( H1_ic_fill_tag[10] );


--M1L101 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[21]~SLOAD_MUX at LCCOMB_X24_Y17_N6
M1L101 = M1L721 & ( H1_M_alu_result[21] ) # !M1L721 & ( H1_ic_fill_tag[9] );


--M1L99 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[20]~SLOAD_MUX at LCCOMB_X25_Y17_N6
M1L99 = M1L721 & H1_ic_fill_tag[8] & ( H1_M_alu_result[20] ) # !M1L721 & H1_ic_fill_tag[8] # M1L721 & !H1_ic_fill_tag[8] & ( H1_M_alu_result[20] );


--M1L79 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[19]~SLOAD_MUX at LCCOMB_X24_Y17_N20
M1L79 = H1_ic_fill_tag[7] & ( !M1L721 # H1_M_alu_result[19] ) # !H1_ic_fill_tag[7] & ( H1_M_alu_result[19] & M1L721 );


--M1L59 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[18]~SLOAD_MUX at LCCOMB_X1_Y16_N2
M1L59 = M1L721 & H1_M_alu_result[18] # !M1L721 & H1_M_alu_result[18] & ( H1_ic_fill_tag[6] ) # !M1L721 & !H1_M_alu_result[18] & ( H1_ic_fill_tag[6] );


--M1L39 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[17]~SLOAD_MUX at LCCOMB_X1_Y15_N18
M1L39 = M1L721 & ( H1_M_alu_result[17] ) # !M1L721 & ( H1_ic_fill_tag[5] );


--M1L19 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[16]~SLOAD_MUX at LCCOMB_X1_Y15_N2
M1L19 = M1L721 & ( H1_M_alu_result[16] ) # !M1L721 & ( H1_ic_fill_tag[4] );


--M1L98 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[15]~SLOAD_MUX at LCCOMB_X1_Y14_N4
M1L98 = H1_ic_fill_tag[3] & M1L721 & ( H1_M_alu_result[15] ) # !H1_ic_fill_tag[3] & M1L721 & ( H1_M_alu_result[15] ) # H1_ic_fill_tag[3] & !M1L721;


--M1L78 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[14]~SLOAD_MUX at LCCOMB_X1_Y14_N2
M1L78 = M1L721 & ( H1_M_alu_result[14] ) # !M1L721 & ( H1_ic_fill_tag[2] );


--M1L58 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[13]~SLOAD_MUX at LCCOMB_X1_Y13_N18
M1L58 = H1_ic_fill_tag[1] & M1L721 & ( H1_M_alu_result[13] ) # !H1_ic_fill_tag[1] & M1L721 & ( H1_M_alu_result[13] ) # H1_ic_fill_tag[1] & !M1L721;


--M1L38 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[12]~SLOAD_MUX at LCCOMB_X1_Y13_N20
M1L38 = M1L721 & ( H1_M_alu_result[12] ) # !M1L721 & ( H1_ic_fill_tag[0] );


--M1L18 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[11]~SLOAD_MUX at LCCOMB_X2_Y12_N16
M1L18 = M1L721 & ( H1_M_alu_result[11] ) # !M1L721 & ( H1_ic_fill_line[6] );


--M1L97 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[10]~SLOAD_MUX at LCCOMB_X1_Y12_N20
M1L97 = M1L721 & ( H1_M_alu_result[10] ) # !M1L721 & ( H1_ic_fill_line[5] );


--M1L77 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[9]~SLOAD_MUX at LCCOMB_X1_Y11_N0
M1L77 = M1L721 & ( H1_M_alu_result[9] ) # !M1L721 & ( H1_ic_fill_line[4] );


--M1L57 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[8]~SLOAD_MUX at LCCOMB_X1_Y11_N20
M1L57 = M1L721 & ( H1_M_alu_result[8] ) # !M1L721 & ( H1_ic_fill_line[3] );


--M1L37 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[7]~SLOAD_MUX at LCCOMB_X1_Y10_N18
M1L37 = M1L721 & ( H1_M_alu_result[7] ) # !M1L721 & ( H1_ic_fill_line[2] );


--M1L17 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[6]~SLOAD_MUX at LCCOMB_X1_Y10_N2
M1L17 = H1_M_alu_result[6] & M1L721 # H1_M_alu_result[6] & !M1L721 & ( H1_ic_fill_line[1] ) # !H1_M_alu_result[6] & !M1L721 & ( H1_ic_fill_line[1] );


--M1L96 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[5]~SLOAD_MUX at LCCOMB_X1_Y9_N20
M1L96 = H1_ic_fill_line[0] & M1L721 & ( H1_M_alu_result[5] ) # !H1_ic_fill_line[0] & M1L721 & ( H1_M_alu_result[5] ) # H1_ic_fill_line[0] & !M1L721;


--M1L76 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[4]~SLOAD_MUX at LCCOMB_X1_Y9_N2
M1L76 = H1_M_alu_result[4] & M1L721 # H1_M_alu_result[4] & !M1L721 & ( H1_ic_fill_ap_offset[2] ) # !H1_M_alu_result[4] & !M1L721 & ( H1_ic_fill_ap_offset[2] );


--M1L56 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[3]~SLOAD_MUX at LCCOMB_X1_Y8_N18
M1L56 = M1L721 & H1_M_alu_result[3] # !M1L721 & H1_M_alu_result[3] & ( H1_ic_fill_ap_offset[1] ) # !M1L721 & !H1_M_alu_result[3] & ( H1_ic_fill_ap_offset[1] );


--M1L36 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[2]~SLOAD_MUX at LCCOMB_X1_Y8_N2
M1L36 = M1L721 & H1_ic_fill_ap_offset[0] & ( H1_M_alu_result[2] ) # !M1L721 & H1_ic_fill_ap_offset[0] # M1L721 & !H1_ic_fill_ap_offset[0] & ( H1_M_alu_result[2] );


--M1L16 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[1]~SLOAD_MUX at LCCOMB_X1_Y7_N12
M1L16 = M1L721 & ( J1_cpu_data_master_dbs_address[1] ) # !M1L721 & ( K1_cpu_instruction_master_dbs_address[1] );


--M1L95 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[0]~SLOAD_MUX at LCCOMB_X1_Y7_N18
M1L95 = J1_cpu_data_master_dbs_address[0] & M1L721 # J1_cpu_data_master_dbs_address[0] & !M1L721 & ( K1_cpu_instruction_master_dbs_address[0] ) # !J1_cpu_data_master_dbs_address[0] & !M1L721 & ( K1_cpu_instruction_master_dbs_address[0] );


--BB1L282 is std_2s60:inst|sdram:the_sdram|m_bank[1]~SLOAD_MUX at LCCOMB_X64_Y1_N12
BB1L282 = BB1_m_state.000000010 & BB1_f_select & ( BB1_active_addr[21] ) # !BB1_m_state.000000010 & BB1_f_select & ( QD1L342 ) # BB1_m_state.000000010 & !BB1_f_select & ( BB1_active_addr[21] ) # !BB1_m_state.000000010 & !BB1_f_select & ( BB1_active_addr[21] );


--BB1L972 is std_2s60:inst|sdram:the_sdram|m_bank[0]~SLOAD_MUX at LCCOMB_X64_Y1_N18
BB1L972 = QD1L622 & BB1_f_select & ( !BB1_m_state.000000010 # BB1_active_addr[8] ) # !QD1L622 & BB1_f_select & ( BB1_m_state.000000010 & BB1_active_addr[8] ) # QD1L622 & !BB1_f_select & ( BB1_active_addr[8] ) # !QD1L622 & !BB1_f_select & ( BB1_active_addr[8] );


--BB1L373 is std_2s60:inst|sdram:the_sdram|m_dqm[3]~SLOAD_MUX at LCCOMB_X72_Y1_N22
BB1L373 = BB1L182 & ( BB1_active_dqm[3] ) # !BB1L182 & ( QD1L712 );


--BB1L173 is std_2s60:inst|sdram:the_sdram|m_dqm[2]~SLOAD_MUX at LCCOMB_X72_Y1_N6
BB1L173 = BB1_active_dqm[2] & BB1L182 # BB1_active_dqm[2] & !BB1L182 & ( QD1L612 ) # !BB1_active_dqm[2] & !BB1L182 & ( QD1L612 );


--BB1L963 is std_2s60:inst|sdram:the_sdram|m_dqm[1]~SLOAD_MUX at LCCOMB_X72_Y1_N28
BB1L963 = QD1L512 & BB1L182 & ( BB1_active_dqm[1] ) # !QD1L512 & BB1L182 & ( BB1_active_dqm[1] ) # QD1L512 & !BB1L182;


--BB1L763 is std_2s60:inst|sdram:the_sdram|m_dqm[0]~SLOAD_MUX at LCCOMB_X75_Y1_N16
BB1L763 = QD1L412 & BB1_f_select & ( !BB1_m_state.000000010 # BB1_active_dqm[0] ) # !QD1L412 & BB1_f_select & ( BB1_m_state.000000010 & BB1_active_dqm[0] ) # QD1L412 & !BB1_f_select & ( BB1_active_dqm[0] ) # !QD1L412 & !BB1_f_select & ( BB1_active_dqm[0] );


--N1L971 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[19]~SLOAD_MUX at LCCOMB_X11_Y1_N16
N1L971 = N1L891 & N1L791 & ( H1_M_alu_result[19] ) # !N1L891 & N1L791 & ( H1_ic_fill_tag[7] ) # N1L891 & !N1L791 & ( H1_M_alu_result[19] ) # !N1L891 & !N1L791 & ( !N1L04 & H1_ic_fill_tag[7] # N1L04 & (!N1L43 & (H1_M_alu_result[19]) # N1L43 & H1_ic_fill_tag[7]) );


--N1L771 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[18]~SLOAD_MUX at LCCOMB_X14_Y1_N8
N1L771 = H1_M_alu_result[18] & N1L761 & ( H1_ic_fill_tag[6] ) # !H1_M_alu_result[18] & N1L761 & ( H1_ic_fill_tag[6] ) # H1_M_alu_result[18] & !N1L761;


--N1L571 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[17]~SLOAD_MUX at LCCOMB_X14_Y1_N18
N1L571 = H1_M_alu_result[17] & N1L761 & ( H1_ic_fill_tag[5] ) # !H1_M_alu_result[17] & N1L761 & ( H1_ic_fill_tag[5] ) # H1_M_alu_result[17] & !N1L761;


--N1L261 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[16]~SLOAD_MUX at LCCOMB_X14_Y1_N14
N1L261 = N1L43 & N1L791 & ( !N1L891 & (H1_ic_fill_tag[4]) # N1L891 & H1_M_alu_result[16] ) # !N1L43 & N1L791 & ( !N1L891 & (H1_ic_fill_tag[4]) # N1L891 & H1_M_alu_result[16] ) # N1L43 & !N1L791 & ( !N1L891 & (H1_ic_fill_tag[4]) # N1L891 & H1_M_alu_result[16] ) # !N1L43 & !N1L791 & ( !N1L04 & (!N1L891 & (H1_ic_fill_tag[4]) # N1L891 & H1_M_alu_result[16]) # N1L04 & H1_M_alu_result[16] );


--N1L061 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15]~SLOAD_MUX at LCCOMB_X17_Y1_N18
N1L061 = H1_ic_fill_tag[3] & N1L861 # H1_ic_fill_tag[3] & !N1L861 & ( H1_M_alu_result[15] ) # !H1_ic_fill_tag[3] & !N1L861 & ( H1_M_alu_result[15] );


--N1L851 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~SLOAD_MUX at LCCOMB_X17_Y1_N20
N1L851 = H1_M_alu_result[14] & N1L861 & ( H1_ic_fill_tag[2] ) # !H1_M_alu_result[14] & N1L861 & ( H1_ic_fill_tag[2] ) # H1_M_alu_result[14] & !N1L861;


--N1L651 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~SLOAD_MUX at LCCOMB_X19_Y1_N16
N1L651 = N1L891 & N1L791 & ( H1_M_alu_result[13] ) # !N1L891 & N1L791 & ( H1_ic_fill_tag[1] ) # N1L891 & !N1L791 & ( H1_M_alu_result[13] ) # !N1L891 & !N1L791 & ( !N1L04 & (H1_ic_fill_tag[1]) # N1L04 & (!N1L43 & H1_M_alu_result[13] # N1L43 & (H1_ic_fill_tag[1])) );


--N1L451 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[12]~SLOAD_MUX at LCCOMB_X21_Y1_N16
N1L451 = N1L43 & N1L791 & ( !N1L891 & H1_ic_fill_tag[0] # N1L891 & (H1_M_alu_result[12]) ) # !N1L43 & N1L791 & ( !N1L891 & H1_ic_fill_tag[0] # N1L891 & (H1_M_alu_result[12]) ) # N1L43 & !N1L791 & ( !N1L891 & H1_ic_fill_tag[0] # N1L891 & (H1_M_alu_result[12]) ) # !N1L43 & !N1L791 & ( !N1L891 & (!N1L04 & H1_ic_fill_tag[0] # N1L04 & (H1_M_alu_result[12])) # N1L891 & (H1_M_alu_result[12]) );


--N1L251 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[11]~SLOAD_MUX at LCCOMB_X23_Y1_N16
N1L251 = H1_M_alu_result[11] & N1L961 & ( H1_ic_fill_line[6] ) # !H1_M_alu_result[11] & N1L961 & ( H1_ic_fill_line[6] ) # H1_M_alu_result[11] & !N1L961;


--N1L051 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[10]~SLOAD_MUX at LCCOMB_X23_Y1_N14
N1L051 = N1L961 & ( H1_ic_fill_line[5] ) # !N1L961 & ( H1_M_alu_result[10] );


--N1L841 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[9]~SLOAD_MUX at LCCOMB_X26_Y1_N18
N1L841 = N1L43 & N1L791 & ( !N1L891 & (H1_ic_fill_line[4]) # N1L891 & H1_M_alu_result[9] ) # !N1L43 & N1L791 & ( !N1L891 & (H1_ic_fill_line[4]) # N1L891 & H1_M_alu_result[9] ) # N1L43 & !N1L791 & ( !N1L891 & (H1_ic_fill_line[4]) # N1L891 & H1_M_alu_result[9] ) # !N1L43 & !N1L791 & ( !N1L891 & (!N1L04 & (H1_ic_fill_line[4]) # N1L04 & H1_M_alu_result[9]) # N1L891 & H1_M_alu_result[9] );


--N1L641 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[8]~SLOAD_MUX at LCCOMB_X3_Y1_N18
N1L641 = N1L791 & N1L891 & ( H1_M_alu_result[8] ) # !N1L791 & N1L891 & ( H1_M_alu_result[8] ) # N1L791 & !N1L891 & ( H1_ic_fill_line[3] ) # !N1L791 & !N1L891 & ( !N1L04 & (H1_ic_fill_line[3]) # N1L04 & (!N1L43 & H1_M_alu_result[8] # N1L43 & (H1_ic_fill_line[3])) );


--N1L441 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[7]~SLOAD_MUX at LCCOMB_X5_Y1_N26
N1L441 = H1_M_alu_result[7] & N1L661 & ( H1_ic_fill_line[2] ) # !H1_M_alu_result[7] & N1L661 & ( H1_ic_fill_line[2] ) # H1_M_alu_result[7] & !N1L661;


--N1L241 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[6]~SLOAD_MUX at LCCOMB_X5_Y1_N12
N1L241 = H1_M_alu_result[6] & N1L661 & ( H1_ic_fill_line[1] ) # !H1_M_alu_result[6] & N1L661 & ( H1_ic_fill_line[1] ) # H1_M_alu_result[6] & !N1L661;


--N1L041 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[5]~SLOAD_MUX at LCCOMB_X5_Y1_N20
N1L041 = H1_ic_fill_line[0] & N1L661 # H1_ic_fill_line[0] & !N1L661 & ( H1_M_alu_result[5] ) # !H1_ic_fill_line[0] & !N1L661 & ( H1_M_alu_result[5] );


--N1L831 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[4]~SLOAD_MUX at LCCOMB_X5_Y1_N28
N1L831 = H1_ic_fill_ap_offset[2] & N1L661 # H1_ic_fill_ap_offset[2] & !N1L661 & ( H1_M_alu_result[4] ) # !H1_ic_fill_ap_offset[2] & !N1L661 & ( H1_M_alu_result[4] );


--N1L631 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[3]~SLOAD_MUX at LCCOMB_X6_Y1_N26
N1L631 = H1_ic_fill_ap_offset[1] & N1L561 # H1_ic_fill_ap_offset[1] & !N1L561 & ( H1_M_alu_result[3] ) # !H1_ic_fill_ap_offset[1] & !N1L561 & ( H1_M_alu_result[3] );


--N1L431 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[2]~SLOAD_MUX at LCCOMB_X6_Y1_N6
N1L431 = H1_M_alu_result[2] & N1L561 & ( H1_ic_fill_ap_offset[0] ) # !H1_M_alu_result[2] & N1L561 & ( H1_ic_fill_ap_offset[0] ) # H1_M_alu_result[2] & !N1L561;


--BB1L463 is std_2s60:inst|sdram:the_sdram|m_data[31]~SLOAD_MUX at LCCOMB_X54_Y1_N6
BB1L463 = QD1L312 & BB1L933 & ( BB1_active_data[31] ) # !QD1L312 & BB1L933 & ( BB1_active_data[31] ) # QD1L312 & !BB1L933;


--BB1L263 is std_2s60:inst|sdram:the_sdram|m_data[30]~SLOAD_MUX at LCCOMB_X55_Y1_N20
BB1L263 = QD1L212 & BB1L933 & ( BB1_active_data[30] ) # !QD1L212 & BB1L933 & ( BB1_active_data[30] ) # QD1L212 & !BB1L933;


--BB1L063 is std_2s60:inst|sdram:the_sdram|m_data[29]~SLOAD_MUX at LCCOMB_X56_Y1_N16
BB1L063 = QD1L112 & BB1L933 & ( BB1_active_data[29] ) # !QD1L112 & BB1L933 & ( BB1_active_data[29] ) # QD1L112 & !BB1L933;


--BB1L853 is std_2s60:inst|sdram:the_sdram|m_data[28]~SLOAD_MUX at LCCOMB_X55_Y1_N16
BB1L853 = QD1L012 & BB1L933 & ( BB1_active_data[28] ) # !QD1L012 & BB1L933 & ( BB1_active_data[28] ) # QD1L012 & !BB1L933;


--BB1L653 is std_2s60:inst|sdram:the_sdram|m_data[27]~SLOAD_MUX at LCCOMB_X58_Y1_N14
BB1L653 = BB1_active_data[27] & BB1L933 # BB1_active_data[27] & !BB1L933 & ( QD1L902 ) # !BB1_active_data[27] & !BB1L933 & ( QD1L902 );


--BB1L453 is std_2s60:inst|sdram:the_sdram|m_data[26]~SLOAD_MUX at LCCOMB_X59_Y1_N24
BB1L453 = QD1L802 & BB1L933 & ( BB1_active_data[26] ) # !QD1L802 & BB1L933 & ( BB1_active_data[26] ) # QD1L802 & !BB1L933;


--BB1L253 is std_2s60:inst|sdram:the_sdram|m_data[25]~SLOAD_MUX at LCCOMB_X59_Y1_N18
BB1L253 = BB1_active_data[25] & BB1L933 # BB1_active_data[25] & !BB1L933 & ( QD1L702 ) # !BB1_active_data[25] & !BB1L933 & ( QD1L702 );


--BB1L053 is std_2s60:inst|sdram:the_sdram|m_data[24]~SLOAD_MUX at LCCOMB_X59_Y1_N10
BB1L053 = BB1_active_data[24] & BB1L933 # BB1_active_data[24] & !BB1L933 & ( QD1L602 ) # !BB1_active_data[24] & !BB1L933 & ( QD1L602 );


--BB1L843 is std_2s60:inst|sdram:the_sdram|m_data[23]~SLOAD_MUX at LCCOMB_X61_Y1_N14
BB1L843 = QD1L502 & BB1L933 & ( BB1_active_data[23] ) # !QD1L502 & BB1L933 & ( BB1_active_data[23] ) # QD1L502 & !BB1L933;


--BB1L643 is std_2s60:inst|sdram:the_sdram|m_data[22]~SLOAD_MUX at LCCOMB_X64_Y1_N30
BB1L643 = QD1L402 & BB1L933 & ( BB1_active_data[22] ) # !QD1L402 & BB1L933 & ( BB1_active_data[22] ) # QD1L402 & !BB1L933;


--BB1L443 is std_2s60:inst|sdram:the_sdram|m_data[21]~SLOAD_MUX at LCCOMB_X64_Y1_N24
BB1L443 = QD1L302 & BB1L933 & ( BB1_active_data[21] ) # !QD1L302 & BB1L933 & ( BB1_active_data[21] ) # QD1L302 & !BB1L933;


--BB1L243 is std_2s60:inst|sdram:the_sdram|m_data[20]~SLOAD_MUX at LCCOMB_X64_Y1_N8
BB1L243 = QD1L202 & BB1L933 & ( BB1_active_data[20] ) # !QD1L202 & BB1L933 & ( BB1_active_data[20] ) # QD1L202 & !BB1L933;


--BB1L043 is std_2s60:inst|sdram:the_sdram|m_data[19]~SLOAD_MUX at LCCOMB_X65_Y1_N22
BB1L043 = BB1_active_data[19] & BB1L933 # BB1_active_data[19] & !BB1L933 & ( QD1L102 ) # !BB1_active_data[19] & !BB1L933 & ( QD1L102 );


--BB1L733 is std_2s60:inst|sdram:the_sdram|m_data[18]~SLOAD_MUX at LCCOMB_X64_Y1_N20
BB1L733 = BB1L933 & ( BB1_active_data[18] ) # !BB1L933 & ( QD1L002 );


--BB1L533 is std_2s60:inst|sdram:the_sdram|m_data[17]~SLOAD_MUX at LCCOMB_X65_Y1_N26
BB1L533 = QD1L991 & BB1L933 & ( BB1_active_data[17] ) # !QD1L991 & BB1L933 & ( BB1_active_data[17] ) # QD1L991 & !BB1L933;


--BB1L333 is std_2s60:inst|sdram:the_sdram|m_data[16]~SLOAD_MUX at LCCOMB_X65_Y1_N10
BB1L333 = QD1L891 & BB1L933 & ( BB1_active_data[16] ) # !QD1L891 & BB1L933 & ( BB1_active_data[16] ) # QD1L891 & !BB1L933;


--BB1L133 is std_2s60:inst|sdram:the_sdram|m_data[15]~SLOAD_MUX at LCCOMB_X67_Y1_N12
BB1L133 = QD1L791 & BB1L933 & ( BB1_active_data[15] ) # !QD1L791 & BB1L933 & ( BB1_active_data[15] ) # QD1L791 & !BB1L933;


--BB1L923 is std_2s60:inst|sdram:the_sdram|m_data[14]~SLOAD_MUX at LCCOMB_X67_Y1_N16
BB1L923 = BB1_active_data[14] & BB1L933 # BB1_active_data[14] & !BB1L933 & ( QD1L691 ) # !BB1_active_data[14] & !BB1L933 & ( QD1L691 );


--BB1L723 is std_2s60:inst|sdram:the_sdram|m_data[13]~SLOAD_MUX at LCCOMB_X67_Y1_N26
BB1L723 = QD1L591 & BB1L933 & ( BB1_active_data[13] ) # !QD1L591 & BB1L933 & ( BB1_active_data[13] ) # QD1L591 & !BB1L933;


--BB1L523 is std_2s60:inst|sdram:the_sdram|m_data[12]~SLOAD_MUX at LCCOMB_X67_Y1_N20
BB1L523 = QD1L491 & BB1L933 & ( BB1_active_data[12] ) # !QD1L491 & BB1L933 & ( BB1_active_data[12] ) # QD1L491 & !BB1L933;


--BB1L323 is std_2s60:inst|sdram:the_sdram|m_data[11]~SLOAD_MUX at LCCOMB_X69_Y1_N24
BB1L323 = QD1L391 & BB1L933 & ( BB1_active_data[11] ) # !QD1L391 & BB1L933 & ( BB1_active_data[11] ) # QD1L391 & !BB1L933;


--BB1L123 is std_2s60:inst|sdram:the_sdram|m_data[10]~SLOAD_MUX at LCCOMB_X72_Y1_N12
BB1L123 = QD1L291 & BB1L933 & ( BB1_active_data[10] ) # !QD1L291 & BB1L933 & ( BB1_active_data[10] ) # QD1L291 & !BB1L933;


--BB1L913 is std_2s60:inst|sdram:the_sdram|m_data[9]~SLOAD_MUX at LCCOMB_X72_Y1_N0
BB1L913 = BB1_active_data[9] & BB1L933 # BB1_active_data[9] & !BB1L933 & ( QD1L191 ) # !BB1_active_data[9] & !BB1L933 & ( QD1L191 );


--BB1L713 is std_2s60:inst|sdram:the_sdram|m_data[8]~SLOAD_MUX at LCCOMB_X72_Y1_N10
BB1L713 = QD1L091 & BB1L933 & ( BB1_active_data[8] ) # !QD1L091 & BB1L933 & ( BB1_active_data[8] ) # QD1L091 & !BB1L933;


--BB1L513 is std_2s60:inst|sdram:the_sdram|m_data[7]~SLOAD_MUX at LCCOMB_X72_Y1_N18
BB1L513 = BB1L933 & ( BB1_active_data[7] ) # !BB1L933 & ( QD1L981 );


--BB1L313 is std_2s60:inst|sdram:the_sdram|m_data[6]~SLOAD_MUX at LCCOMB_X73_Y1_N16
BB1L313 = QD1L881 & BB1L933 & ( BB1_active_data[6] ) # !QD1L881 & BB1L933 & ( BB1_active_data[6] ) # QD1L881 & !BB1L933;


--BB1L113 is std_2s60:inst|sdram:the_sdram|m_data[5]~SLOAD_MUX at LCCOMB_X72_Y1_N24
BB1L113 = QD1L781 & BB1L933 & ( BB1_active_data[5] ) # !QD1L781 & BB1L933 & ( BB1_active_data[5] ) # QD1L781 & !BB1L933;


--BB1L903 is std_2s60:inst|sdram:the_sdram|m_data[4]~SLOAD_MUX at LCCOMB_X72_Y1_N20
BB1L903 = BB1L933 & ( BB1_active_data[4] ) # !BB1L933 & ( QD1L681 );


--BB1L703 is std_2s60:inst|sdram:the_sdram|m_data[3]~SLOAD_MUX at LCCOMB_X75_Y1_N10
BB1L703 = BB1L933 & QD1L581 & ( BB1_active_data[3] ) # !BB1L933 & QD1L581 # BB1L933 & !QD1L581 & ( BB1_active_data[3] );


--BB1L503 is std_2s60:inst|sdram:the_sdram|m_data[2]~SLOAD_MUX at LCCOMB_X76_Y1_N6
BB1L503 = QD1L481 & BB1L933 & ( BB1_active_data[2] ) # !QD1L481 & BB1L933 & ( BB1_active_data[2] ) # QD1L481 & !BB1L933;


--BB1L303 is std_2s60:inst|sdram:the_sdram|m_data[1]~SLOAD_MUX at LCCOMB_X76_Y1_N28
BB1L303 = BB1_active_data[1] & BB1L933 # BB1_active_data[1] & !BB1L933 & ( QD1L381 ) # !BB1_active_data[1] & !BB1L933 & ( QD1L381 );


--BB1L103 is std_2s60:inst|sdram:the_sdram|m_data[0]~SLOAD_MUX at LCCOMB_X76_Y1_N20
BB1L103 = BB1_active_data[0] & BB1L933 # BB1_active_data[0] & !BB1L933 & ( QD1L281 ) # !BB1_active_data[0] & !BB1L933 & ( QD1L281 );


--N1L872 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_select_n_to_the_ext_ram~2_DUP_COMB at LCCOMB_X28_Y15_N14
N1L872 = N1L43 & ( N1L002 ) # !N1L43 & ( N1L002 # N1L04 );


--H1L1391Q is std_2s60:inst|cpu:the_cpu|d_read~_DUP_REG at LCFF_X27_Y18_N23
H1L1391Q = AMPP_FUNCTION(VD1L2, H1L3391, E1L4);


--N1L782 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_or~1_DUP_COMB at LCCOMB_X28_Y15_N20
N1L782 = N1L872 # !N1L872 & ( N1L891 # N1L791 );


--H1L549Q is std_2s60:inst|cpu:the_cpu|M_alu_result[2]~_DUP_REG at LCFF_X32_Y22_N17
H1L549Q = AMPP_FUNCTION(VD1L2, H1L649, E1L4, H1_M_stall);


--QD1L671Q is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_DUP_REG at LCFF_X29_Y8_N15
QD1L671Q = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1_f_select, QD1L171,  ,  , VCC);


--BB1L862 is std_2s60:inst|sdram:the_sdram|m_addr[7]~191_DUP_COMB at LCCOMB_X71_Y1_N20
BB1L862 = BB1_m_state.000000010 & BB1L524 & ( !BB1L183 # BB1_f_pop & QD1L842 ) # !BB1_m_state.000000010 & BB1L524 & ( BB1_f_pop & QD1L842 & BB1L183 ) # BB1_m_state.000000010 & !BB1L524 & ( !BB1L183 );


--BB1L962 is std_2s60:inst|sdram:the_sdram|m_addr[7]~191_DUP_COMB_194 at LCCOMB_X69_Y1_N20
BB1L962 = BB1_m_state.000000010 & BB1L524 & ( !BB1L183 # QD1L842 & BB1_f_pop ) # !BB1_m_state.000000010 & BB1L524 & ( QD1L842 & BB1L183 & BB1_f_pop ) # BB1_m_state.000000010 & !BB1L524 & ( !BB1L183 );


--QD1L771Q is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_DUP_REG_16 at LCFF_X29_Y5_N21
QD1L771Q = DFFEAS(QD1L871, GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1_f_select,  ,  ,  ,  );


--QD1L432 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[51]~539_DUP_COMB at LCCOMB_X28_Y5_N22
QD1L432 = QD1_entry_0[51] & QD1_entry_1[51] # !QD1_entry_0[51] & QD1_entry_1[51] & ( QD1L771Q ) # QD1_entry_0[51] & !QD1_entry_1[51] & ( !QD1L771Q );


--H1L9001Q is std_2s60:inst|cpu:the_cpu|M_ctrl_mul_shift_rot~_DUP_REG at LCFF_X29_Y19_N19
H1L9001Q = AMPP_FUNCTION(VD1L2, H1_E_ctrl_mul_shift_rot, E1L4, GND, H1_M_stall);


--H1L0981Q is std_2s60:inst|cpu:the_cpu|av_ld_or_div_done~_DUP_REG at LCFF_X29_Y19_N7
H1L0981Q = AMPP_FUNCTION(VD1L2, H1L1981, E1L4);


--H1L7621 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[5]~295_DUP_COMB at LCCOMB_X28_Y26_N18
H1L7621 = AMPP_FUNCTION(!H1_M_alu_result[5], !H1_av_ld_data_aligned_or_div[5], !H1_M_mul_shift_rot_result[5], !H1L0981Q, !H1L9001Q);


--N1L561 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[17]~47_DUP_COMB at LCCOMB_X6_Y1_N10
N1L561 = !N1L891 & N1L43 # !N1L891 & !N1L43 & ( !N1L04 # N1L791 );


--N1L661 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[17]~47_DUP_COMB_56 at LCCOMB_X5_Y1_N16
N1L661 = !N1L891 & N1L791 # !N1L891 & !N1L791 & ( !N1L04 # N1L43 );


--N1L761 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[17]~47_DUP_COMB_58 at LCCOMB_X14_Y1_N0
N1L761 = !N1L891 & N1L791 # !N1L891 & !N1L791 & ( !N1L04 # N1L43 );


--H1L7391Q is std_2s60:inst|cpu:the_cpu|d_write~_DUP_REG at LCFF_X28_Y18_N21
H1L7391Q = AMPP_FUNCTION(VD1L2, H1L8391, E1L4);


--H1L099Q is std_2s60:inst|cpu:the_cpu|M_alu_result[24]~_DUP_REG at LCFF_X28_Y18_N27
H1L099Q = AMPP_FUNCTION(VD1L2, H1L199, E1L4, H1L789, H1_M_stall);


--H1L389Q is std_2s60:inst|cpu:the_cpu|M_alu_result[21]~_DUP_REG at LCFF_X29_Y18_N9
H1L389Q = AMPP_FUNCTION(VD1L2, H1L489, E1L4, H1L789, H1_M_stall);


--QD1L971Q is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_DUP_REG_18 at LCFF_X29_Y5_N11
QD1L971Q = DFFEAS(QD1L081, GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1_f_select,  ,  ,  ,  );


--QD1L932 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[54]~531_DUP_COMB at LCCOMB_X28_Y5_N16
QD1L932 = QD1L971Q & ( QD1_entry_1[54] ) # !QD1L971Q & ( QD1_entry_0[54] );


--H1L949Q is std_2s60:inst|cpu:the_cpu|M_alu_result[3]~_DUP_REG at LCFF_X29_Y22_N7
H1L949Q = AMPP_FUNCTION(VD1L2, H1L059, E1L4, H1_M_stall);


--QD1L181Q is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_DUP_REG_20 at LCFF_X28_Y10_N23
QD1L181Q = DFFEAS( , GLOBAL(VD1L2), !GLOBAL(E1L4),  , BB1_f_select, QD1L171,  ,  , VCC);


--H1L359Q is std_2s60:inst|cpu:the_cpu|M_alu_result[4]~_DUP_REG at LCFF_X33_Y22_N3
H1L359Q = AMPP_FUNCTION(VD1L2, H1L459, E1L4, H1_M_stall);


--H1L4621 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[4]~294_DUP_COMB at LCCOMB_X33_Y22_N0
H1L4621 = AMPP_FUNCTION(!H1L359Q, !H1_M_ctrl_mul_shift_rot, !H1_M_mul_shift_rot_result[4], !H1_av_ld_or_div_done, !H1_av_ld_data_aligned_or_div[4]);


--N1L882 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_or~1_DUP_COMB_20 at LCCOMB_X25_Y15_N12
N1L882 = N1L872 # !N1L872 & ( N1L791 # N1L891 );


--N1L102 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[2]~_DUP_COMB at LCCOMB_X27_Y18_N24
N1L102 = N1L01 # !N1L01 & ( N1L72 );


--N1L861 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[17]~47_DUP_COMB_60 at LCCOMB_X26_Y18_N28
N1L861 = N1L43 & !N1L891 # !N1L43 & !N1L891 & ( !N1L04 # N1L791 );


--H1L869Q is std_2s60:inst|cpu:the_cpu|M_alu_result[16]~_DUP_REG at LCFF_X27_Y18_N9
H1L869Q = AMPP_FUNCTION(VD1L2, H1L123, E1L4, H1L789, GND, H1_M_stall);


--H1L179Q is std_2s60:inst|cpu:the_cpu|M_alu_result[17]~_DUP_REG at LCFF_X26_Y18_N21
H1L179Q = AMPP_FUNCTION(VD1L2, H1L279, E1L4, H1L789, H1_M_stall);


--H1L679Q is std_2s60:inst|cpu:the_cpu|M_alu_result[19]~_DUP_REG at LCFF_X27_Y18_N1
H1L679Q = AMPP_FUNCTION(VD1L2, H1L723, E1L4, H1L789, GND, H1_M_stall);


--QD1L542 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[58]~538_DUP_COMB at LCCOMB_X27_Y5_N18
QD1L542 = QD1_rd_address & QD1_entry_0[58] & ( QD1_entry_1[58] ) # !QD1_rd_address & QD1_entry_0[58] # QD1_rd_address & !QD1_entry_0[58] & ( QD1_entry_1[58] );


--H1L2391Q is std_2s60:inst|cpu:the_cpu|d_read~_DUP_REG_63 at LCFF_X28_Y17_N5
H1L2391Q = AMPP_FUNCTION(VD1L2, H1_d_read_nxt, E1L4, GND);


--H1L089Q is std_2s60:inst|cpu:the_cpu|M_alu_result[20]~_DUP_REG at LCFF_X27_Y18_N5
H1L089Q = AMPP_FUNCTION(VD1L2, H1L923, E1L4, H1L789, GND, H1_M_stall);


--N1L961 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[17]~47_DUP_COMB_68 at LCCOMB_X23_Y1_N30
N1L961 = N1L43 & N1L791 & ( !N1L891 ) # !N1L43 & N1L791 & ( !N1L891 ) # N1L43 & !N1L791 & ( !N1L891 ) # !N1L43 & !N1L791 & ( !N1L04 & !N1L891 );


--H1L8521 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[2]~290_DUP_COMB at LCCOMB_X32_Y22_N10
H1L8521 = AMPP_FUNCTION(!H1_av_ld_data_aligned_or_div[2], !H1_M_mul_shift_rot_result[2], !H1L549Q, !H1_av_ld_or_div_done, !H1_M_ctrl_mul_shift_rot);


--BB1L624 is std_2s60:inst|sdram:the_sdram|pending~2_DUP_COMB at LCCOMB_X28_Y5_N12
BB1L624 = BB1L824 & BB1L234 & ( BB1L924 & BB1L134 & BB1L034 );


--H1L1621 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[3]~293_DUP_COMB at LCCOMB_X30_Y25_N10
H1L1621 = AMPP_FUNCTION(!H1L949Q, !H1_M_mul_shift_rot_result[3], !H1_av_ld_data_aligned_or_div[3], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--AD1L501 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~feeder at LCCOMB_X20_Y13_N28
AD1L501 = AMPP_FUNCTION(!altera_internal_jtag);


--BB1L511 is std_2s60:inst|sdram:the_sdram|active_addr[18]~feeder at LCCOMB_X29_Y5_N2
BB1L511 = QD1L832;


--BB1L982 is std_2s60:inst|sdram:the_sdram|m_cmd[1]~_Duplicate_1feeder at LCCOMB_X67_Y1_N30
BB1L982 = BB1L2;


--H1L0121 is std_2s60:inst|cpu:the_cpu|M_st_data[10]~feeder at LCCOMB_X24_Y23_N16
H1L0121 = AMPP_FUNCTION(!H1L097);


--H1L6221 is std_2s60:inst|cpu:the_cpu|M_st_data[18]~feeder at LCCOMB_X25_Y23_N26
H1L6221 = AMPP_FUNCTION(!H1L097);


--H1L8021 is std_2s60:inst|cpu:the_cpu|M_st_data[9]~feeder at LCCOMB_X24_Y23_N28
H1L8021 = AMPP_FUNCTION(!H1L987);


--H1L4221 is std_2s60:inst|cpu:the_cpu|M_st_data[17]~feeder at LCCOMB_X24_Y24_N20
H1L4221 = AMPP_FUNCTION(!H1L987);


--H1L2221 is std_2s60:inst|cpu:the_cpu|M_st_data[16]~feeder at LCCOMB_X24_Y24_N28
H1L2221 = AMPP_FUNCTION(!H1L887);


--H1L6021 is std_2s60:inst|cpu:the_cpu|M_st_data[8]~feeder at LCCOMB_X25_Y26_N20
H1L6021 = AMPP_FUNCTION(!H1L887);


--H1L649 is std_2s60:inst|cpu:the_cpu|M_alu_result[2]~_DUP_REGfeeder at LCCOMB_X32_Y22_N16
H1L649 = AMPP_FUNCTION(!H1L682);


--H1L8031 is std_2s60:inst|cpu:the_cpu|W_wr_data[3]~feeder at LCCOMB_X30_Y25_N8
H1L8031 = AMPP_FUNCTION(!H1L0621);


--H1L2121 is std_2s60:inst|cpu:the_cpu|M_st_data[11]~feeder at LCCOMB_X26_Y26_N0
H1L2121 = AMPP_FUNCTION(!H1L197);


--H1L8221 is std_2s60:inst|cpu:the_cpu|M_st_data[19]~feeder at LCCOMB_X25_Y23_N10
H1L8221 = AMPP_FUNCTION(!H1L197);


--H1L059 is std_2s60:inst|cpu:the_cpu|M_alu_result[3]~_DUP_REGfeeder at LCCOMB_X29_Y22_N6
H1L059 = AMPP_FUNCTION(!H1L982);


--PC1L22 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir_out[1]~reg0feeder at LCCOMB_X32_Y15_N10
PC1L22 = AMPP_FUNCTION(!H1_hbreak_enabled);


--H1L7501 is std_2s60:inst|cpu:the_cpu|M_iw[14]~feeder at LCCOMB_X25_Y24_N18
H1L7501 = AMPP_FUNCTION(!H1_E_iw[14]);


--H1L3501 is std_2s60:inst|cpu:the_cpu|M_iw[11]~feeder at LCCOMB_X28_Y21_N14
H1L3501 = AMPP_FUNCTION(!H1_E_iw[11]);


--H1L3391 is std_2s60:inst|cpu:the_cpu|d_read~_DUP_REGfeeder at LCCOMB_X27_Y18_N22
H1L3391 = AMPP_FUNCTION(!H1_d_read_nxt);


--H1L0131 is std_2s60:inst|cpu:the_cpu|W_wr_data[4]~feeder at LCCOMB_X30_Y25_N22
H1L0131 = AMPP_FUNCTION(!H1L3621);


--H1L4121 is std_2s60:inst|cpu:the_cpu|M_st_data[12]~feeder at LCCOMB_X26_Y26_N26
H1L4121 = AMPP_FUNCTION(!H1L297);


--H1L0321 is std_2s60:inst|cpu:the_cpu|M_st_data[20]~feeder at LCCOMB_X25_Y23_N20
H1L0321 = AMPP_FUNCTION(!H1L297);


--H1L459 is std_2s60:inst|cpu:the_cpu|M_alu_result[4]~_DUP_REGfeeder at LCCOMB_X33_Y22_N2
H1L459 = AMPP_FUNCTION(!H1L692);


--H1L6121 is std_2s60:inst|cpu:the_cpu|M_st_data[13]~feeder at LCCOMB_X26_Y26_N10
H1L6121 = AMPP_FUNCTION(!H1L397);


--H1L2321 is std_2s60:inst|cpu:the_cpu|M_st_data[21]~feeder at LCCOMB_X25_Y23_N0
H1L2321 = AMPP_FUNCTION(!H1L397);


--H1L8391 is std_2s60:inst|cpu:the_cpu|d_write~_DUP_REGfeeder at LCCOMB_X28_Y18_N20
H1L8391 = AMPP_FUNCTION(!H1_d_write_nxt);


--H1L4321 is std_2s60:inst|cpu:the_cpu|M_st_data[22]~feeder at LCCOMB_X25_Y23_N14
H1L4321 = AMPP_FUNCTION(!H1L497);


--H1L8121 is std_2s60:inst|cpu:the_cpu|M_st_data[14]~feeder at LCCOMB_X26_Y26_N14
H1L8121 = AMPP_FUNCTION(!H1L497);


--H1L6321 is std_2s60:inst|cpu:the_cpu|M_st_data[23]~feeder at LCCOMB_X25_Y23_N6
H1L6321 = AMPP_FUNCTION(!H1L597);


--H1L0221 is std_2s60:inst|cpu:the_cpu|M_st_data[15]~feeder at LCCOMB_X26_Y26_N16
H1L0221 = AMPP_FUNCTION(!H1L597);


--H1L0231 is std_2s60:inst|cpu:the_cpu|W_wr_data[13]~feeder at LCCOMB_X26_Y26_N4
H1L0231 = AMPP_FUNCTION(!H1L6721);


--H1L279 is std_2s60:inst|cpu:the_cpu|M_alu_result[17]~_DUP_REGfeeder at LCCOMB_X26_Y18_N20
H1L279 = AMPP_FUNCTION(!H1L323);


--H1L779 is std_2s60:inst|cpu:the_cpu|M_alu_result[19]~feeder at LCCOMB_X29_Y18_N20
H1L779 = AMPP_FUNCTION(!H1L723);


--H1L199 is std_2s60:inst|cpu:the_cpu|M_alu_result[24]~_DUP_REGfeeder at LCCOMB_X28_Y18_N26
H1L199 = AMPP_FUNCTION(!H1L733);


--H1L489 is std_2s60:inst|cpu:the_cpu|M_alu_result[21]~_DUP_REGfeeder at LCCOMB_X29_Y18_N8
H1L489 = AMPP_FUNCTION(!H1L133);


--P1L952 is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[15]~feeder at LCCOMB_X23_Y30_N2
P1L952 = H1_M_st_data[15];


--QD1L211 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[15]~feeder at LCCOMB_X30_Y4_N18
QD1L211 = H1_M_st_data[15];


--QD1L23 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[15]~feeder at LCCOMB_X30_Y4_N8
QD1L23 = H1_M_st_data[15];


--QD1L011 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[14]~feeder at LCCOMB_X33_Y5_N18
QD1L011 = H1_M_st_data[14];


--QD1L03 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[14]~feeder at LCCOMB_X33_Y5_N22
QD1L03 = H1_M_st_data[14];


--DB1L92 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[14]~feeder at LCCOMB_X26_Y19_N26
DB1L92 = H1_M_st_data[14];


--DB1L72 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[13]~feeder at LCCOMB_X26_Y26_N8
DB1L72 = H1_M_st_data[13];


--P1L552 is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[12]~feeder at LCCOMB_X23_Y30_N4
P1L552 = H1_M_st_data[12];


--QD1L72 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[12]~feeder at LCCOMB_X36_Y9_N10
QD1L72 = H1_M_st_data[12];


--QD1L601 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[11]~feeder at LCCOMB_X48_Y4_N8
QD1L601 = H1_M_st_data[11];


--QD1L52 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[11]~feeder at LCCOMB_X48_Y4_N0
QD1L52 = H1_M_st_data[11];


--P1L352 is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[11]~feeder at LCCOMB_X24_Y30_N4
P1L352 = H1_M_st_data[11];


--DB1L32 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[10]~feeder at LCCOMB_X46_Y29_N2
DB1L32 = H1_M_st_data[10];


--QD1L401 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[10]~feeder at LCCOMB_X44_Y4_N12
QD1L401 = H1_M_st_data[10];


--QD1L32 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[10]~feeder at LCCOMB_X44_Y4_N24
QD1L32 = H1_M_st_data[10];


--DB1L02 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[8]~feeder at LCCOMB_X46_Y29_N18
DB1L02 = H1_M_st_data[8];


--FB1L142 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[7]~feeder at LCCOMB_X23_Y29_N10
FB1L142 = H1_M_st_data[7];


--V1L71 is std_2s60:inst|led_pio:the_led_pio|data_out[7]~feeder at LCCOMB_X48_Y46_N22
V1L71 = H1_M_st_data[7];


--DB1L81 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[7]~feeder at LCCOMB_X48_Y46_N12
DB1L81 = H1_M_st_data[7];


--P1L742 is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[6]~feeder at LCCOMB_X24_Y30_N6
P1L742 = H1_M_st_data[6];


--QD1L81 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[6]~feeder at LCCOMB_X46_Y4_N30
QD1L81 = H1_M_st_data[6];


--QD1L99 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[6]~feeder at LCCOMB_X46_Y4_N4
QD1L99 = H1_M_st_data[6];


--P1L542 is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[5]~feeder at LCCOMB_X23_Y30_N22
P1L542 = H1_M_st_data[5];


--DB1L51 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[5]~feeder at LCCOMB_X48_Y46_N4
DB1L51 = H1_M_st_data[5];


--V1L41 is std_2s60:inst|led_pio:the_led_pio|data_out[5]~feeder at LCCOMB_X48_Y46_N26
V1L41 = H1_M_st_data[5];


--QD1L61 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[5]~feeder at LCCOMB_X49_Y13_N16
QD1L61 = H1_M_st_data[5];


--V1L21 is std_2s60:inst|led_pio:the_led_pio|data_out[4]~feeder at LCCOMB_X48_Y46_N14
V1L21 = H1_M_st_data[4];


--DB1L31 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[4]~feeder at LCCOMB_X48_Y46_N18
DB1L31 = H1_M_st_data[4];


--QD1L41 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[4]~feeder at LCCOMB_X48_Y4_N28
QD1L41 = H1_M_st_data[4];


--QD1L69 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[4]~feeder at LCCOMB_X46_Y4_N0
QD1L69 = H1_M_st_data[4];


--F1L82 is std_2s60:inst|button_pio:the_button_pio|irq_mask[3]~feeder at LCCOMB_X23_Y22_N26
F1L82 = H1_M_st_data[3];


--QD1L21 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[3]~feeder at LCCOMB_X46_Y9_N24
QD1L21 = H1_M_st_data[3];


--DB1L11 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[3]~feeder at LCCOMB_X48_Y46_N28
DB1L11 = H1_M_st_data[3];


--V1L01 is std_2s60:inst|led_pio:the_led_pio|data_out[3]~feeder at LCCOMB_X48_Y46_N24
V1L01 = H1_M_st_data[3];


--DB1L9 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[2]~feeder at LCCOMB_X48_Y46_N2
DB1L9 = H1_M_st_data[2];


--DB1L7 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[1]~feeder at LCCOMB_X48_Y46_N8
DB1L7 = H1_M_st_data[1];


--V1L7 is std_2s60:inst|led_pio:the_led_pio|data_out[1]~feeder at LCCOMB_X48_Y46_N6
V1L7 = H1_M_st_data[1];


--V1L5 is std_2s60:inst|led_pio:the_led_pio|data_out[0]~feeder at LCCOMB_X48_Y46_N10
V1L5 = H1_M_st_data[0];


--DB1L5 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[0]~feeder at LCCOMB_X26_Y19_N18
DB1L5 = H1_M_st_data[0];


--Z1L4 is std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|data_dir~feeder at LCCOMB_X26_Y19_N16
Z1L4 = H1_M_st_data[0];


--QD1L8 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[0]~feeder at LCCOMB_X51_Y4_N28
QD1L8 = H1_M_st_data[0];


--QD1L19 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[0]~feeder at LCCOMB_X51_Y4_N4
QD1L19 = H1_M_st_data[0];


--H1L755 is std_2s60:inst|cpu:the_cpu|E_pc[22]~feeder at LCCOMB_X30_Y19_N2
H1L755 = AMPP_FUNCTION(!H1_D_pc[22]);


--H1L945 is std_2s60:inst|cpu:the_cpu|E_pc[18]~feeder at LCCOMB_X34_Y18_N18
H1L945 = AMPP_FUNCTION(!H1_D_pc[18]);


--H1L355 is std_2s60:inst|cpu:the_cpu|E_pc[20]~feeder at LCCOMB_X32_Y17_N4
H1L355 = AMPP_FUNCTION(!H1_D_pc[20]);


--H1L155 is std_2s60:inst|cpu:the_cpu|E_pc[19]~feeder at LCCOMB_X32_Y17_N10
H1L155 = AMPP_FUNCTION(!H1_D_pc[19]);


--H1L555 is std_2s60:inst|cpu:the_cpu|E_pc[21]~feeder at LCCOMB_X32_Y16_N2
H1L555 = AMPP_FUNCTION(!H1_D_pc[21]);


--H1L345 is std_2s60:inst|cpu:the_cpu|E_pc[15]~feeder at LCCOMB_X34_Y18_N16
H1L345 = AMPP_FUNCTION(!H1_D_pc[15]);


--H1L145 is std_2s60:inst|cpu:the_cpu|E_pc[14]~feeder at LCCOMB_X30_Y20_N2
H1L145 = AMPP_FUNCTION(!H1_D_pc[14]);


--H1L745 is std_2s60:inst|cpu:the_cpu|E_pc[17]~feeder at LCCOMB_X33_Y20_N20
H1L745 = AMPP_FUNCTION(!H1_D_pc[17]);


--H1L545 is std_2s60:inst|cpu:the_cpu|E_pc[16]~feeder at LCCOMB_X34_Y19_N2
H1L545 = AMPP_FUNCTION(!H1_D_pc[16]);


--QD1L961 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[58]~feeder at LCCOMB_X27_Y5_N26
QD1L961 = CB1_sdram_s1_in_a_write_cycle;


--QD1L08 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[52]~feeder at LCCOMB_X29_Y8_N28
QD1L08 = CB1L16;


--QD1L461 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[55]~feeder at LCCOMB_X27_Y8_N2
QD1L461 = CB1L46;


--QD1L58 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[56]~feeder at LCCOMB_X27_Y9_N14
QD1L58 = CB1L56;


--BB1L901 is std_2s60:inst|sdram:the_sdram|active_addr[13]~feeder at LCCOMB_X27_Y5_N28
BB1L901 = QD1L132;


--QD1L751 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[49]~feeder at LCCOMB_X27_Y5_N12
QD1L751 = CB1L85;


--H1L344 is std_2s60:inst|cpu:the_cpu|E_iw[1]~feeder at LCCOMB_X27_Y21_N0
H1L344 = AMPP_FUNCTION(!H1_D_iw[1]);


--H1L644 is std_2s60:inst|cpu:the_cpu|E_iw[3]~feeder at LCCOMB_X26_Y26_N20
H1L644 = AMPP_FUNCTION(!H1_D_iw[3]);


--H1L807 is std_2s60:inst|cpu:the_cpu|E_src2_imm[26]~feeder at LCCOMB_X26_Y24_N18
H1L807 = AMPP_FUNCTION(!H1_D_iw[16]);


--H1L407 is std_2s60:inst|cpu:the_cpu|E_src2_imm[24]~feeder at LCCOMB_X26_Y24_N14
H1L407 = AMPP_FUNCTION(!H1_D_iw[14]);


--H1L607 is std_2s60:inst|cpu:the_cpu|E_src2_imm[25]~feeder at LCCOMB_X26_Y24_N4
H1L607 = AMPP_FUNCTION(!H1_D_iw[15]);


--H1L654 is std_2s60:inst|cpu:the_cpu|E_iw[11]~feeder at LCCOMB_X30_Y23_N4
H1L654 = AMPP_FUNCTION(!H1_D_iw[11]);


--H1L796 is std_2s60:inst|cpu:the_cpu|E_src2_imm[21]~feeder at LCCOMB_X26_Y24_N24
H1L796 = AMPP_FUNCTION(!H1_D_iw[11]);


--H1L207 is std_2s60:inst|cpu:the_cpu|E_src2_imm[23]~feeder at LCCOMB_X26_Y24_N8
H1L207 = AMPP_FUNCTION(!H1_D_iw[13]);


--H1L996 is std_2s60:inst|cpu:the_cpu|E_src2_imm[22]~feeder at LCCOMB_X26_Y24_N30
H1L996 = AMPP_FUNCTION(!H1_D_iw[12]);


--H1L874 is std_2s60:inst|cpu:the_cpu|E_iw[25]~feeder at LCCOMB_X33_Y25_N2
H1L874 = AMPP_FUNCTION(!H1_D_iw[25]);


--H1L274 is std_2s60:inst|cpu:the_cpu|E_iw[22]~feeder at LCCOMB_X32_Y24_N6
H1L274 = AMPP_FUNCTION(!H1_D_iw[22]);


--H1L084 is std_2s60:inst|cpu:the_cpu|E_iw[26]~feeder at LCCOMB_X33_Y25_N28
H1L084 = AMPP_FUNCTION(!H1_D_iw[26]);


--H1L674 is std_2s60:inst|cpu:the_cpu|E_iw[24]~feeder at LCCOMB_X33_Y24_N12
H1L674 = AMPP_FUNCTION(!H1_D_iw[24]);


--H1L474 is std_2s60:inst|cpu:the_cpu|E_iw[23]~feeder at LCCOMB_X28_Y20_N14
H1L474 = AMPP_FUNCTION(!H1_D_iw[23]);


--H1L1981 is std_2s60:inst|cpu:the_cpu|av_ld_or_div_done~_DUP_REGfeeder at LCCOMB_X29_Y19_N6
H1L1981 = AMPP_FUNCTION(!H1_av_ld_aligning_data);


--H1L384 is std_2s60:inst|cpu:the_cpu|E_iw[28]~feeder at LCCOMB_X33_Y22_N20
H1L384 = AMPP_FUNCTION(!H1_D_iw[28]);


--H1L196 is std_2s60:inst|cpu:the_cpu|E_src2_imm[18]~feeder at LCCOMB_X26_Y21_N18
H1L196 = AMPP_FUNCTION(!H1_D_iw[8]);


--H1L457 is std_2s60:inst|cpu:the_cpu|E_src2_prelim[1]~feeder at LCCOMB_X26_Y26_N18
H1L457 = AMPP_FUNCTION(!H1L242);


--H1L986 is std_2s60:inst|cpu:the_cpu|E_src2_imm[17]~feeder at LCCOMB_X26_Y24_N2
H1L986 = AMPP_FUNCTION(!H1_D_iw[7]);


--H1L786 is std_2s60:inst|cpu:the_cpu|E_src2_imm[16]~feeder at LCCOMB_X26_Y24_N0
H1L786 = AMPP_FUNCTION(!H1_D_iw[6]);


--H1L504 is std_2s60:inst|cpu:the_cpu|E_extra_pc[0]~feeder at LCCOMB_X34_Y19_N10
H1L504 = AMPP_FUNCTION(!H1_D_br_taken_waddr_partial[0]);


--H1L263 is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[2]~feeder at LCCOMB_X23_Y23_N18
H1L263 = AMPP_FUNCTION(!H1_M_ienable_reg[2]);


--H1L396 is std_2s60:inst|cpu:the_cpu|E_src2_imm[19]~feeder at LCCOMB_X26_Y24_N28
H1L396 = AMPP_FUNCTION(!H1_D_iw[9]);


--H1L354 is std_2s60:inst|cpu:the_cpu|E_iw[9]~feeder at LCCOMB_X32_Y25_N4
H1L354 = AMPP_FUNCTION(!H1_D_iw[9]);


--H1L704 is std_2s60:inst|cpu:the_cpu|E_extra_pc[1]~feeder at LCCOMB_X34_Y19_N22
H1L704 = AMPP_FUNCTION(!H1_D_br_taken_waddr_partial[1]);


--H1L463 is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[3]~feeder at LCCOMB_X23_Y24_N10
H1L463 = AMPP_FUNCTION(!H1_M_ienable_reg[3]);


--H1L596 is std_2s60:inst|cpu:the_cpu|E_src2_imm[20]~feeder at LCCOMB_X26_Y24_N22
H1L596 = AMPP_FUNCTION(!H1_D_iw[10]);


--H1L904 is std_2s60:inst|cpu:the_cpu|E_extra_pc[2]~feeder at LCCOMB_X34_Y19_N24
H1L904 = AMPP_FUNCTION(!H1_D_br_taken_waddr_partial[2]);


--H1L663 is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[4]~feeder at LCCOMB_X21_Y19_N10
H1L663 = AMPP_FUNCTION(!H1_M_ienable_reg[4]);


--H1L957 is std_2s60:inst|cpu:the_cpu|E_src2_prelim[5]~feeder at LCCOMB_X28_Y26_N16
H1L957 = AMPP_FUNCTION(!H1L642);


--H1L114 is std_2s60:inst|cpu:the_cpu|E_extra_pc[3]~feeder at LCCOMB_X32_Y20_N22
H1L114 = AMPP_FUNCTION(!H1_D_br_taken_waddr_partial[3]);


--H1L8381 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[6]~feeder at LCCOMB_X27_Y22_N28
H1L8381 = AMPP_FUNCTION(!H1L8281);


--H1L314 is std_2s60:inst|cpu:the_cpu|E_extra_pc[4]~feeder at LCCOMB_X32_Y21_N18
H1L314 = AMPP_FUNCTION(!H1_D_br_taken_waddr_partial[4]);


--H1L863 is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[6]~feeder at LCCOMB_X21_Y19_N22
H1L863 = AMPP_FUNCTION(!H1_M_ienable_reg[6]);


--H1L514 is std_2s60:inst|cpu:the_cpu|E_extra_pc[5]~feeder at LCCOMB_X34_Y19_N16
H1L514 = AMPP_FUNCTION(!H1_D_br_taken_waddr_partial[5]);


--H1L017 is std_2s60:inst|cpu:the_cpu|E_src2_imm[27]~feeder at LCCOMB_X26_Y24_N26
H1L017 = AMPP_FUNCTION(!H1_D_iw[17]);


--H1L364 is std_2s60:inst|cpu:the_cpu|E_iw[17]~feeder at LCCOMB_X33_Y21_N0
H1L364 = AMPP_FUNCTION(!H1_D_iw[17]);


--H1L1801 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[10]~feeder at LCCOMB_X29_Y22_N20
H1L1801 = AMPP_FUNCTION(!H1L7111);


--H1L324 is std_2s60:inst|cpu:the_cpu|E_extra_pc[9]~feeder at LCCOMB_X34_Y19_N28
H1L324 = AMPP_FUNCTION(!H1_D_br_taken_waddr_partial[9]);


--H1L914 is std_2s60:inst|cpu:the_cpu|E_extra_pc[7]~feeder at LCCOMB_X32_Y21_N28
H1L914 = AMPP_FUNCTION(!H1_D_br_taken_waddr_partial[7]);


--H1L124 is std_2s60:inst|cpu:the_cpu|E_extra_pc[8]~feeder at LCCOMB_X32_Y20_N26
H1L124 = AMPP_FUNCTION(!H1_D_br_taken_waddr_partial[8]);


--H1L714 is std_2s60:inst|cpu:the_cpu|E_extra_pc[6]~feeder at LCCOMB_X32_Y20_N24
H1L714 = AMPP_FUNCTION(!H1_D_br_taken_waddr_partial[6]);


--H1L7801 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[15]~feeder at LCCOMB_X27_Y24_N4
H1L7801 = AMPP_FUNCTION(!H1L2211);


--H1L177 is std_2s60:inst|cpu:the_cpu|E_src2_prelim[15]~feeder at LCCOMB_X27_Y24_N2
H1L177 = AMPP_FUNCTION(!H1L652);


--H1L964 is std_2s60:inst|cpu:the_cpu|E_iw[20]~feeder at LCCOMB_X33_Y20_N4
H1L964 = AMPP_FUNCTION(!H1_D_iw[20]);


--H1L617 is std_2s60:inst|cpu:the_cpu|E_src2_imm[30]~feeder at LCCOMB_X26_Y24_N10
H1L617 = AMPP_FUNCTION(!H1_D_iw[20]);


--H1L867 is std_2s60:inst|cpu:the_cpu|E_src2_prelim[13]~feeder at LCCOMB_X29_Y22_N14
H1L867 = AMPP_FUNCTION(!H1L452);


--H1L764 is std_2s60:inst|cpu:the_cpu|E_iw[19]~feeder at LCCOMB_X33_Y22_N16
H1L764 = AMPP_FUNCTION(!H1_D_iw[19]);


--H1L417 is std_2s60:inst|cpu:the_cpu|E_src2_imm[29]~feeder at LCCOMB_X26_Y21_N4
H1L417 = AMPP_FUNCTION(!H1_D_iw[19]);


--H1L217 is std_2s60:inst|cpu:the_cpu|E_src2_imm[28]~feeder at LCCOMB_X26_Y21_N8
H1L217 = AMPP_FUNCTION(!H1_D_iw[18]);


--H1L564 is std_2s60:inst|cpu:the_cpu|E_iw[18]~feeder at LCCOMB_X33_Y18_N30
H1L564 = AMPP_FUNCTION(!H1_D_iw[18]);


--H1L5901 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[22]~feeder at LCCOMB_X28_Y20_N26
H1L5901 = AMPP_FUNCTION(!H1L9211);


--H1L8202 is std_2s60:inst|cpu:the_cpu|ic_fill_tag[3]~feeder at LCCOMB_X29_Y14_N4
H1L8202 = AMPP_FUNCTION(!H1_D_pc[13]);


--H1L935 is std_2s60:inst|cpu:the_cpu|E_pc[13]~feeder at LCCOMB_X33_Y19_N0
H1L935 = AMPP_FUNCTION(!H1_D_pc[13]);


--H1L735 is std_2s60:inst|cpu:the_cpu|E_pc[12]~feeder at LCCOMB_X33_Y19_N2
H1L735 = AMPP_FUNCTION(!H1_D_pc[12]);


--H1L435 is std_2s60:inst|cpu:the_cpu|E_pc[10]~feeder at LCCOMB_X33_Y20_N22
H1L435 = AMPP_FUNCTION(!H1_D_pc[10]);


--H1L4202 is std_2s60:inst|cpu:the_cpu|ic_fill_tag[0]~feeder at LCCOMB_X29_Y14_N2
H1L4202 = AMPP_FUNCTION(!H1_D_pc[10]);


--H1L235 is std_2s60:inst|cpu:the_cpu|E_pc[9]~feeder at LCCOMB_X32_Y21_N20
H1L235 = AMPP_FUNCTION(!H1_D_pc[9]);


--H1L1202 is std_2s60:inst|cpu:the_cpu|ic_fill_line[6]~feeder at LCCOMB_X29_Y14_N12
H1L1202 = AMPP_FUNCTION(!H1_D_pc[9]);


--H1L035 is std_2s60:inst|cpu:the_cpu|E_pc[8]~feeder at LCCOMB_X32_Y22_N14
H1L035 = AMPP_FUNCTION(!H1_D_pc[8]);


--H1L825 is std_2s60:inst|cpu:the_cpu|E_pc[7]~feeder at LCCOMB_X32_Y21_N10
H1L825 = AMPP_FUNCTION(!H1_D_pc[7]);


--H1L625 is std_2s60:inst|cpu:the_cpu|E_pc[6]~feeder at LCCOMB_X30_Y21_N20
H1L625 = AMPP_FUNCTION(!H1_D_pc[6]);


--H1L425 is std_2s60:inst|cpu:the_cpu|E_pc[5]~feeder at LCCOMB_X30_Y19_N0
H1L425 = AMPP_FUNCTION(!H1_D_pc[5]);


--H1L125 is std_2s60:inst|cpu:the_cpu|E_pc[3]~feeder at LCCOMB_X30_Y20_N16
H1L125 = AMPP_FUNCTION(!H1_D_pc[3]);


--H1L915 is std_2s60:inst|cpu:the_cpu|E_pc[2]~feeder at LCCOMB_X29_Y19_N22
H1L915 = AMPP_FUNCTION(!H1_D_pc[2]);


--H1L615 is std_2s60:inst|cpu:the_cpu|E_pc[0]~feeder at LCCOMB_X30_Y21_N24
H1L615 = AMPP_FUNCTION(!H1_D_pc[0]);


--H1L0102 is std_2s60:inst|cpu:the_cpu|ic_fill_initial_offset[0]~feeder at LCCOMB_X30_Y16_N10
H1L0102 = AMPP_FUNCTION(!H1_D_pc[0]);


--QD1L641 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[39]~feeder at LCCOMB_X28_Y14_N2
QD1L641 = CB1L84;


--WD4L3 is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[0]~feeder at LCCOMB_X33_Y15_N16
WD4L3 = AMPP_FUNCTION(!WD8_Q[0]);


--AD1L98 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid~feeder at LCCOMB_X20_Y17_N30
AD1L98 = AMPP_FUNCTION(!AD1_td_shift[0]);


--H1L531 is std_2s60:inst|cpu:the_cpu|D_pc[1]~feeder at LCCOMB_X33_Y17_N10
H1L531 = AMPP_FUNCTION(!H1_F_pc[1]);


--H1L741 is std_2s60:inst|cpu:the_cpu|D_pc[10]~feeder at LCCOMB_X33_Y20_N30
H1L741 = AMPP_FUNCTION(!H1_F_pc[10]);


--H1L651 is std_2s60:inst|cpu:the_cpu|D_pc[17]~feeder at LCCOMB_X33_Y20_N28
H1L651 = AMPP_FUNCTION(!H1_F_pc[17]);


--H1L851 is std_2s60:inst|cpu:the_cpu|D_pc[18]~feeder at LCCOMB_X34_Y18_N6
H1L851 = AMPP_FUNCTION(!H1_F_pc[18]);


--H1L941 is std_2s60:inst|cpu:the_cpu|D_pc[11]~feeder at LCCOMB_X33_Y21_N12
H1L941 = AMPP_FUNCTION(!H1_F_pc[11]);


--H1L261 is std_2s60:inst|cpu:the_cpu|D_pc[21]~feeder at LCCOMB_X32_Y17_N8
H1L261 = AMPP_FUNCTION(!H1_F_pc[21]);


--CB1L07 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]~feeder at LCCOMB_X27_Y11_N12
CB1L07 = CB1L96;


--BB1L873 is std_2s60:inst|sdram:the_sdram|m_next.000010000~feeder at LCCOMB_X29_Y3_N14
BB1L873 = BB1L05;


--BB1L673 is std_2s60:inst|sdram:the_sdram|m_next.000001000~feeder at LCCOMB_X29_Y3_N20
BB1L673 = BB1L85;


--NC1L85 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[26]~feeder at LCCOMB_X33_Y12_N8
NC1L85 = AMPP_FUNCTION(!ZC1_q_b[26]);


--NC1L03 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[10]~feeder at LCCOMB_X32_Y13_N22
NC1L03 = AMPP_FUNCTION(!ZC1_q_b[10]);


--H1L063 is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[1]~feeder at LCCOMB_X21_Y19_N2
H1L063 = AMPP_FUNCTION(!H1_M_ienable_reg[1]);


--NC1L65 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[25]~feeder at LCCOMB_X33_Y12_N10
NC1L65 = AMPP_FUNCTION(!ZC1_q_b[25]);


--NC1L24 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[17]~feeder at LCCOMB_X32_Y13_N24
NC1L24 = AMPP_FUNCTION(!ZC1_q_b[17]);


--H1L4011 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[29]~feeder at LCCOMB_X33_Y26_N0
H1L4011 = AMPP_FUNCTION(!H1L6311);


--H1L0011 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[26]~feeder at LCCOMB_X32_Y26_N16
H1L0011 = AMPP_FUNCTION(!H1L3311);


--NC1L72 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[8]~feeder at LCCOMB_X33_Y12_N26
NC1L72 = AMPP_FUNCTION(!ZC1_q_b[8]);


--NC1L51 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]~feeder at LCCOMB_X32_Y11_N0
NC1L51 = AMPP_FUNCTION(!ZC1_q_b[0]);


--NC1L04 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[16]~feeder at LCCOMB_X32_Y13_N6
NC1L04 = AMPP_FUNCTION(!ZC1_q_b[16]);


--NC1L54 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[19]~feeder at LCCOMB_X32_Y13_N12
NC1L54 = AMPP_FUNCTION(!ZC1_q_b[19]);


--H1L973 is std_2s60:inst|cpu:the_cpu|E_ctrl_flush_pipe_always~feeder at LCCOMB_X33_Y24_N24
H1L973 = AMPP_FUNCTION(!H1L93);


--PC1L78 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[34]~reg0feeder at LCCOMB_X33_Y14_N26
PC1L78 = AMPP_FUNCTION(!PC1_sr[34]);


--PC1L31 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|dr_update2~feeder at LCCOMB_X36_Y13_N10
PC1L31 = AMPP_FUNCTION(!PC1_dr_update1);


--PC1L46 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[21]~reg0feeder at LCCOMB_X32_Y13_N30
PC1L46 = AMPP_FUNCTION(!PC1_sr[21]);


--PC1L26 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[20]~reg0feeder at LCCOMB_X32_Y13_N2
PC1L26 = AMPP_FUNCTION(!PC1_sr[20]);


--NC1L16 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[28]~feeder at LCCOMB_X33_Y12_N18
NC1L16 = AMPP_FUNCTION(!ZC1_q_b[28]);


--NC1L74 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[20]~feeder at LCCOMB_X32_Y13_N26
NC1L74 = AMPP_FUNCTION(!ZC1_q_b[20]);


--NC1L43 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[13]~feeder at LCCOMB_X32_Y13_N8
NC1L43 = AMPP_FUNCTION(!ZC1_q_b[13]);


--NC1L94 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[21]~feeder at LCCOMB_X32_Y13_N14
NC1L94 = AMPP_FUNCTION(!ZC1_q_b[21]);


--H1L831 is std_2s60:inst|cpu:the_cpu|D_pc[3]~feeder at LCCOMB_X30_Y20_N4
H1L831 = AMPP_FUNCTION(!H1_F_pc[3]);


--NC1L46 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[30]~feeder at LCCOMB_X32_Y13_N4
NC1L46 = AMPP_FUNCTION(!ZC1_q_b[30]);


--NC1L63 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[14]~feeder at LCCOMB_X32_Y13_N18
NC1L63 = AMPP_FUNCTION(!ZC1_q_b[14]);


--NC1L32 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[6]~feeder at LCCOMB_X33_Y12_N28
NC1L32 = AMPP_FUNCTION(!ZC1_q_b[6]);


--NC1L15 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[22]~feeder at LCCOMB_X32_Y13_N10
NC1L15 = AMPP_FUNCTION(!ZC1_q_b[22]);


--H1L041 is std_2s60:inst|cpu:the_cpu|D_pc[4]~feeder at LCCOMB_X30_Y20_N12
H1L041 = AMPP_FUNCTION(!H1_F_pc[4]);


--NC1L76 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[31]~feeder at LCCOMB_X33_Y12_N6
NC1L76 = AMPP_FUNCTION(!ZC1_q_b[31]);


--NC1L83 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[15]~feeder at LCCOMB_X32_Y13_N16
NC1L83 = AMPP_FUNCTION(!ZC1_q_b[15]);


--NC1L52 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[7]~feeder at LCCOMB_X32_Y13_N28
NC1L52 = AMPP_FUNCTION(!ZC1_q_b[7]);


--NC1L35 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[23]~feeder at LCCOMB_X32_Y13_N0
NC1L35 = AMPP_FUNCTION(!ZC1_q_b[23]);


--H1L6001 is std_2s60:inst|cpu:the_cpu|M_ctrl_ld_signed~feeder at LCCOMB_X29_Y20_N28
H1L6001 = AMPP_FUNCTION(!H1_E_ctrl_ld_signed);


--TD1L09 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]~feeder at LCCOMB_X28_Y28_N26
TD1L09 = RD1_tx_data[5];


--TD1L28 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]~feeder at LCCOMB_X28_Y28_N10
TD1L28 = RD1_tx_data[1];


--TD1L49 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]~feeder at LCCOMB_X28_Y28_N0
TD1L49 = RD1_tx_data[7];


--TD1L68 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]~feeder at LCCOMB_X28_Y28_N14
TD1L68 = RD1_tx_data[3];


--TD1L29 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]~feeder at LCCOMB_X28_Y28_N2
TD1L29 = RD1_tx_data[6];


--TD1L88 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]~feeder at LCCOMB_X28_Y28_N16
TD1L88 = RD1_tx_data[4];


--TD1L48 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]~feeder at LCCOMB_X28_Y28_N22
TD1L48 = RD1_tx_data[2];


--TD1L08 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]~feeder at LCCOMB_X28_Y28_N6
TD1L08 = RD1_tx_data[0];


--WD3L4 is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]~feeder at LCCOMB_X33_Y14_N20
WD3L4 = AMPP_FUNCTION(!WD8_Q[1]);


--ZD1L21 is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]~feeder at LCCOMB_X37_Y16_N6
ZD1L21 = AMPP_FUNCTION(!ZD1_dffs[8]);


--ZD1L41 is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]~feeder at LCCOMB_X37_Y16_N0
ZD1L41 = AMPP_FUNCTION(!ZD1_dffs[9]);


--ZD1L4 is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]~feeder at LCCOMB_X37_Y16_N28
ZD1L4 = AMPP_FUNCTION(!ZD1_dffs[2]);


--ZD1L6 is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]~feeder at LCCOMB_X37_Y16_N4
ZD1L6 = AMPP_FUNCTION(!ZD1_dffs[3]);


--AD1L101 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]~feeder at LCCOMB_X20_Y13_N2
AD1L101 = AMPP_FUNCTION(!AD1_td_shift[9]);


--AD1L7 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[2]~feeder at LCCOMB_X20_Y17_N6
AD1L7 = AMPP_FUNCTION(!AD1_count[1]);


--QD1L521 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[23]~feeder at LCCOMB_X45_Y5_N0
QD1L521 = H1_M_st_data[23];


--QD1L64 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[23]~feeder at LCCOMB_X45_Y5_N16
QD1L64 = H1_M_st_data[23];


--QD1L321 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[22]~feeder at LCCOMB_X45_Y5_N8
QD1L321 = H1_M_st_data[22];


--QD1L44 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[22]~feeder at LCCOMB_X45_Y5_N30
QD1L44 = H1_M_st_data[22];


--QD1L24 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[21]~feeder at LCCOMB_X36_Y9_N2
QD1L24 = H1_M_st_data[21];


--QD1L021 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[20]~feeder at LCCOMB_X50_Y4_N16
QD1L021 = H1_M_st_data[20];


--QD1L04 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[20]~feeder at LCCOMB_X50_Y4_N6
QD1L04 = H1_M_st_data[20];


--QD1L431 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[28]~feeder at LCCOMB_X50_Y4_N22
QD1L431 = H1_M_st_data[28];


--QD1L55 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[28]~feeder at LCCOMB_X50_Y4_N0
QD1L55 = H1_M_st_data[28];


--QD1L811 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[19]~feeder at LCCOMB_X33_Y5_N28
QD1L811 = H1_M_st_data[19];


--QD1L83 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[19]~feeder at LCCOMB_X33_Y5_N24
QD1L83 = H1_M_st_data[19];


--QD1L231 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]~feeder at LCCOMB_X46_Y13_N8
QD1L231 = H1_M_st_data[27];


--QD1L35 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]~feeder at LCCOMB_X46_Y13_N2
QD1L35 = H1_M_st_data[27];


--QD1L15 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]~feeder at LCCOMB_X38_Y12_N10
QD1L15 = H1_M_st_data[26];


--QD1L921 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[25]~feeder at LCCOMB_X40_Y4_N0
QD1L921 = H1_M_st_data[25];


--QD1L94 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[25]~feeder at LCCOMB_X40_Y4_N14
QD1L94 = H1_M_st_data[25];


--QD1L411 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[16]~feeder at LCCOMB_X30_Y4_N16
QD1L411 = H1_M_st_data[16];


--QD1L43 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[16]~feeder at LCCOMB_X30_Y4_N28
QD1L43 = H1_M_st_data[16];


--QD1L721 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[24]~feeder at LCCOMB_X46_Y4_N26
QD1L721 = H1_M_st_data[24];


--PC1L66 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[22]~reg0feeder at LCCOMB_X33_Y10_N18
PC1L66 = AMPP_FUNCTION(!PC1_sr[22]);


--F1L7 is std_2s60:inst|button_pio:the_button_pio|d1_data_in[2]~feeder at LCCOMB_X25_Y22_N18
F1L7 = USER_PB[2];


--P1L391 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[30]~feeder at LCCOMB_X23_Y25_N4
P1L391 = P1_internal_counter[30];


--P1L181 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[21]~feeder at LCCOMB_X24_Y25_N14
P1L181 = P1_internal_counter[21];


--P1L261 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[8]~feeder at LCCOMB_X24_Y25_N12
P1L261 = P1_internal_counter[8];


--P1L091 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[28]~feeder at LCCOMB_X25_Y25_N8
P1L091 = P1_internal_counter[28];


--P1L591 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[31]~feeder at LCCOMB_X23_Y25_N8
P1L591 = P1_internal_counter[31];


--P1L351 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[2]~feeder at LCCOMB_X24_Y25_N26
P1L351 = P1_internal_counter[2];


--P1L881 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[27]~feeder at LCCOMB_X23_Y25_N18
P1L881 = P1_internal_counter[27];


--PC1L11 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|dr_update1~feeder at LCCOMB_X36_Y13_N16
PC1L11 = AMPP_FUNCTION(!PC1_st_updatedr);


--PC1L06 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[19]~reg0feeder at LCCOMB_X32_Y12_N30
PC1L06 = AMPP_FUNCTION(!PC1_sr[19]);


--PC1L85 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[18]~reg0feeder at LCCOMB_X32_Y12_N18
PC1L85 = AMPP_FUNCTION(!PC1_sr[18]);


--N1L69 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_irq_from_the_lan91c111~feeder at LCCOMB_X19_Y15_N10
N1L69 = ENET_INTRQ[0];


--AD1L301 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]~feeder at LCCOMB_X21_Y13_N6
AD1L301 = AMPP_FUNCTION(!AD1_td_shift[10]);


--AD1L901 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid~feeder at LCCOMB_X23_Y12_N8
AD1L901 = AMPP_FUNCTION(!AD1_td_shift[10]);


--PC1L62 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[2]~reg0feeder at LCCOMB_X34_Y11_N6
PC1L62 = AMPP_FUNCTION(!PC1_sr[2]);


--BB1L734 is std_2s60:inst|sdram:the_sdram|rd_valid[1]~feeder at LCCOMB_X30_Y5_N30
BB1L734 = BB1_rd_valid[0];


--H1L773 is std_2s60:inst|cpu:the_cpu|E_ctrl_exception~feeder at LCCOMB_X34_Y20_N22
H1L773 = AMPP_FUNCTION(!H1L63);


--FB1L661 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[11]~feeder at LCCOMB_X25_Y28_N2
FB1L661 = FB1_internal_counter[11];


--SD1L98 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[7]~feeder at LCCOMB_X27_Y30_N4
SD1L98 = SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8];


--AD1L44 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]~feeder at LCCOMB_X20_Y17_N2
AD1L44 = AMPP_FUNCTION(!LD2_q_b[7]);


--PC1L82 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[3]~reg0feeder at LCCOMB_X34_Y11_N10
PC1L82 = AMPP_FUNCTION(!PC1_sr[3]);


--PC1L77 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[29]~reg0feeder at LCCOMB_X34_Y12_N6
PC1L77 = AMPP_FUNCTION(!PC1_sr[29]);


--PC1L17 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[26]~reg0feeder at LCCOMB_X32_Y12_N20
PC1L17 = AMPP_FUNCTION(!PC1_sr[26]);


--PC1L37 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[27]~reg0feeder at LCCOMB_X34_Y12_N26
PC1L37 = AMPP_FUNCTION(!PC1_sr[27]);


--PC1L57 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[28]~reg0feeder at LCCOMB_X34_Y12_N20
PC1L57 = AMPP_FUNCTION(!PC1_sr[28]);


--PC1L97 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[30]~reg0feeder at LCCOMB_X33_Y11_N18
PC1L97 = AMPP_FUNCTION(!PC1_sr[30]);


--PC1L18 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[31]~reg0feeder at LCCOMB_X32_Y12_N24
PC1L18 = AMPP_FUNCTION(!PC1_sr[31]);


--PC1L38 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[32]~reg0feeder at LCCOMB_X33_Y11_N12
PC1L38 = AMPP_FUNCTION(!PC1_sr[32]);


--PC1L58 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[33]~reg0feeder at LCCOMB_X32_Y12_N22
PC1L58 = AMPP_FUNCTION(!PC1_sr[33]);


--PC1L84 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[13]~reg0feeder at LCCOMB_X34_Y12_N0
PC1L84 = AMPP_FUNCTION(!PC1_sr[13]);


--PC1L23 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[5]~reg0feeder at LCCOMB_X34_Y10_N2
PC1L23 = AMPP_FUNCTION(!PC1_sr[5]);


--PC1L64 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[12]~reg0feeder at LCCOMB_X34_Y11_N2
PC1L64 = AMPP_FUNCTION(!PC1_sr[12]);


--PC1L03 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[4]~reg0feeder at LCCOMB_X33_Y11_N0
PC1L03 = AMPP_FUNCTION(!PC1_sr[4]);


--PC1L44 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[11]~reg0feeder at LCCOMB_X34_Y12_N12
PC1L44 = AMPP_FUNCTION(!PC1_sr[11]);


--PC1L05 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[14]~reg0feeder at LCCOMB_X33_Y11_N4
PC1L05 = AMPP_FUNCTION(!PC1_sr[14]);


--AD1L79 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]~feeder at LCCOMB_X20_Y13_N8
AD1L79 = AMPP_FUNCTION(!AD1_td_shift[7]);


--PC1L43 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[6]~reg0feeder at LCCOMB_X34_Y11_N14
PC1L43 = AMPP_FUNCTION(!PC1_sr[6]);


--PC1L25 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[15]~reg0feeder at LCCOMB_X34_Y12_N8
PC1L25 = AMPP_FUNCTION(!PC1_sr[15]);


--AD1L99 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]~feeder at LCCOMB_X20_Y13_N6
AD1L99 = AMPP_FUNCTION(!AD1_td_shift[8]);


--PC1L63 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[7]~reg0feeder at LCCOMB_X33_Y11_N16
PC1L63 = AMPP_FUNCTION(!PC1_sr[7]);


--PC1L45 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[16]~reg0feeder at LCCOMB_X32_Y13_N20
PC1L45 = AMPP_FUNCTION(!PC1_sr[16]);


--PC1L83 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[8]~reg0feeder at LCCOMB_X34_Y11_N26
PC1L83 = AMPP_FUNCTION(!PC1_sr[8]);


--PC1L65 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[17]~reg0feeder at LCCOMB_X34_Y13_N0
PC1L65 = AMPP_FUNCTION(!PC1_sr[17]);


--PC1L04 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[9]~reg0feeder at LCCOMB_X34_Y12_N28
PC1L04 = AMPP_FUNCTION(!PC1_sr[9]);


--PC1L24 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[10]~reg0feeder at LCCOMB_X34_Y12_N16
PC1L24 = AMPP_FUNCTION(!PC1_sr[10]);


--AD1L03 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]~feeder at LCCOMB_X21_Y14_N22
AD1L03 = AMPP_FUNCTION(!LD2_q_b[0]);


--AD1L12 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1~feeder at LCCOMB_X37_Y13_N10
AD1L12 = AMPP_FUNCTION(!AD1_jupdate);


--AD1L23 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]~feeder at LCCOMB_X21_Y14_N10
AD1L23 = AMPP_FUNCTION(!LD2_q_b[1]);


--AD1L83 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]~feeder at LCCOMB_X21_Y14_N16
AD1L83 = AMPP_FUNCTION(!LD2_q_b[4]);


--AD1L63 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]~feeder at LCCOMB_X21_Y14_N24
AD1L63 = AMPP_FUNCTION(!LD2_q_b[3]);


--AD1L04 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]~feeder at LCCOMB_X20_Y17_N10
AD1L04 = AMPP_FUNCTION(!LD2_q_b[5]);


--AD1L24 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]~feeder at LCCOMB_X20_Y17_N14
AD1L24 = AMPP_FUNCTION(!LD2_q_b[6]);


--AD1L31 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]~feeder at LCCOMB_X20_Y17_N18
AD1L31 = AMPP_FUNCTION(!AD1_count[4]);


--AD1L43 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]~feeder at LCCOMB_X21_Y14_N6
AD1L43 = AMPP_FUNCTION(!LD2_q_b[2]);


--AD1L11 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]~feeder at LCCOMB_X20_Y17_N24
AD1L11 = AMPP_FUNCTION(!AD1_count[3]);


--AD1L9 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]~feeder at LCCOMB_X20_Y17_N8
AD1L9 = AMPP_FUNCTION(!AD1_count[2]);


--H1L6881 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[31]~feeder at LCCOMB_X28_Y21_N18
H1L6881 = AMPP_FUNCTION(!H1L9081);


--H1L0781 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[23]~feeder at LCCOMB_X28_Y21_N6
H1L0781 = AMPP_FUNCTION(!H1L9081);


--H1L4681 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[20]~feeder at LCCOMB_X30_Y21_N4
H1L4681 = AMPP_FUNCTION(!H1L9081);


--H1L2681 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[19]~feeder at LCCOMB_X29_Y20_N4
H1L2681 = AMPP_FUNCTION(!H1L9081);


--H1L0681 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[18]~feeder at LCCOMB_X29_Y20_N2
H1L0681 = AMPP_FUNCTION(!H1L9081);


--H1L4781 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[25]~feeder at LCCOMB_X25_Y24_N24
H1L4781 = AMPP_FUNCTION(!H1L9081);


--H1L1481 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[8]~feeder at LCCOMB_X27_Y22_N14
H1L1481 = AMPP_FUNCTION(!H1L9081);


--H1L5581 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[15]~feeder at LCCOMB_X27_Y22_N18
H1L5581 = AMPP_FUNCTION(!H1L9081);


--H1L1581 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[13]~feeder at LCCOMB_X27_Y22_N4
H1L1581 = AMPP_FUNCTION(!H1L9081);


--H1L5481 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[10]~feeder at LCCOMB_X27_Y22_N30
H1L5481 = AMPP_FUNCTION(!H1L9081);


--H1L7481 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[11]~feeder at LCCOMB_X27_Y22_N24
H1L7481 = AMPP_FUNCTION(!H1L9081);


--H1L3481 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[9]~feeder at LCCOMB_X27_Y22_N20
H1L3481 = AMPP_FUNCTION(!H1L9081);


--H1L2781 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[24]~feeder at LCCOMB_X25_Y22_N28
H1L2781 = AMPP_FUNCTION(!H1L9081);


--H1L8681 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[22]~feeder at LCCOMB_X28_Y20_N28
H1L8681 = AMPP_FUNCTION(!H1L9081);


--H1L8581 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[17]~feeder at LCCOMB_X27_Y20_N30
H1L8581 = AMPP_FUNCTION(!H1L9081);


--H1L0881 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[28]~feeder at LCCOMB_X27_Y20_N28
H1L0881 = AMPP_FUNCTION(!H1L9081);


--H1L4881 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[30]~feeder at LCCOMB_X26_Y20_N30
H1L4881 = AMPP_FUNCTION(!H1L9081);


--H1L8781 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[27]~feeder at LCCOMB_X26_Y20_N26
H1L8781 = AMPP_FUNCTION(!H1L9081);


--H1L6681 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[21]~feeder at LCCOMB_X29_Y21_N2
H1L6681 = AMPP_FUNCTION(!H1L9081);


--H1L9481 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[12]~feeder at LCCOMB_X34_Y25_N12
H1L9481 = AMPP_FUNCTION(!H1L9081);


--H1L3581 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[14]~feeder at LCCOMB_X34_Y25_N16
H1L3581 = AMPP_FUNCTION(!H1L9081);


--H1L6781 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[26]~feeder at LCCOMB_X32_Y26_N14
H1L6781 = AMPP_FUNCTION(!H1L9081);


--H1L2881 is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[29]~feeder at LCCOMB_X32_Y26_N8
H1L2881 = AMPP_FUNCTION(!H1L9081);


--QD1L081 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_DUP_REG_18feeder at LCCOMB_X29_Y5_N10
QD1L081 = QD1L171;


--QD1L871 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~_DUP_REG_16feeder at LCCOMB_X29_Y5_N20
QD1L871 = QD1L171;


--FC1L41 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~feeder at LCCOMB_X30_Y14_N14
FC1L41 = AMPP_FUNCTION(!FC1L9);


--FB1L332 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[0]~feeder at LCCOMB_X25_Y29_N10
FB1L332 = CC1L3;


--PC1L981 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updateir~feeder at LCCOMB_X33_Y15_N18
PC1L981 = AMPP_FUNCTION(!PC1L881);


--P1L761 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[10]~feeder at LCCOMB_X24_Y25_N24
P1L761 = P1L661;


--BB1L752 is std_2s60:inst|sdram:the_sdram|init_done~feeder at LCCOMB_X30_Y7_N28
BB1L752 = VCC;


--E1L2 is std_2s60:inst|std_2s60_reset_clk_domain_synch_module:std_2s60_reset_clk_domain_synch|data_in_d1~feeder at LCCOMB_X28_Y8_N12
E1L2 = VCC;


--BB1L452 is std_2s60:inst|sdram:the_sdram|i_state.101~feeder at LCCOMB_X30_Y9_N22
BB1L452 = VCC;


--BB1L142 is std_2s60:inst|sdram:the_sdram|i_next.000~feeder at LCCOMB_X30_Y8_N0
BB1L142 = VCC;


--PC1L2 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.000~feeder at LCCOMB_X34_Y14_N18
PC1L2 = AMPP_FUNCTION();


