{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3478, "design__instance__area": 24205.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 8, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.008256454952061176, "power__switching__total": 0.009892376139760017, "power__leakage__total": 2.725142600468189e-08, "power__total": 0.018148859962821007, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.055695, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.055695, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.286687, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.190141, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.312481, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.190141, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 21, "design__max_fanout_violation__count": 8, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.081929, "clock__skew__worst_setup": -0.094191, "timing__hold__ws": 0.093935, "timing__setup__ws": -7.040274, "timing__hold__tns": 0.0, "timing__setup__tns": -216.037613, "timing__hold__wns": 0.0, "timing__setup__wns": -7.040274, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.105924, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 193, "timing__setup_r2r__ws": -7.040274, "timing__setup_r2r_vio__count": 193, "design__die__bbox": "0.0 0.0 227.13 237.85", "design__core__bbox": "5.52 10.88 221.26 225.76", "design__io": 262, "design__die__area": 54022.9, "design__core__area": 46358.2, "design__instance__count__stdcell": 3478, "design__instance__area__stdcell": 24205.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.522145, "design__instance__utilization__stdcell": 0.522145, "floorplan__design__io": 260, "design__io__hpwl": 22560090, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 64270.6, "design__violations": 0, "design__instance__count__setup_buffer": 21, "design__instance__count__hold_buffer": 151, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3025, "route__net__special": 2, "route__drc_errors__iter:1": 1575, "route__wirelength__iter:1": 71118, "route__drc_errors__iter:2": 873, "route__wirelength__iter:2": 70459, "route__drc_errors__iter:3": 795, "route__wirelength__iter:3": 70243, "route__drc_errors__iter:4": 63, "route__wirelength__iter:4": 70236, "route__drc_errors__iter:5": 3, "route__wirelength__iter:5": 70231, "route__drc_errors__iter:6": 2, "route__wirelength__iter:6": 70228, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 70228, "route__drc_errors": 0, "route__wirelength": 70228, "route__vias": 18195, "route__vias__singlecut": 18195, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 733.51, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 8, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.081929, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.081929, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.875331, "timing__setup__ws__corner:nom_ss_100C_1v60": -6.880296, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -207.776962, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -6.880296, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.875331, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 64, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -6.880296, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 64, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 8, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.046833, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.046833, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.095476, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.451296, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.107449, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 4.451296, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 8, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.050353, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.050353, "timing__hold__ws__corner:min_tt_025C_1v80": 0.288592, "timing__setup__ws__corner:min_tt_025C_1v80": 1.266312, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.310382, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.266312, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 4, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 8, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.080343, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.080343, "timing__hold__ws__corner:min_ss_100C_1v60": 0.873079, "timing__setup__ws__corner:min_ss_100C_1v60": -6.733128, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -200.16008, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -6.733128, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.873079, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 64, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -6.733128, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 64, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 8, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.039355, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.039355, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.096443, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.50325, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.105924, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 4.50325, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 8, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.074744, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.074744, "timing__hold__ws__corner:max_tt_025C_1v80": 0.283838, "timing__setup__ws__corner:max_tt_025C_1v80": 1.113936, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.314892, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.113936, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 21, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 8, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.094191, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.094191, "timing__hold__ws__corner:max_ss_100C_1v60": 0.879426, "timing__setup__ws__corner:max_ss_100C_1v60": -7.040274, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -216.037613, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -7.040274, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.879426, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 65, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -7.040274, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 65, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 8, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.063159, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.063159, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.093935, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.396725, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.109295, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 4.396725, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79567, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000930635, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00433272, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00445724, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000922644, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00445724, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000931, "ir__drop__worst": 0.00433, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}