Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 16:53:04 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file bd_0_wrapper_timing_summary_postroute_physopted.rpt -pb bd_0_wrapper_timing_summary_postroute_physopted.pb -rpx bd_0_wrapper_timing_summary_postroute_physopted.rpx
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.130        0.000                      0                  189        0.098        0.000                      0                  189        1.858        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.130        0.000                      0                  189        0.098        0.000                      0                  189        1.858        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.502ns (18.708%)  route 2.181ns (81.292%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/Q
                         net (fo=31, routed)          0.780     1.540    bd_0_i/hls_inst/inst/sub_ln962_reg_649[0]
    SLICE_X41Y154        LUT3 (Prop_lut3_I2_O)        0.051     1.591 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2/O
                         net (fo=2, routed)           0.320     1.911    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2_n_0
    SLICE_X41Y155        LUT6 (Prop_lut6_I1_O)        0.136     2.047 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.466     2.513    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[47]_srl2_i_4_n_0
    SLICE_X42Y155        LUT6 (Prop_lut6_I5_O)        0.043     2.556 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.329     2.885    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_2_n_0
    SLICE_X47Y156        LUT5 (Prop_lut5_I2_O)        0.049     2.934 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_1/O
                         net (fo=1, routed)           0.286     3.220    bd_0_i/hls_inst/inst/p_0_in[39]
    SLICE_X46Y159        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y159        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y159        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.124     5.351    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2
  -------------------------------------------------------------------
                         required time                          5.351    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.496ns (17.946%)  route 2.268ns (82.054%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/Q
                         net (fo=31, routed)          0.780     1.540    bd_0_i/hls_inst/inst/sub_ln962_reg_649[0]
    SLICE_X41Y154        LUT3 (Prop_lut3_I2_O)        0.051     1.591 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2/O
                         net (fo=2, routed)           0.320     1.911    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2_n_0
    SLICE_X41Y155        LUT6 (Prop_lut6_I1_O)        0.136     2.047 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.466     2.513    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[47]_srl2_i_4_n_0
    SLICE_X42Y155        LUT6 (Prop_lut6_I5_O)        0.043     2.556 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.329     2.885    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_2_n_0
    SLICE_X47Y156        LUT5 (Prop_lut5_I0_O)        0.043     2.928 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[23]_srl2_i_1/O
                         net (fo=1, routed)           0.373     3.301    bd_0_i/hls_inst/inst/p_0_in[23]
    SLICE_X46Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[23]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y160        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     5.444    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.352ns (13.517%)  route 2.252ns (86.483%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[1]/Q
                         net (fo=28, routed)          0.965     1.725    bd_0_i/hls_inst/inst/sub_ln962_reg_649[1]
    SLICE_X41Y154        LUT5 (Prop_lut5_I1_O)        0.043     1.768 r  bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_4/O
                         net (fo=1, routed)           0.360     2.128    bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_4_n_0
    SLICE_X41Y155        LUT5 (Prop_lut5_I4_O)        0.043     2.171 r  bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_1/O
                         net (fo=7, routed)           0.564     2.736    bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_1_n_0
    SLICE_X47Y158        LUT6 (Prop_lut6_I1_O)        0.043     2.779 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[21]_srl2_i_1/O
                         net (fo=1, routed)           0.363     3.141    bd_0_i/hls_inst/inst/p_0_in[21]
    SLICE_X46Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[21]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y155        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     5.439    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[21]_srl2
  -------------------------------------------------------------------
                         required time                          5.439    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.459ns (18.206%)  route 2.062ns (81.794%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/Q
                         net (fo=31, routed)          0.669     1.429    bd_0_i/hls_inst/inst/sub_ln962_reg_649[0]
    SLICE_X41Y155        LUT3 (Prop_lut3_I1_O)        0.049     1.478 r  bd_0_i/hls_inst/inst/m_4_reg_671[4]_i_3/O
                         net (fo=3, routed)           0.387     1.864    bd_0_i/hls_inst/inst/m_4_reg_671[4]_i_3_n_0
    SLICE_X42Y155        LUT5 (Prop_lut5_I4_O)        0.136     2.000 r  bd_0_i/hls_inst/inst/m_4_reg_671[4]_i_1/O
                         net (fo=6, routed)           0.646     2.646    bd_0_i/hls_inst/inst/m_4_reg_671[4]_i_1_n_0
    SLICE_X48Y155        LUT5 (Prop_lut5_I0_O)        0.051     2.697 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[12]_srl2_i_1/O
                         net (fo=1, routed)           0.361     3.058    bd_0_i/hls_inst/inst/p_0_in[12]
    SLICE_X46Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[12]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y154        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.119     5.356    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[12]_srl2
  -------------------------------------------------------------------
                         required time                          5.356    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[24]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.404ns (15.522%)  route 2.199ns (84.478%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[2]/Q
                         net (fo=24, routed)          1.070     1.830    bd_0_i/hls_inst/inst/sub_ln962_reg_649[2]
    SLICE_X42Y154        LUT5 (Prop_lut5_I1_O)        0.047     1.877 r  bd_0_i/hls_inst/inst/m_4_reg_671[0]_i_1/O
                         net (fo=7, routed)           0.751     2.629    bd_0_i/hls_inst/inst/m_4_reg_671[0]_i_1_n_0
    SLICE_X47Y157        LUT6 (Prop_lut6_I5_O)        0.134     2.763 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[24]_srl2_i_1/O
                         net (fo=1, routed)           0.377     3.140    bd_0_i/hls_inst/inst/p_0_in[24]
    SLICE_X46Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[24]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[24]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y160        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[24]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[45]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.352ns (13.582%)  route 2.240ns (86.418%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[1]/Q
                         net (fo=28, routed)          0.965     1.725    bd_0_i/hls_inst/inst/sub_ln962_reg_649[1]
    SLICE_X41Y154        LUT5 (Prop_lut5_I1_O)        0.043     1.768 r  bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_4/O
                         net (fo=1, routed)           0.360     2.128    bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_4_n_0
    SLICE_X41Y155        LUT5 (Prop_lut5_I4_O)        0.043     2.171 r  bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_1/O
                         net (fo=7, routed)           0.600     2.771    bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_1_n_0
    SLICE_X47Y159        LUT6 (Prop_lut6_I1_O)        0.043     2.814 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[45]_srl2_i_1/O
                         net (fo=1, routed)           0.314     3.129    bd_0_i/hls_inst/inst/p_0_in[45]
    SLICE_X46Y159        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[45]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y159        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[45]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y159        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     5.439    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[45]_srl2
  -------------------------------------------------------------------
                         required time                          5.439    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.496ns (19.167%)  route 2.092ns (80.833%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/Q
                         net (fo=31, routed)          0.780     1.540    bd_0_i/hls_inst/inst/sub_ln962_reg_649[0]
    SLICE_X41Y154        LUT3 (Prop_lut3_I2_O)        0.051     1.591 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2/O
                         net (fo=2, routed)           0.320     1.911    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2_n_0
    SLICE_X41Y155        LUT6 (Prop_lut6_I1_O)        0.136     2.047 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.466     2.513    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[47]_srl2_i_4_n_0
    SLICE_X42Y155        LUT6 (Prop_lut6_I5_O)        0.043     2.556 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.333     2.889    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_2_n_0
    SLICE_X47Y154        LUT3 (Prop_lut3_I2_O)        0.043     2.932 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[7]_srl2_i_1/O
                         net (fo=1, routed)           0.193     3.125    bd_0_i/hls_inst/inst/p_0_in[7]
    SLICE_X46Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[7]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y154        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     5.444    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[27]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.453ns (17.770%)  route 2.096ns (82.230%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/Q
                         net (fo=31, routed)          0.780     1.540    bd_0_i/hls_inst/inst/sub_ln962_reg_649[0]
    SLICE_X41Y154        LUT3 (Prop_lut3_I2_O)        0.051     1.591 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2/O
                         net (fo=2, routed)           0.350     1.941    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2_n_0
    SLICE_X42Y155        LUT6 (Prop_lut6_I5_O)        0.136     2.077 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_1/O
                         net (fo=7, routed)           0.644     2.721    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_1_n_0
    SLICE_X48Y156        LUT6 (Prop_lut6_I2_O)        0.043     2.764 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[27]_srl2_i_1/O
                         net (fo=1, routed)           0.322     3.086    bd_0_i/hls_inst/inst/p_0_in[27]
    SLICE_X46Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[27]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[27]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y160        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[27]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[19]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.453ns (17.915%)  route 2.076ns (82.085%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/Q
                         net (fo=31, routed)          0.780     1.540    bd_0_i/hls_inst/inst/sub_ln962_reg_649[0]
    SLICE_X41Y154        LUT3 (Prop_lut3_I2_O)        0.051     1.591 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2/O
                         net (fo=2, routed)           0.350     1.941    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2_n_0
    SLICE_X42Y155        LUT6 (Prop_lut6_I5_O)        0.136     2.077 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_1/O
                         net (fo=7, routed)           0.639     2.716    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_1_n_0
    SLICE_X48Y156        LUT6 (Prop_lut6_I1_O)        0.043     2.759 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[19]_srl2_i_1/O
                         net (fo=1, routed)           0.307     3.066    bd_0_i/hls_inst/inst/p_0_in[19]
    SLICE_X46Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[19]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[19]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y155        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[19]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[32]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.404ns (16.152%)  route 2.097ns (83.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[2]/Q
                         net (fo=24, routed)          1.070     1.830    bd_0_i/hls_inst/inst/sub_ln962_reg_649[2]
    SLICE_X42Y154        LUT5 (Prop_lut5_I1_O)        0.047     1.877 r  bd_0_i/hls_inst/inst/m_4_reg_671[0]_i_1/O
                         net (fo=7, routed)           0.726     2.603    bd_0_i/hls_inst/inst/m_4_reg_671[0]_i_1_n_0
    SLICE_X43Y156        LUT6 (Prop_lut6_I0_O)        0.134     2.737 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[32]_srl2_i_1/O
                         net (fo=1, routed)           0.301     3.038    bd_0_i/hls_inst/inst/p_0_in[32]
    SLICE_X42Y156        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[32]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y156        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[32]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X42Y156        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[32]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                  2.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_634_pp0_iter4_reg_reg[6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.509%)  route 0.110ns (52.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y156        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[8]/Q
                         net (fo=4, routed)           0.110     0.477    bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg[8]
    SLICE_X38Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_634_pp0_iter4_reg_reg[6]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_634_pp0_iter4_reg_reg[6]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X38Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.378    bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_634_pp0_iter4_reg_reg[6]_srl3
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_634_pp0_iter4_reg_reg[5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.015%)  route 0.113ns (52.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y156        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[7]/Q
                         net (fo=4, routed)           0.113     0.479    bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg[7]
    SLICE_X38Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_634_pp0_iter4_reg_reg[5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_634_pp0_iter4_reg_reg[5]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X38Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.372    bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_634_pp0_iter4_reg_reg[5]_srl3
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln946_reg_614_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.477%)  route 0.091ns (41.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y160        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln946_reg_614_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y160        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln946_reg_614_pp0_iter2_reg_reg[0]/Q
                         net (fo=7, routed)           0.091     0.457    bd_0_i/hls_inst/inst/trunc_ln946_reg_614_pp0_iter2_reg[0]
    SLICE_X42Y160        LUT6 (Prop_lut6_I3_O)        0.028     0.485 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686[56]_i_1/O
                         net (fo=1, routed)           0.000     0.485    bd_0_i/hls_inst/inst/p_Result_7_reg_686[56]_i_1_n_0
    SLICE_X42Y160        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y160        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[56]/C
                         clock pessimism              0.000     0.280    
    SLICE_X42Y160        FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_634_pp0_iter4_reg_reg[8]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.870%)  route 0.151ns (60.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y156        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[10]/Q
                         net (fo=4, routed)           0.151     0.517    bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg[10]
    SLICE_X38Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_634_pp0_iter4_reg_reg[8]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_634_pp0_iter4_reg_reg[8]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X38Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.375    bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_634_pp0_iter4_reg_reg[8]_srl3
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_588_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y157        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y157        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_588_reg[11]/Q
                         net (fo=1, routed)           0.096     0.462    bd_0_i/hls_inst/inst/in_read_reg_588[11]
    SLICE_X39Y157        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y157        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[11]/C
                         clock pessimism              0.000     0.280    
    SLICE_X39Y157        FDRE (Hold_fdre_C_D)         0.040     0.320    bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_588_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y156        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_588_reg[7]/Q
                         net (fo=1, routed)           0.096     0.462    bd_0_i/hls_inst/inst/in_read_reg_588[7]
    SLICE_X39Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[7]/C
                         clock pessimism              0.000     0.280    
    SLICE_X39Y156        FDRE (Hold_fdre_C_D)         0.040     0.320    bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_588_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.612%)  route 0.098ns (49.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y154        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y154        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_588_reg[3]/Q
                         net (fo=1, routed)           0.098     0.464    bd_0_i/hls_inst/inst/in_read_reg_588[3]
    SLICE_X40Y154        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y154        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[3]/C
                         clock pessimism              0.000     0.280    
    SLICE_X40Y154        FDRE (Hold_fdre_C_D)         0.038     0.318    bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_588_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.612%)  route 0.098ns (49.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y156        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_588_reg[9]/Q
                         net (fo=1, routed)           0.098     0.464    bd_0_i/hls_inst/inst/in_read_reg_588[9]
    SLICE_X40Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[9]/C
                         clock pessimism              0.000     0.280    
    SLICE_X40Y156        FDRE (Hold_fdre_C_D)         0.038     0.318    bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln4_reg_624_pp0_iter4_reg_reg[8]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.005%)  route 0.163ns (61.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y158        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y158        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg_reg[13]/Q
                         net (fo=9, routed)           0.163     0.529    bd_0_i/hls_inst/inst/in_read_reg_588_pp0_iter1_reg[13]
    SLICE_X38Y158        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln4_reg_624_pp0_iter4_reg_reg[8]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y158        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln4_reg_624_pp0_iter4_reg_reg[8]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X38Y158        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.378    bd_0_i/hls_inst/inst/trunc_ln4_reg_624_pp0_iter4_reg_reg[8]_srl3
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y160        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y160        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[54]/Q
                         net (fo=1, routed)           0.095     0.479    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/Q[9]
    SLICE_X43Y159        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.280     0.280    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X43Y159        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[54]/C
                         clock pessimism              0.000     0.280    
    SLICE_X43Y159        FDRE (Hold_fdre_C_D)         0.047     0.327    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.327    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_619_pp0_iter5_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln1549_reg_659_pp0_iter5_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln938_reg_666_pp0_iter5_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X42Y159  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[53]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X42Y160  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[55]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X41Y160  bd_0_i/hls_inst/inst/sub_ln947_reg_597_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y157  bd_0_i/hls_inst/inst/trunc_ln1385_2_reg_634_pp0_iter5_reg_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X46Y154  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[11]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X46Y154  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[12]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X46Y154  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[13]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_619_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_619_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln1549_reg_659_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln1549_reg_659_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln938_reg_666_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln938_reg_666_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y154  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y154  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y154  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y154  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_619_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_619_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln1549_reg_659_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln1549_reg_659_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln938_reg_666_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X38Y156  bd_0_i/hls_inst/inst/icmp_ln938_reg_666_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y154  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y154  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y154  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X46Y154  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[11]_srl2/CLK



