
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v' to AST representation.
Generating RTLIL representation for module `\single_port_ram'.
Generating RTLIL representation for module `\dual_port_ram'.
Generating RTLIL representation for module `\DLA'.
Generating RTLIL representation for module `\inverse_winograd_1'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1900.1-1922.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_adder_30_3'.
Generating RTLIL representation for module `\inverse_winograd_0'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2430.1-2452.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_3'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2899.1-2921.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_2'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3378.1-3400.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_5'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3827.1-3849.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_4'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4286.1-4308.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_7'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4715.1-4737.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_6'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5154.1-5176.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_9'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5563.1-5585.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_8'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5982.1-6004.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_11'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6371.1-6393.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_10'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6770.1-6792.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\winograd_transform_1'.
Generating RTLIL representation for module `\winograd_adder_16_20_4'.
Generating RTLIL representation for module `\winograd_dsp_16'.
Generating RTLIL representation for module `\winograd_transform_0'.
Generating RTLIL representation for module `\stream_buffer_5_1'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_15'.
Generating RTLIL representation for module `\stream_buffer_5_0'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_05'.
Generating RTLIL representation for module `\processing_element'.
Generating RTLIL representation for module `\dot_product_16_8_30_2'.
Generating RTLIL representation for module `\dsp_block_16_8_false'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_05'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_03'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_02'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_01'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_00'.
Generating RTLIL representation for module `\accumulator_24_30_3'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_04'.
Generating RTLIL representation for module `\stream_buffer_4_0'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_04'.
Generating RTLIL representation for module `\stream_buffer_4_1'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_14'.
Generating RTLIL representation for module `\stream_buffer_2_0'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_02'.
Generating RTLIL representation for module `\stream_buffer_2_1'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_12'.
Generating RTLIL representation for module `\stream_buffer_1_1'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_11'.
Generating RTLIL representation for module `\stream_buffer_1_0'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_01'.
Generating RTLIL representation for module `\stream_buffer_0_0'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_00'.
Generating RTLIL representation for module `\stream_buffer_0_1'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_10'.
Generating RTLIL representation for module `\signal_width_reducer'.
Generating RTLIL representation for module `\pipelined_xor_tree_16'.
Generating RTLIL representation for module `\pooling'.
Generating RTLIL representation for module `\store_output'.
Generating RTLIL representation for module `\stream_buffer_3_1'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_13'.
Generating RTLIL representation for module `\stream_buffer_3_0'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_03'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   1 design levels: buffer_16_24200_buffer_init_03
root of   2 design levels: stream_buffer_3_0   
root of   1 design levels: buffer_16_24200_buffer_init_13
root of   2 design levels: stream_buffer_3_1   
root of   0 design levels: store_output        
root of   0 design levels: pooling             
root of   0 design levels: pipelined_xor_tree_16
root of   1 design levels: signal_width_reducer
root of   1 design levels: buffer_16_24200_buffer_init_10
root of   2 design levels: stream_buffer_0_1   
root of   1 design levels: buffer_16_24200_buffer_init_00
root of   2 design levels: stream_buffer_0_0   
root of   1 design levels: buffer_16_24200_buffer_init_01
root of   2 design levels: stream_buffer_1_0   
root of   1 design levels: buffer_16_24200_buffer_init_11
root of   2 design levels: stream_buffer_1_1   
root of   1 design levels: buffer_16_24200_buffer_init_12
root of   2 design levels: stream_buffer_2_1   
root of   1 design levels: buffer_16_24200_buffer_init_02
root of   2 design levels: stream_buffer_2_0   
root of   1 design levels: buffer_16_24200_buffer_init_14
root of   2 design levels: stream_buffer_4_1   
root of   1 design levels: buffer_16_24200_buffer_init_04
root of   2 design levels: stream_buffer_4_0   
root of   1 design levels: weight_cache_2048_8_0_weight_init_04
root of   0 design levels: accumulator_24_30_3 
root of   1 design levels: weight_cache_2048_8_0_weight_init_00
root of   1 design levels: weight_cache_2048_8_0_weight_init_01
root of   1 design levels: weight_cache_2048_8_0_weight_init_02
root of   1 design levels: weight_cache_2048_8_0_weight_init_03
root of   1 design levels: weight_cache_2048_8_0_weight_init_05
root of   0 design levels: dsp_block_16_8_false
root of   1 design levels: dot_product_16_8_30_2
root of   2 design levels: processing_element  
root of   1 design levels: buffer_16_24200_buffer_init_05
root of   2 design levels: stream_buffer_5_0   
root of   1 design levels: buffer_16_24200_buffer_init_15
root of   2 design levels: stream_buffer_5_1   
root of   1 design levels: winograd_transform_0
root of   0 design levels: winograd_dsp_16     
root of   0 design levels: winograd_adder_16_20_4
root of   1 design levels: winograd_transform_1
root of   1 design levels: inverse_winograd_10 
root of   1 design levels: inverse_winograd_11 
root of   1 design levels: inverse_winograd_8  
root of   1 design levels: inverse_winograd_9  
root of   1 design levels: inverse_winograd_6  
root of   1 design levels: inverse_winograd_7  
root of   1 design levels: inverse_winograd_4  
root of   1 design levels: inverse_winograd_5  
root of   1 design levels: inverse_winograd_2  
root of   1 design levels: inverse_winograd_3  
root of   1 design levels: inverse_winograd_0  
root of   0 design levels: inverse_winograd_adder_30_3
root of   1 design levels: inverse_winograd_1  
root of   3 design levels: DLA                 
root of   0 design levels: dual_port_ram       
root of   0 design levels: single_port_ram     
Automatically selected DLA as design top module.

2.2. Analyzing design hierarchy..
Top module:  \DLA
Used module:     \signal_width_reducer
Used module:         \pipelined_xor_tree_16
Used module:     \store_output
Used module:     \pooling
Used module:     \inverse_winograd_11
Used module:         \inverse_winograd_adder_30_3
Used module:     \inverse_winograd_10
Used module:     \inverse_winograd_9
Used module:     \inverse_winograd_8
Used module:     \inverse_winograd_7
Used module:     \inverse_winograd_6
Used module:     \inverse_winograd_5
Used module:     \inverse_winograd_4
Used module:     \inverse_winograd_3
Used module:     \inverse_winograd_2
Used module:     \inverse_winograd_1
Used module:     \inverse_winograd_0
Used module:     \processing_element
Used module:         \weight_cache_2048_8_0_weight_init_05
Used module:             \dual_port_ram
Used module:         \weight_cache_2048_8_0_weight_init_04
Used module:         \weight_cache_2048_8_0_weight_init_03
Used module:         \weight_cache_2048_8_0_weight_init_02
Used module:         \weight_cache_2048_8_0_weight_init_01
Used module:         \weight_cache_2048_8_0_weight_init_00
Used module:         \accumulator_24_30_3
Used module:         \dot_product_16_8_30_2
Used module:             \dsp_block_16_8_false
Used module:     \winograd_transform_1
Used module:         \winograd_adder_16_20_4
Used module:         \winograd_dsp_16
Used module:     \winograd_transform_0
Used module:     \stream_buffer_5_1
Used module:         \buffer_16_24200_buffer_init_15
Used module:     \stream_buffer_5_0
Used module:         \buffer_16_24200_buffer_init_05
Used module:     \stream_buffer_4_1
Used module:         \buffer_16_24200_buffer_init_14
Used module:     \stream_buffer_4_0
Used module:         \buffer_16_24200_buffer_init_04
Used module:     \stream_buffer_3_1
Used module:         \buffer_16_24200_buffer_init_13
Used module:     \stream_buffer_3_0
Used module:         \buffer_16_24200_buffer_init_03
Used module:     \stream_buffer_2_1
Used module:         \buffer_16_24200_buffer_init_12
Used module:     \stream_buffer_2_0
Used module:         \buffer_16_24200_buffer_init_02
Used module:     \stream_buffer_1_1
Used module:         \buffer_16_24200_buffer_init_11
Used module:     \stream_buffer_1_0
Used module:         \buffer_16_24200_buffer_init_01
Used module:     \stream_buffer_0_1
Used module:         \buffer_16_24200_buffer_init_10
Used module:     \stream_buffer_0_0
Used module:         \buffer_16_24200_buffer_init_00
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Generating RTLIL representation for module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Found cached RTLIL representation for module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Generating RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Found cached RTLIL representation for module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Found cached RTLIL representation for module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Found cached RTLIL representation for module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Found cached RTLIL representation for module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Found cached RTLIL representation for module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Found cached RTLIL representation for module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Found cached RTLIL representation for module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Found cached RTLIL representation for module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Found cached RTLIL representation for module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Found cached RTLIL representation for module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.

2.5. Analyzing design hierarchy..
Top module:  \DLA
Used module:     \signal_width_reducer
Used module:         \pipelined_xor_tree_16
Used module:     \store_output
Used module:     \pooling
Used module:     \inverse_winograd_11
Used module:         \inverse_winograd_adder_30_3
Used module:     \inverse_winograd_10
Used module:     \inverse_winograd_9
Used module:     \inverse_winograd_8
Used module:     \inverse_winograd_7
Used module:     \inverse_winograd_6
Used module:     \inverse_winograd_5
Used module:     \inverse_winograd_4
Used module:     \inverse_winograd_3
Used module:     \inverse_winograd_2
Used module:     \inverse_winograd_1
Used module:     \inverse_winograd_0
Used module:     \processing_element
Used module:         \weight_cache_2048_8_0_weight_init_05
Used module:             $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram
Used module:         \weight_cache_2048_8_0_weight_init_04
Used module:         \weight_cache_2048_8_0_weight_init_03
Used module:         \weight_cache_2048_8_0_weight_init_02
Used module:         \weight_cache_2048_8_0_weight_init_01
Used module:         \weight_cache_2048_8_0_weight_init_00
Used module:         \accumulator_24_30_3
Used module:         \dot_product_16_8_30_2
Used module:             \dsp_block_16_8_false
Used module:     \winograd_transform_1
Used module:         \winograd_adder_16_20_4
Used module:         \winograd_dsp_16
Used module:     \winograd_transform_0
Used module:     \stream_buffer_5_1
Used module:         \buffer_16_24200_buffer_init_15
Used module:             $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram
Used module:     \stream_buffer_5_0
Used module:         \buffer_16_24200_buffer_init_05
Used module:     \stream_buffer_4_1
Used module:         \buffer_16_24200_buffer_init_14
Used module:     \stream_buffer_4_0
Used module:         \buffer_16_24200_buffer_init_04
Used module:     \stream_buffer_3_1
Used module:         \buffer_16_24200_buffer_init_13
Used module:     \stream_buffer_3_0
Used module:         \buffer_16_24200_buffer_init_03
Used module:     \stream_buffer_2_1
Used module:         \buffer_16_24200_buffer_init_12
Used module:     \stream_buffer_2_0
Used module:         \buffer_16_24200_buffer_init_02
Used module:     \stream_buffer_1_1
Used module:         \buffer_16_24200_buffer_init_11
Used module:     \stream_buffer_1_0
Used module:         \buffer_16_24200_buffer_init_01
Used module:     \stream_buffer_0_1
Used module:         \buffer_16_24200_buffer_init_10
Used module:     \stream_buffer_0_0
Used module:         \buffer_16_24200_buffer_init_00

2.6. Analyzing design hierarchy..
Top module:  \DLA
Used module:     \signal_width_reducer
Used module:         \pipelined_xor_tree_16
Used module:     \store_output
Used module:     \pooling
Used module:     \inverse_winograd_11
Used module:         \inverse_winograd_adder_30_3
Used module:     \inverse_winograd_10
Used module:     \inverse_winograd_9
Used module:     \inverse_winograd_8
Used module:     \inverse_winograd_7
Used module:     \inverse_winograd_6
Used module:     \inverse_winograd_5
Used module:     \inverse_winograd_4
Used module:     \inverse_winograd_3
Used module:     \inverse_winograd_2
Used module:     \inverse_winograd_1
Used module:     \inverse_winograd_0
Used module:     \processing_element
Used module:         \weight_cache_2048_8_0_weight_init_05
Used module:             $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram
Used module:         \weight_cache_2048_8_0_weight_init_04
Used module:         \weight_cache_2048_8_0_weight_init_03
Used module:         \weight_cache_2048_8_0_weight_init_02
Used module:         \weight_cache_2048_8_0_weight_init_01
Used module:         \weight_cache_2048_8_0_weight_init_00
Used module:         \accumulator_24_30_3
Used module:         \dot_product_16_8_30_2
Used module:             \dsp_block_16_8_false
Used module:     \winograd_transform_1
Used module:         \winograd_adder_16_20_4
Used module:         \winograd_dsp_16
Used module:     \winograd_transform_0
Used module:     \stream_buffer_5_1
Used module:         \buffer_16_24200_buffer_init_15
Used module:             $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram
Used module:     \stream_buffer_5_0
Used module:         \buffer_16_24200_buffer_init_05
Used module:     \stream_buffer_4_1
Used module:         \buffer_16_24200_buffer_init_14
Used module:     \stream_buffer_4_0
Used module:         \buffer_16_24200_buffer_init_04
Used module:     \stream_buffer_3_1
Used module:         \buffer_16_24200_buffer_init_13
Used module:     \stream_buffer_3_0
Used module:         \buffer_16_24200_buffer_init_03
Used module:     \stream_buffer_2_1
Used module:         \buffer_16_24200_buffer_init_12
Used module:     \stream_buffer_2_0
Used module:         \buffer_16_24200_buffer_init_02
Used module:     \stream_buffer_1_1
Used module:         \buffer_16_24200_buffer_init_11
Used module:     \stream_buffer_1_0
Used module:         \buffer_16_24200_buffer_init_01
Used module:     \stream_buffer_0_1
Used module:         \buffer_16_24200_buffer_init_10
Used module:     \stream_buffer_0_0
Used module:         \buffer_16_24200_buffer_init_00
Removing unused module `\dual_port_ram'.
Removing unused module `\single_port_ram'.
Removed 2 unused modules.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_05_inst_5_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_05_inst_5_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_04_inst_4_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_04_inst_4_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_03_inst_3_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_03_inst_3_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_02_inst_2_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_02_inst_2_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_01_inst_1_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_01_inst_1_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_00_inst_0_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_00_inst_0_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA45.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA45.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA45.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA45.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA35.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA35.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA35.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA35.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA25.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA25.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA25.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA25.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA15.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA15.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA15.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA15.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA54.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA54.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA54.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA54.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA04.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA04.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA04.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA04.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA53.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA53.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA53.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA53.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA03.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA03.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA03.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA03.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA52.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA52.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA52.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA52.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA02.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA02.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA02.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA02.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA51.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA51.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA51.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA51.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA01.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA01.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA01.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA01.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA40.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA40.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA40.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA40.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA30.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA30.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA30.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA30.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA20.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA20.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA20.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA20.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA10.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA10.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA10.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA10.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA45.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA45.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA45.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA45.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA35.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA35.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA35.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA35.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA25.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA25.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA25.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA25.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA15.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA15.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA15.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA15.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA54.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA54.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA54.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA54.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA04.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA04.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA04.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA04.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA53.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA53.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA53.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA53.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA03.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA03.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA03.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA03.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA52.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA52.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA52.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA52.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA02.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA02.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA02.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA02.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA51.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA51.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA51.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA51.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA01.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA01.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA01.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA01.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA40.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA40.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA40.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA40.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA30.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA30.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA30.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA30.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA20.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA20.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA20.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA20.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA10.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA10.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA10.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA10.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data9x from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_5_1_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_5_0_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_4_1_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_4_0_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_3_1_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_3_0_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_2_1_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_2_0_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_1_1_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_1_0_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_0_1_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_0_0_inst.i_eltwise from 32 bits to 16 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14577$1779 in module stream_buffer_3_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14539$1768 in module stream_buffer_3_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14507$1751 in module stream_buffer_3_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14475$1734 in module stream_buffer_3_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14380$1730 in module stream_buffer_3_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14342$1719 in module stream_buffer_3_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14310$1702 in module stream_buffer_3_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14278$1685 in module stream_buffer_3_1.
Marked 15 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641 in module store_output.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14019$1634 in module pooling.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13992$1629 in module pooling.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613 in module pipelined_xor_tree_16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13655$1609 in module stream_buffer_0_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13617$1598 in module stream_buffer_0_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13585$1581 in module stream_buffer_0_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13553$1564 in module stream_buffer_0_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13458$1560 in module stream_buffer_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13420$1549 in module stream_buffer_0_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13388$1532 in module stream_buffer_0_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13356$1515 in module stream_buffer_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13261$1511 in module stream_buffer_1_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1500 in module stream_buffer_1_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13191$1483 in module stream_buffer_1_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13159$1466 in module stream_buffer_1_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13064$1462 in module stream_buffer_1_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13026$1451 in module stream_buffer_1_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12994$1434 in module stream_buffer_1_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12962$1417 in module stream_buffer_1_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12867$1413 in module stream_buffer_2_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12829$1402 in module stream_buffer_2_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12797$1385 in module stream_buffer_2_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12765$1368 in module stream_buffer_2_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12670$1364 in module stream_buffer_2_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12632$1353 in module stream_buffer_2_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12600$1336 in module stream_buffer_2_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12568$1319 in module stream_buffer_2_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12473$1315 in module stream_buffer_4_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12435$1304 in module stream_buffer_4_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12403$1287 in module stream_buffer_4_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12371$1270 in module stream_buffer_4_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12276$1266 in module stream_buffer_4_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12238$1255 in module stream_buffer_4_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12206$1238 in module stream_buffer_4_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12174$1221 in module stream_buffer_4_0.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12070$1214 in module accumulator_24_30_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11805$1204 in module dsp_block_16_8_false.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11737$1202 in module dot_product_16_8_30_2.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173 in module processing_element.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11243$1165 in module stream_buffer_5_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11205$1154 in module stream_buffer_5_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11173$1137 in module stream_buffer_5_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11141$1120 in module stream_buffer_5_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11047$1116 in module stream_buffer_5_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1105 in module stream_buffer_5_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10977$1088 in module stream_buffer_5_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10945$1071 in module stream_buffer_5_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762 in module winograd_transform_0.
Marked 17 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8983$743 in module winograd_dsp_16.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418 in module winograd_transform_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7000$413 in module inverse_winograd_10.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395 in module inverse_winograd_10.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6770$388 in module inverse_winograd_10.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6601$382 in module inverse_winograd_11.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364 in module inverse_winograd_11.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6371$357 in module inverse_winograd_11.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6212$351 in module inverse_winograd_8.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333 in module inverse_winograd_8.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5982$326 in module inverse_winograd_8.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5793$320 in module inverse_winograd_9.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302 in module inverse_winograd_9.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5563$295 in module inverse_winograd_9.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5384$289 in module inverse_winograd_6.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271 in module inverse_winograd_6.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5154$264 in module inverse_winograd_6.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4945$258 in module inverse_winograd_7.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240 in module inverse_winograd_7.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4715$233 in module inverse_winograd_7.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4516$227 in module inverse_winograd_4.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209 in module inverse_winograd_4.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4286$202 in module inverse_winograd_4.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4057$196 in module inverse_winograd_5.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178 in module inverse_winograd_5.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3827$171 in module inverse_winograd_5.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3608$165 in module inverse_winograd_2.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147 in module inverse_winograd_2.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3378$140 in module inverse_winograd_2.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3129$134 in module inverse_winograd_3.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116 in module inverse_winograd_3.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2899$109 in module inverse_winograd_3.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2660$103 in module inverse_winograd_0.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85 in module inverse_winograd_0.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2430$78 in module inverse_winograd_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2130$66 in module inverse_winograd_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48 in module inverse_winograd_1.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1900$41 in module inverse_winograd_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1811 in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1803 in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1793 in module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1785 in module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 238 redundant assignments.
Promoted 1046 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\buffer_16_24200_buffer_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14617$1782'.
Creating decoders for process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14577$1779'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14562$1775'.
Creating decoders for process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14539$1768'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14507$1751'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14475$1734'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14420$1733'.
Creating decoders for process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14380$1730'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14365$1726'.
Creating decoders for process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14342$1719'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14310$1702'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14278$1685'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
     1/12: $0\count_y[5:0]
     2/12: $0\count_x[5:0]
     3/12: $0\count_to_wvec[5:0]
     4/12: $0\wen_5[0:0]
     5/12: $0\wen_4[0:0]
     6/12: $0\wen_3[0:0]
     7/12: $0\wen_2[0:0]
     8/12: $0\wen_1[0:0]
     9/12: $0\wen_0[0:0]
    10/12: $0\count[5:0]
    11/12: $0\offset[14:0]
    12/12: $0\base_addr[14:0]
Creating decoders for process `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14019$1634'.
     1/3: $0\s_count[0:0]
     2/3: $0\result_1[15:0]
     3/3: $0\result_0[15:0]
Creating decoders for process `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13992$1629'.
     1/3: $0\count[1:0]
     2/3: $0\buffer_1_0[15:0]
     3/3: $0\buffer_0_0[15:0]
Creating decoders for process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
     1/48: $0\pipeline_15_0[0:0]
     2/48: $0\pipeline_14_0[0:0]
     3/48: $0\pipeline_13_0[0:0]
     4/48: $0\pipeline_12_1[0:0]
     5/48: $0\pipeline_12_0[0:0]
     6/48: $0\pipeline_11_0[0:0]
     7/48: $0\pipeline_10_0[0:0]
     8/48: $0\pipeline_9_0[0:0]
     9/48: $0\pipeline_8_1[0:0]
    10/48: $0\pipeline_8_0[0:0]
    11/48: $0\pipeline_7_0[0:0]
    12/48: $0\pipeline_6_0[0:0]
    13/48: $0\pipeline_5_0[0:0]
    14/48: $0\pipeline_4_1[0:0]
    15/48: $0\pipeline_4_0[0:0]
    16/48: $0\pipeline_3_0[0:0]
    17/48: $0\pipeline_2_0[0:0]
    18/48: $0\pipeline_1_0[0:0]
    19/48: $0\pipeline_0_2[0:0]
    20/48: $0\pipeline_0_1[0:0]
    21/48: $0\pipeline_0_0[0:0]
    22/48: $0\pipeline_15_2[0:0]
    23/48: $0\pipeline_15_1[0:0]
    24/48: $0\pipeline_14_2[0:0]
    25/48: $0\pipeline_14_1[0:0]
    26/48: $0\pipeline_13_2[0:0]
    27/48: $0\pipeline_13_1[0:0]
    28/48: $0\pipeline_12_2[0:0]
    29/48: $0\pipeline_11_2[0:0]
    30/48: $0\pipeline_11_1[0:0]
    31/48: $0\pipeline_10_2[0:0]
    32/48: $0\pipeline_10_1[0:0]
    33/48: $0\pipeline_9_2[0:0]
    34/48: $0\pipeline_9_1[0:0]
    35/48: $0\pipeline_8_2[0:0]
    36/48: $0\pipeline_7_2[0:0]
    37/48: $0\pipeline_7_1[0:0]
    38/48: $0\pipeline_6_2[0:0]
    39/48: $0\pipeline_6_1[0:0]
    40/48: $0\pipeline_5_2[0:0]
    41/48: $0\pipeline_5_1[0:0]
    42/48: $0\pipeline_4_2[0:0]
    43/48: $0\pipeline_3_2[0:0]
    44/48: $0\pipeline_3_1[0:0]
    45/48: $0\pipeline_2_2[0:0]
    46/48: $0\pipeline_2_1[0:0]
    47/48: $0\pipeline_1_2[0:0]
    48/48: $0\pipeline_1_1[0:0]
Creating decoders for process `\buffer_16_24200_buffer_init_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13695$1612'.
Creating decoders for process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13655$1609'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13640$1605'.
Creating decoders for process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13617$1598'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13585$1581'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13553$1564'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13498$1563'.
Creating decoders for process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13458$1560'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13443$1556'.
Creating decoders for process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13420$1549'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13388$1532'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13356$1515'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13301$1514'.
Creating decoders for process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13261$1511'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13246$1507'.
Creating decoders for process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1500'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13191$1483'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13159$1466'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13104$1465'.
Creating decoders for process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13064$1462'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13049$1458'.
Creating decoders for process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13026$1451'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12994$1434'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12962$1417'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_12.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12907$1416'.
Creating decoders for process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12867$1413'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12852$1409'.
Creating decoders for process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12829$1402'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12797$1385'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12765$1368'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12710$1367'.
Creating decoders for process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12670$1364'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12655$1360'.
Creating decoders for process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12632$1353'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12600$1336'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12568$1319'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_14.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12513$1318'.
Creating decoders for process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12473$1315'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12458$1311'.
Creating decoders for process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12435$1304'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12403$1287'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12371$1270'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12316$1269'.
Creating decoders for process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12276$1266'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12261$1262'.
Creating decoders for process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12238$1255'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12206$1238'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12174$1221'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12116$1220'.
Creating decoders for process `\accumulator_24_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12070$1214'.
     1/5: $0\in_reg[29:0]
     2/5: $0\cir_shift_reg_2[29:0]
     3/5: $0\cir_shift_reg_1[29:0]
     4/5: $0\cir_shift_reg_0[29:0]
     5/5: $0\out_reg[29:0]
Creating decoders for process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12028$1213'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11982$1212'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11936$1211'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11890$1210'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11844$1209'.
Creating decoders for process `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11805$1204'.
     1/5: $0\by_reg[7:0]
     2/5: $0\bx_reg[15:0]
     3/5: $0\ay_reg[7:0]
     4/5: $0\ax_reg[15:0]
     5/5: $0\resulta[23:0]
Creating decoders for process `\dot_product_16_8_30_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11737$1202'.
     1/4: $0\w_pipeline_1_0[7:0]
     2/4: $0\f_pipeline_1_0[15:0]
     3/4: $0\w_pipeline_0_0[7:0]
     4/4: $0\f_pipeline_0_0[15:0]
Creating decoders for process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11613$1188'.
Creating decoders for process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
     1/24: $0\done_6[0:0]
     2/24: $0\done_5[0:0]
     3/24: $0\done_4[0:0]
     4/24: $0\T_counter[15:0]
     5/24: $0\done_3[0:0]
     6/24: $0\done_2[0:0]
     7/24: $0\done_1[0:0]
     8/24: $0\done[0:0]
     9/24: $0\C_counter[1:0]
    10/24: $0\L_counter[1:0]
    11/24: $0\offset[10:0]
    12/24: $0\base_addr[10:0]
    13/24: $0\valid_11[0:0]
    14/24: $0\valid_10[0:0]
    15/24: $0\valid_9[0:0]
    16/24: $0\valid_8[0:0]
    17/24: $0\valid_7[0:0]
    18/24: $0\valid_6[0:0]
    19/24: $0\valid_5[0:0]
    20/24: $0\valid_4[0:0]
    21/24: $0\valid_3[0:0]
    22/24: $0\valid_2[0:0]
    23/24: $0\valid_1[0:0]
    24/24: $0\valid_0[0:0]
Creating decoders for process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
     1/12: $0\if_reg_5_1[15:0]
     2/12: $0\if_reg_5_0[15:0]
     3/12: $0\if_reg_4_1[15:0]
     4/12: $0\if_reg_4_0[15:0]
     5/12: $0\if_reg_3_1[15:0]
     6/12: $0\if_reg_3_0[15:0]
     7/12: $0\if_reg_2_1[15:0]
     8/12: $0\if_reg_2_0[15:0]
     9/12: $0\if_reg_1_1[15:0]
    10/12: $0\if_reg_1_0[15:0]
    11/12: $0\if_reg_0_1[15:0]
    12/12: $0\if_reg_0_0[15:0]
Creating decoders for process `\buffer_16_24200_buffer_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11283$1168'.
Creating decoders for process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11243$1165'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11228$1161'.
Creating decoders for process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11205$1154'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11173$1137'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11141$1120'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_15.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11087$1119'.
Creating decoders for process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11047$1116'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11032$1112'.
Creating decoders for process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1105'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10977$1088'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10945$1071'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
     1/44: $0\output_buffer_5_4[19:0]
     2/44: $0\output_buffer_4_4[19:0]
     3/44: $0\output_buffer_3_4[19:0]
     4/44: $0\output_buffer_2_4[19:0]
     5/44: $0\output_buffer_1_4[19:0]
     6/44: $0\output_buffer_0_4[19:0]
     7/44: $0\output_buffer_5_3[19:0]
     8/44: $0\output_buffer_4_3[19:0]
     9/44: $0\output_buffer_3_3[19:0]
    10/44: $0\output_buffer_2_3[19:0]
    11/44: $0\output_buffer_1_3[19:0]
    12/44: $0\output_buffer_0_3[19:0]
    13/44: $0\output_buffer_5_2[19:0]
    14/44: $0\output_buffer_4_2[19:0]
    15/44: $0\output_buffer_3_2[19:0]
    16/44: $0\output_buffer_2_2[19:0]
    17/44: $0\output_buffer_1_2[19:0]
    18/44: $0\output_buffer_0_2[19:0]
    19/44: $0\output_buffer_5_1[19:0]
    20/44: $0\output_buffer_4_1[19:0]
    21/44: $0\output_buffer_3_1[19:0]
    22/44: $0\output_buffer_2_1[19:0]
    23/44: $0\output_buffer_1_1[19:0]
    24/44: $0\output_buffer_0_1[19:0]
    25/44: $0\output_buffer_5_0[19:0]
    26/44: $0\output_buffer_4_0[19:0]
    27/44: $0\output_buffer_3_0[19:0]
    28/44: $0\output_buffer_2_0[19:0]
    29/44: $0\output_buffer_1_0[19:0]
    30/44: $0\output_buffer_0_0[19:0]
    31/44: $0\calculate[0:0]
    32/44: $0\input_buffer_count[2:0]
    33/44: $0\output_buffer_5_5[19:0]
    34/44: $0\input_buffer_5_5[15:0]
    35/44: $0\input_buffer_5_4[15:0]
    36/44: $0\input_buffer_5_3[15:0]
    37/44: $0\input_buffer_5_2[15:0]
    38/44: $0\input_buffer_5_1[15:0]
    39/44: $0\input_buffer_5_0[15:0]
    40/44: $0\output_buffer_4_5[19:0]
    41/44: $0\output_buffer_3_5[19:0]
    42/44: $0\output_buffer_2_5[19:0]
    43/44: $0\output_buffer_1_5[19:0]
    44/44: $0\output_buffer_0_5[19:0]
Creating decoders for process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8983$743'.
     1/6: $0\resb_reg[15:0]
     2/6: $0\resa_reg[15:0]
     3/6: $0\by_reg[15:0]
     4/6: $0\ay_reg[15:0]
     5/6: $0\coefb[15:0]
     6/6: $0\coefa[15:0]
Creating decoders for process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
Creating decoders for process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
     1/44: $0\output_buffer_5_4[19:0]
     2/44: $0\output_buffer_4_4[19:0]
     3/44: $0\output_buffer_3_4[19:0]
     4/44: $0\output_buffer_2_4[19:0]
     5/44: $0\output_buffer_1_4[19:0]
     6/44: $0\output_buffer_0_4[19:0]
     7/44: $0\output_buffer_5_3[19:0]
     8/44: $0\output_buffer_4_3[19:0]
     9/44: $0\output_buffer_3_3[19:0]
    10/44: $0\output_buffer_2_3[19:0]
    11/44: $0\output_buffer_1_3[19:0]
    12/44: $0\output_buffer_0_3[19:0]
    13/44: $0\output_buffer_5_2[19:0]
    14/44: $0\output_buffer_4_2[19:0]
    15/44: $0\output_buffer_3_2[19:0]
    16/44: $0\output_buffer_2_2[19:0]
    17/44: $0\output_buffer_1_2[19:0]
    18/44: $0\output_buffer_0_2[19:0]
    19/44: $0\output_buffer_5_1[19:0]
    20/44: $0\output_buffer_4_1[19:0]
    21/44: $0\output_buffer_3_1[19:0]
    22/44: $0\output_buffer_2_1[19:0]
    23/44: $0\output_buffer_1_1[19:0]
    24/44: $0\output_buffer_0_1[19:0]
    25/44: $0\output_buffer_5_0[19:0]
    26/44: $0\output_buffer_4_0[19:0]
    27/44: $0\output_buffer_3_0[19:0]
    28/44: $0\output_buffer_2_0[19:0]
    29/44: $0\output_buffer_1_0[19:0]
    30/44: $0\output_buffer_0_0[19:0]
    31/44: $0\calculate[0:0]
    32/44: $0\input_buffer_count[2:0]
    33/44: $0\output_buffer_5_5[19:0]
    34/44: $0\input_buffer_5_5[15:0]
    35/44: $0\input_buffer_5_4[15:0]
    36/44: $0\input_buffer_5_3[15:0]
    37/44: $0\input_buffer_5_2[15:0]
    38/44: $0\input_buffer_5_1[15:0]
    39/44: $0\input_buffer_5_0[15:0]
    40/44: $0\output_buffer_4_5[19:0]
    41/44: $0\output_buffer_3_5[19:0]
    42/44: $0\output_buffer_2_5[19:0]
    43/44: $0\output_buffer_1_5[19:0]
    44/44: $0\output_buffer_0_5[19:0]
Creating decoders for process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7000$413'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6770$388'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
Creating decoders for process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6601$382'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6371$357'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
Creating decoders for process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6212$351'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5982$326'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
Creating decoders for process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5793$320'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5563$295'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
Creating decoders for process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5384$289'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5154$264'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
Creating decoders for process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4945$258'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4715$233'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
Creating decoders for process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4516$227'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4286$202'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
Creating decoders for process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4057$196'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3827$171'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
Creating decoders for process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3608$165'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3378$140'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
Creating decoders for process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3129$134'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2899$109'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
Creating decoders for process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2660$103'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2430$78'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
Creating decoders for process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2179$71'.
Creating decoders for process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2130$66'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1900$41'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
Creating decoders for process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1811'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:85$1802_EN[7:0]$1817
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:85$1802_DATA[7:0]$1816
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:85$1802_ADDR[10:0]$1815
     4/4: $0\out2[7:0]
Creating decoders for process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1803'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:76$1801_EN[7:0]$1809
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:76$1801_DATA[7:0]$1808
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:76$1801_ADDR[10:0]$1807
     4/4: $0\out1[7:0]
Creating decoders for process `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1793'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:85$1784_EN[15:0]$1799
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:85$1784_DATA[15:0]$1798
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:85$1784_ADDR[14:0]$1797
     4/4: $0\out2[15:0]
Creating decoders for process `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1785'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:76$1783_EN[15:0]$1791
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:76$1783_DATA[15:0]$1790
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:76$1783_ADDR[14:0]$1789
     4/4: $0\out1[15:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\stream_buffer_3_0.\B1_wdata' from process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14577$1779'.
No latch inferred for signal `\stream_buffer_3_0.\b0_waddr' from process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14562$1775'.
No latch inferred for signal `\stream_buffer_3_0.\b0_raddr' from process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14562$1775'.
No latch inferred for signal `\stream_buffer_3_0.\b1_raddr' from process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14562$1775'.
No latch inferred for signal `\stream_buffer_3_1.\B1_wdata' from process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14380$1730'.
No latch inferred for signal `\stream_buffer_3_1.\b0_waddr' from process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14365$1726'.
No latch inferred for signal `\stream_buffer_3_1.\b0_raddr' from process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14365$1726'.
No latch inferred for signal `\stream_buffer_3_1.\b1_raddr' from process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14365$1726'.
No latch inferred for signal `\stream_buffer_0_1.\B1_wdata' from process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13655$1609'.
No latch inferred for signal `\stream_buffer_0_1.\b0_waddr' from process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13640$1605'.
No latch inferred for signal `\stream_buffer_0_1.\b0_raddr' from process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13640$1605'.
No latch inferred for signal `\stream_buffer_0_1.\b1_raddr' from process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13640$1605'.
No latch inferred for signal `\stream_buffer_0_0.\B1_wdata' from process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13458$1560'.
No latch inferred for signal `\stream_buffer_0_0.\b0_waddr' from process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13443$1556'.
No latch inferred for signal `\stream_buffer_0_0.\b0_raddr' from process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13443$1556'.
No latch inferred for signal `\stream_buffer_0_0.\b1_raddr' from process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13443$1556'.
No latch inferred for signal `\stream_buffer_1_0.\B1_wdata' from process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13261$1511'.
No latch inferred for signal `\stream_buffer_1_0.\b0_waddr' from process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13246$1507'.
No latch inferred for signal `\stream_buffer_1_0.\b0_raddr' from process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13246$1507'.
No latch inferred for signal `\stream_buffer_1_0.\b1_raddr' from process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13246$1507'.
No latch inferred for signal `\stream_buffer_1_1.\B1_wdata' from process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13064$1462'.
No latch inferred for signal `\stream_buffer_1_1.\b0_waddr' from process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13049$1458'.
No latch inferred for signal `\stream_buffer_1_1.\b0_raddr' from process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13049$1458'.
No latch inferred for signal `\stream_buffer_1_1.\b1_raddr' from process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13049$1458'.
No latch inferred for signal `\stream_buffer_2_1.\B1_wdata' from process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12867$1413'.
No latch inferred for signal `\stream_buffer_2_1.\b0_waddr' from process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12852$1409'.
No latch inferred for signal `\stream_buffer_2_1.\b0_raddr' from process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12852$1409'.
No latch inferred for signal `\stream_buffer_2_1.\b1_raddr' from process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12852$1409'.
No latch inferred for signal `\stream_buffer_2_0.\B1_wdata' from process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12670$1364'.
No latch inferred for signal `\stream_buffer_2_0.\b0_waddr' from process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12655$1360'.
No latch inferred for signal `\stream_buffer_2_0.\b0_raddr' from process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12655$1360'.
No latch inferred for signal `\stream_buffer_2_0.\b1_raddr' from process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12655$1360'.
No latch inferred for signal `\stream_buffer_4_1.\B1_wdata' from process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12473$1315'.
No latch inferred for signal `\stream_buffer_4_1.\b0_waddr' from process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12458$1311'.
No latch inferred for signal `\stream_buffer_4_1.\b0_raddr' from process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12458$1311'.
No latch inferred for signal `\stream_buffer_4_1.\b1_raddr' from process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12458$1311'.
No latch inferred for signal `\stream_buffer_4_0.\B1_wdata' from process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12276$1266'.
No latch inferred for signal `\stream_buffer_4_0.\b0_waddr' from process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12261$1262'.
No latch inferred for signal `\stream_buffer_4_0.\b0_raddr' from process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12261$1262'.
No latch inferred for signal `\stream_buffer_4_0.\b1_raddr' from process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12261$1262'.
No latch inferred for signal `\processing_element.\weight_cache_addr' from process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11613$1188'.
No latch inferred for signal `\stream_buffer_5_0.\B1_wdata' from process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11243$1165'.
No latch inferred for signal `\stream_buffer_5_0.\b0_waddr' from process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11228$1161'.
No latch inferred for signal `\stream_buffer_5_0.\b0_raddr' from process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11228$1161'.
No latch inferred for signal `\stream_buffer_5_0.\b1_raddr' from process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11228$1161'.
No latch inferred for signal `\stream_buffer_5_1.\B1_wdata' from process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11047$1116'.
No latch inferred for signal `\stream_buffer_5_1.\b0_waddr' from process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11032$1112'.
No latch inferred for signal `\stream_buffer_5_1.\b0_raddr' from process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11032$1112'.
No latch inferred for signal `\stream_buffer_5_1.\b1_raddr' from process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11032$1112'.
No latch inferred for signal `\inverse_winograd_10.\result_wire_0' from process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7000$413'.
No latch inferred for signal `\inverse_winograd_10.\result_wire_1' from process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7000$413'.
No latch inferred for signal `\inverse_winograd_10.\result_wire_2' from process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7000$413'.
No latch inferred for signal `\inverse_winograd_10.\result_wire_3' from process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7000$413'.
No latch inferred for signal `\inverse_winograd_10.\next_state' from process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6770$388'.
No latch inferred for signal `\inverse_winograd_11.\result_wire_0' from process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6601$382'.
No latch inferred for signal `\inverse_winograd_11.\result_wire_1' from process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6601$382'.
No latch inferred for signal `\inverse_winograd_11.\result_wire_2' from process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6601$382'.
No latch inferred for signal `\inverse_winograd_11.\result_wire_3' from process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6601$382'.
No latch inferred for signal `\inverse_winograd_11.\next_state' from process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6371$357'.
No latch inferred for signal `\inverse_winograd_8.\result_wire_0' from process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6212$351'.
No latch inferred for signal `\inverse_winograd_8.\result_wire_1' from process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6212$351'.
No latch inferred for signal `\inverse_winograd_8.\result_wire_2' from process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6212$351'.
No latch inferred for signal `\inverse_winograd_8.\result_wire_3' from process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6212$351'.
No latch inferred for signal `\inverse_winograd_8.\next_state' from process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5982$326'.
No latch inferred for signal `\inverse_winograd_9.\result_wire_0' from process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5793$320'.
No latch inferred for signal `\inverse_winograd_9.\result_wire_1' from process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5793$320'.
No latch inferred for signal `\inverse_winograd_9.\result_wire_2' from process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5793$320'.
No latch inferred for signal `\inverse_winograd_9.\result_wire_3' from process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5793$320'.
No latch inferred for signal `\inverse_winograd_9.\next_state' from process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5563$295'.
No latch inferred for signal `\inverse_winograd_6.\result_wire_0' from process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5384$289'.
No latch inferred for signal `\inverse_winograd_6.\result_wire_1' from process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5384$289'.
No latch inferred for signal `\inverse_winograd_6.\result_wire_2' from process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5384$289'.
No latch inferred for signal `\inverse_winograd_6.\result_wire_3' from process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5384$289'.
No latch inferred for signal `\inverse_winograd_6.\next_state' from process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5154$264'.
No latch inferred for signal `\inverse_winograd_7.\result_wire_0' from process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4945$258'.
No latch inferred for signal `\inverse_winograd_7.\result_wire_1' from process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4945$258'.
No latch inferred for signal `\inverse_winograd_7.\result_wire_2' from process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4945$258'.
No latch inferred for signal `\inverse_winograd_7.\result_wire_3' from process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4945$258'.
No latch inferred for signal `\inverse_winograd_7.\next_state' from process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4715$233'.
No latch inferred for signal `\inverse_winograd_4.\result_wire_0' from process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4516$227'.
No latch inferred for signal `\inverse_winograd_4.\result_wire_1' from process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4516$227'.
No latch inferred for signal `\inverse_winograd_4.\result_wire_2' from process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4516$227'.
No latch inferred for signal `\inverse_winograd_4.\result_wire_3' from process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4516$227'.
No latch inferred for signal `\inverse_winograd_4.\next_state' from process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4286$202'.
No latch inferred for signal `\inverse_winograd_5.\result_wire_0' from process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4057$196'.
No latch inferred for signal `\inverse_winograd_5.\result_wire_1' from process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4057$196'.
No latch inferred for signal `\inverse_winograd_5.\result_wire_2' from process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4057$196'.
No latch inferred for signal `\inverse_winograd_5.\result_wire_3' from process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4057$196'.
No latch inferred for signal `\inverse_winograd_5.\next_state' from process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3827$171'.
No latch inferred for signal `\inverse_winograd_2.\result_wire_0' from process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3608$165'.
No latch inferred for signal `\inverse_winograd_2.\result_wire_1' from process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3608$165'.
No latch inferred for signal `\inverse_winograd_2.\result_wire_2' from process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3608$165'.
No latch inferred for signal `\inverse_winograd_2.\result_wire_3' from process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3608$165'.
No latch inferred for signal `\inverse_winograd_2.\next_state' from process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3378$140'.
No latch inferred for signal `\inverse_winograd_3.\result_wire_0' from process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3129$134'.
No latch inferred for signal `\inverse_winograd_3.\result_wire_1' from process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3129$134'.
No latch inferred for signal `\inverse_winograd_3.\result_wire_2' from process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3129$134'.
No latch inferred for signal `\inverse_winograd_3.\result_wire_3' from process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3129$134'.
No latch inferred for signal `\inverse_winograd_3.\next_state' from process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2899$109'.
No latch inferred for signal `\inverse_winograd_0.\result_wire_0' from process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2660$103'.
No latch inferred for signal `\inverse_winograd_0.\result_wire_1' from process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2660$103'.
No latch inferred for signal `\inverse_winograd_0.\result_wire_2' from process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2660$103'.
No latch inferred for signal `\inverse_winograd_0.\result_wire_3' from process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2660$103'.
No latch inferred for signal `\inverse_winograd_0.\next_state' from process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2430$78'.
No latch inferred for signal `\inverse_winograd_1.\result_wire_0' from process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2130$66'.
No latch inferred for signal `\inverse_winograd_1.\result_wire_1' from process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2130$66'.
No latch inferred for signal `\inverse_winograd_1.\result_wire_2' from process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2130$66'.
No latch inferred for signal `\inverse_winograd_1.\result_wire_3' from process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2130$66'.
No latch inferred for signal `\inverse_winograd_1.\next_state' from process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1900$41'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\buffer_16_24200_buffer_init_03.\raddr_reg' using process `\buffer_16_24200_buffer_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14617$1782'.
  created $dff cell `$procdff$11856' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_03.\rdata_reg' using process `\buffer_16_24200_buffer_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14617$1782'.
  created $dff cell `$procdff$11857' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_03.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14617$1782'.
  created $dff cell `$procdff$11858' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\valid_1' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14539$1768'.
  created $dff cell `$procdff$11859' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\valid_2' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14539$1768'.
  created $dff cell `$procdff$11860' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\done' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14539$1768'.
  created $dff cell `$procdff$11861' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\done_1' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14539$1768'.
  created $dff cell `$procdff$11862' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\done_2' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14539$1768'.
  created $dff cell `$procdff$11863' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\done_3' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14539$1768'.
  created $dff cell `$procdff$11864' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\valid' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14539$1768'.
  created $dff cell `$procdff$11865' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\base_addr_b1' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14507$1751'.
  created $dff cell `$procdff$11866' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\offset_b1' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14507$1751'.
  created $dff cell `$procdff$11867' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\L_counter_b1' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14507$1751'.
  created $dff cell `$procdff$11868' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\C_counter_b1' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14507$1751'.
  created $dff cell `$procdff$11869' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\W_counter_b1' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14507$1751'.
  created $dff cell `$procdff$11870' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\base_addr' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14475$1734'.
  created $dff cell `$procdff$11871' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\offset' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14475$1734'.
  created $dff cell `$procdff$11872' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\L_counter' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14475$1734'.
  created $dff cell `$procdff$11873' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\C_counter' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14475$1734'.
  created $dff cell `$procdff$11874' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\W_counter' using process `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14475$1734'.
  created $dff cell `$procdff$11875' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_13.\raddr_reg' using process `\buffer_16_24200_buffer_init_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14420$1733'.
  created $dff cell `$procdff$11876' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_13.\rdata_reg' using process `\buffer_16_24200_buffer_init_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14420$1733'.
  created $dff cell `$procdff$11877' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_13.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14420$1733'.
  created $dff cell `$procdff$11878' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\valid_1' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14342$1719'.
  created $dff cell `$procdff$11879' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\valid_2' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14342$1719'.
  created $dff cell `$procdff$11880' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\done' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14342$1719'.
  created $dff cell `$procdff$11881' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\done_1' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14342$1719'.
  created $dff cell `$procdff$11882' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\done_2' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14342$1719'.
  created $dff cell `$procdff$11883' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\done_3' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14342$1719'.
  created $dff cell `$procdff$11884' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\valid' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14342$1719'.
  created $dff cell `$procdff$11885' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\base_addr_b1' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14310$1702'.
  created $dff cell `$procdff$11886' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\offset_b1' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14310$1702'.
  created $dff cell `$procdff$11887' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\L_counter_b1' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14310$1702'.
  created $dff cell `$procdff$11888' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\C_counter_b1' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14310$1702'.
  created $dff cell `$procdff$11889' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\W_counter_b1' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14310$1702'.
  created $dff cell `$procdff$11890' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\base_addr' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14278$1685'.
  created $dff cell `$procdff$11891' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\offset' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14278$1685'.
  created $dff cell `$procdff$11892' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\L_counter' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14278$1685'.
  created $dff cell `$procdff$11893' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\C_counter' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14278$1685'.
  created $dff cell `$procdff$11894' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\W_counter' using process `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14278$1685'.
  created $dff cell `$procdff$11895' with positive edge clock.
Creating register for signal `\store_output.\base_addr' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11896' with positive edge clock.
Creating register for signal `\store_output.\offset' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11897' with positive edge clock.
Creating register for signal `\store_output.\valid' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11898' with positive edge clock.
Creating register for signal `\store_output.\count' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11899' with positive edge clock.
Creating register for signal `\store_output.\wen_0' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11900' with positive edge clock.
Creating register for signal `\store_output.\wen_1' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11901' with positive edge clock.
Creating register for signal `\store_output.\wen_2' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11902' with positive edge clock.
Creating register for signal `\store_output.\wen_3' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11903' with positive edge clock.
Creating register for signal `\store_output.\wen_4' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11904' with positive edge clock.
Creating register for signal `\store_output.\wen_5' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11905' with positive edge clock.
Creating register for signal `\store_output.\count_to_wvec' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11906' with positive edge clock.
Creating register for signal `\store_output.\count_x' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11907' with positive edge clock.
Creating register for signal `\store_output.\count_y' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11908' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_0' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11909' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_1' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11910' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_2' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11911' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_3' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11912' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_4' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11913' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_5' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11914' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_6' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11915' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_7' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11916' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_8' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11917' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_9' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11918' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_10' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11919' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_11' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11920' with positive edge clock.
Creating register for signal `\store_output.\addr_reg' using process `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
  created $dff cell `$procdff$11921' with positive edge clock.
Creating register for signal `\pooling.\s_count' using process `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14019$1634'.
  created $dff cell `$procdff$11922' with positive edge clock.
Creating register for signal `\pooling.\result_0' using process `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14019$1634'.
  created $dff cell `$procdff$11923' with positive edge clock.
Creating register for signal `\pooling.\result_1' using process `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14019$1634'.
  created $dff cell `$procdff$11924' with positive edge clock.
Creating register for signal `\pooling.\valid_1' using process `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13992$1629'.
  created $dff cell `$procdff$11925' with positive edge clock.
Creating register for signal `\pooling.\valid_2' using process `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13992$1629'.
  created $dff cell `$procdff$11926' with positive edge clock.
Creating register for signal `\pooling.\valid_3' using process `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13992$1629'.
  created $dff cell `$procdff$11927' with positive edge clock.
Creating register for signal `\pooling.\buffer_0_0' using process `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13992$1629'.
  created $dff cell `$procdff$11928' with positive edge clock.
Creating register for signal `\pooling.\buffer_0_1' using process `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13992$1629'.
  created $dff cell `$procdff$11929' with positive edge clock.
Creating register for signal `\pooling.\buffer_1_0' using process `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13992$1629'.
  created $dff cell `$procdff$11930' with positive edge clock.
Creating register for signal `\pooling.\buffer_1_1' using process `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13992$1629'.
  created $dff cell `$procdff$11931' with positive edge clock.
Creating register for signal `\pooling.\count' using process `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13992$1629'.
  created $dff cell `$procdff$11932' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_0_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11933' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_0_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11934' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_0_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11935' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_1_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11936' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_1_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11937' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_2_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11938' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_1_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11939' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_2_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11940' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_3_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11941' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_2_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11942' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_3_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11943' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_3_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11944' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_4_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11945' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_4_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11946' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_4_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11947' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_5_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11948' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_5_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11949' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_5_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11950' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_6_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11951' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_6_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11952' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_6_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11953' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_7_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11954' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_7_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11955' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_7_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11956' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_8_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11957' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_8_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11958' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_8_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11959' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_9_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11960' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_9_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11961' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_9_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11962' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_10_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11963' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_10_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11964' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_10_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11965' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_11_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11966' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_11_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11967' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_11_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11968' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_12_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11969' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_12_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11970' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_12_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11971' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_13_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11972' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_13_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11973' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_13_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11974' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_14_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11975' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_14_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11976' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_14_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11977' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_15_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11978' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_15_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11979' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_15_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
  created $dff cell `$procdff$11980' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_10.\raddr_reg' using process `\buffer_16_24200_buffer_init_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13695$1612'.
  created $dff cell `$procdff$11981' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_10.\rdata_reg' using process `\buffer_16_24200_buffer_init_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13695$1612'.
  created $dff cell `$procdff$11982' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_10.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13695$1612'.
  created $dff cell `$procdff$11983' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\valid_1' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13617$1598'.
  created $dff cell `$procdff$11984' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\valid_2' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13617$1598'.
  created $dff cell `$procdff$11985' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\done' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13617$1598'.
  created $dff cell `$procdff$11986' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\done_1' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13617$1598'.
  created $dff cell `$procdff$11987' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\done_2' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13617$1598'.
  created $dff cell `$procdff$11988' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\done_3' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13617$1598'.
  created $dff cell `$procdff$11989' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\valid' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13617$1598'.
  created $dff cell `$procdff$11990' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\base_addr_b1' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13585$1581'.
  created $dff cell `$procdff$11991' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\offset_b1' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13585$1581'.
  created $dff cell `$procdff$11992' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\L_counter_b1' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13585$1581'.
  created $dff cell `$procdff$11993' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\C_counter_b1' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13585$1581'.
  created $dff cell `$procdff$11994' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\W_counter_b1' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13585$1581'.
  created $dff cell `$procdff$11995' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\base_addr' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13553$1564'.
  created $dff cell `$procdff$11996' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\offset' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13553$1564'.
  created $dff cell `$procdff$11997' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\L_counter' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13553$1564'.
  created $dff cell `$procdff$11998' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\C_counter' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13553$1564'.
  created $dff cell `$procdff$11999' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\W_counter' using process `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13553$1564'.
  created $dff cell `$procdff$12000' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_00.\raddr_reg' using process `\buffer_16_24200_buffer_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13498$1563'.
  created $dff cell `$procdff$12001' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_00.\rdata_reg' using process `\buffer_16_24200_buffer_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13498$1563'.
  created $dff cell `$procdff$12002' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_00.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13498$1563'.
  created $dff cell `$procdff$12003' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\valid_1' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13420$1549'.
  created $dff cell `$procdff$12004' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\valid_2' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13420$1549'.
  created $dff cell `$procdff$12005' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\done' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13420$1549'.
  created $dff cell `$procdff$12006' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\done_1' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13420$1549'.
  created $dff cell `$procdff$12007' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\done_2' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13420$1549'.
  created $dff cell `$procdff$12008' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\done_3' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13420$1549'.
  created $dff cell `$procdff$12009' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\valid' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13420$1549'.
  created $dff cell `$procdff$12010' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\base_addr_b1' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13388$1532'.
  created $dff cell `$procdff$12011' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\offset_b1' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13388$1532'.
  created $dff cell `$procdff$12012' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\L_counter_b1' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13388$1532'.
  created $dff cell `$procdff$12013' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\C_counter_b1' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13388$1532'.
  created $dff cell `$procdff$12014' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\W_counter_b1' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13388$1532'.
  created $dff cell `$procdff$12015' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\base_addr' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13356$1515'.
  created $dff cell `$procdff$12016' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\offset' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13356$1515'.
  created $dff cell `$procdff$12017' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\L_counter' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13356$1515'.
  created $dff cell `$procdff$12018' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\C_counter' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13356$1515'.
  created $dff cell `$procdff$12019' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\W_counter' using process `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13356$1515'.
  created $dff cell `$procdff$12020' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_01.\raddr_reg' using process `\buffer_16_24200_buffer_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13301$1514'.
  created $dff cell `$procdff$12021' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_01.\rdata_reg' using process `\buffer_16_24200_buffer_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13301$1514'.
  created $dff cell `$procdff$12022' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_01.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13301$1514'.
  created $dff cell `$procdff$12023' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\valid_1' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1500'.
  created $dff cell `$procdff$12024' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\valid_2' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1500'.
  created $dff cell `$procdff$12025' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\done' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1500'.
  created $dff cell `$procdff$12026' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\done_1' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1500'.
  created $dff cell `$procdff$12027' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\done_2' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1500'.
  created $dff cell `$procdff$12028' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\done_3' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1500'.
  created $dff cell `$procdff$12029' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\valid' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1500'.
  created $dff cell `$procdff$12030' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\base_addr_b1' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13191$1483'.
  created $dff cell `$procdff$12031' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\offset_b1' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13191$1483'.
  created $dff cell `$procdff$12032' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\L_counter_b1' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13191$1483'.
  created $dff cell `$procdff$12033' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\C_counter_b1' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13191$1483'.
  created $dff cell `$procdff$12034' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\W_counter_b1' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13191$1483'.
  created $dff cell `$procdff$12035' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\base_addr' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13159$1466'.
  created $dff cell `$procdff$12036' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\offset' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13159$1466'.
  created $dff cell `$procdff$12037' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\L_counter' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13159$1466'.
  created $dff cell `$procdff$12038' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\C_counter' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13159$1466'.
  created $dff cell `$procdff$12039' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\W_counter' using process `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13159$1466'.
  created $dff cell `$procdff$12040' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_11.\raddr_reg' using process `\buffer_16_24200_buffer_init_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13104$1465'.
  created $dff cell `$procdff$12041' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_11.\rdata_reg' using process `\buffer_16_24200_buffer_init_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13104$1465'.
  created $dff cell `$procdff$12042' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_11.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13104$1465'.
  created $dff cell `$procdff$12043' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\valid_1' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13026$1451'.
  created $dff cell `$procdff$12044' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\valid_2' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13026$1451'.
  created $dff cell `$procdff$12045' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\done' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13026$1451'.
  created $dff cell `$procdff$12046' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\done_1' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13026$1451'.
  created $dff cell `$procdff$12047' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\done_2' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13026$1451'.
  created $dff cell `$procdff$12048' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\done_3' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13026$1451'.
  created $dff cell `$procdff$12049' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\valid' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13026$1451'.
  created $dff cell `$procdff$12050' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\base_addr_b1' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12994$1434'.
  created $dff cell `$procdff$12051' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\offset_b1' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12994$1434'.
  created $dff cell `$procdff$12052' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\L_counter_b1' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12994$1434'.
  created $dff cell `$procdff$12053' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\C_counter_b1' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12994$1434'.
  created $dff cell `$procdff$12054' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\W_counter_b1' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12994$1434'.
  created $dff cell `$procdff$12055' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\base_addr' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12962$1417'.
  created $dff cell `$procdff$12056' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\offset' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12962$1417'.
  created $dff cell `$procdff$12057' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\L_counter' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12962$1417'.
  created $dff cell `$procdff$12058' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\C_counter' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12962$1417'.
  created $dff cell `$procdff$12059' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\W_counter' using process `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12962$1417'.
  created $dff cell `$procdff$12060' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_12.\raddr_reg' using process `\buffer_16_24200_buffer_init_12.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12907$1416'.
  created $dff cell `$procdff$12061' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_12.\rdata_reg' using process `\buffer_16_24200_buffer_init_12.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12907$1416'.
  created $dff cell `$procdff$12062' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_12.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_12.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12907$1416'.
  created $dff cell `$procdff$12063' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\valid_1' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12829$1402'.
  created $dff cell `$procdff$12064' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\valid_2' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12829$1402'.
  created $dff cell `$procdff$12065' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\done' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12829$1402'.
  created $dff cell `$procdff$12066' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\done_1' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12829$1402'.
  created $dff cell `$procdff$12067' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\done_2' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12829$1402'.
  created $dff cell `$procdff$12068' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\done_3' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12829$1402'.
  created $dff cell `$procdff$12069' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\valid' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12829$1402'.
  created $dff cell `$procdff$12070' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\base_addr_b1' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12797$1385'.
  created $dff cell `$procdff$12071' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\offset_b1' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12797$1385'.
  created $dff cell `$procdff$12072' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\L_counter_b1' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12797$1385'.
  created $dff cell `$procdff$12073' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\C_counter_b1' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12797$1385'.
  created $dff cell `$procdff$12074' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\W_counter_b1' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12797$1385'.
  created $dff cell `$procdff$12075' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\base_addr' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12765$1368'.
  created $dff cell `$procdff$12076' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\offset' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12765$1368'.
  created $dff cell `$procdff$12077' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\L_counter' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12765$1368'.
  created $dff cell `$procdff$12078' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\C_counter' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12765$1368'.
  created $dff cell `$procdff$12079' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\W_counter' using process `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12765$1368'.
  created $dff cell `$procdff$12080' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_02.\raddr_reg' using process `\buffer_16_24200_buffer_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12710$1367'.
  created $dff cell `$procdff$12081' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_02.\rdata_reg' using process `\buffer_16_24200_buffer_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12710$1367'.
  created $dff cell `$procdff$12082' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_02.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12710$1367'.
  created $dff cell `$procdff$12083' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\valid_1' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12632$1353'.
  created $dff cell `$procdff$12084' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\valid_2' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12632$1353'.
  created $dff cell `$procdff$12085' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\done' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12632$1353'.
  created $dff cell `$procdff$12086' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\done_1' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12632$1353'.
  created $dff cell `$procdff$12087' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\done_2' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12632$1353'.
  created $dff cell `$procdff$12088' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\done_3' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12632$1353'.
  created $dff cell `$procdff$12089' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\valid' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12632$1353'.
  created $dff cell `$procdff$12090' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\base_addr_b1' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12600$1336'.
  created $dff cell `$procdff$12091' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\offset_b1' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12600$1336'.
  created $dff cell `$procdff$12092' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\L_counter_b1' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12600$1336'.
  created $dff cell `$procdff$12093' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\C_counter_b1' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12600$1336'.
  created $dff cell `$procdff$12094' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\W_counter_b1' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12600$1336'.
  created $dff cell `$procdff$12095' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\base_addr' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12568$1319'.
  created $dff cell `$procdff$12096' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\offset' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12568$1319'.
  created $dff cell `$procdff$12097' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\L_counter' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12568$1319'.
  created $dff cell `$procdff$12098' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\C_counter' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12568$1319'.
  created $dff cell `$procdff$12099' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\W_counter' using process `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12568$1319'.
  created $dff cell `$procdff$12100' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_14.\raddr_reg' using process `\buffer_16_24200_buffer_init_14.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12513$1318'.
  created $dff cell `$procdff$12101' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_14.\rdata_reg' using process `\buffer_16_24200_buffer_init_14.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12513$1318'.
  created $dff cell `$procdff$12102' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_14.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_14.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12513$1318'.
  created $dff cell `$procdff$12103' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\valid_1' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12435$1304'.
  created $dff cell `$procdff$12104' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\valid_2' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12435$1304'.
  created $dff cell `$procdff$12105' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\done' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12435$1304'.
  created $dff cell `$procdff$12106' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\done_1' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12435$1304'.
  created $dff cell `$procdff$12107' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\done_2' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12435$1304'.
  created $dff cell `$procdff$12108' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\done_3' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12435$1304'.
  created $dff cell `$procdff$12109' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\valid' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12435$1304'.
  created $dff cell `$procdff$12110' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\base_addr_b1' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12403$1287'.
  created $dff cell `$procdff$12111' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\offset_b1' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12403$1287'.
  created $dff cell `$procdff$12112' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\L_counter_b1' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12403$1287'.
  created $dff cell `$procdff$12113' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\C_counter_b1' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12403$1287'.
  created $dff cell `$procdff$12114' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\W_counter_b1' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12403$1287'.
  created $dff cell `$procdff$12115' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\base_addr' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12371$1270'.
  created $dff cell `$procdff$12116' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\offset' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12371$1270'.
  created $dff cell `$procdff$12117' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\L_counter' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12371$1270'.
  created $dff cell `$procdff$12118' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\C_counter' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12371$1270'.
  created $dff cell `$procdff$12119' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\W_counter' using process `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12371$1270'.
  created $dff cell `$procdff$12120' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_04.\raddr_reg' using process `\buffer_16_24200_buffer_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12316$1269'.
  created $dff cell `$procdff$12121' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_04.\rdata_reg' using process `\buffer_16_24200_buffer_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12316$1269'.
  created $dff cell `$procdff$12122' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_04.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12316$1269'.
  created $dff cell `$procdff$12123' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\valid_1' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12238$1255'.
  created $dff cell `$procdff$12124' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\valid_2' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12238$1255'.
  created $dff cell `$procdff$12125' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\done' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12238$1255'.
  created $dff cell `$procdff$12126' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\done_1' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12238$1255'.
  created $dff cell `$procdff$12127' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\done_2' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12238$1255'.
  created $dff cell `$procdff$12128' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\done_3' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12238$1255'.
  created $dff cell `$procdff$12129' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\valid' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12238$1255'.
  created $dff cell `$procdff$12130' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\base_addr_b1' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12206$1238'.
  created $dff cell `$procdff$12131' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\offset_b1' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12206$1238'.
  created $dff cell `$procdff$12132' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\L_counter_b1' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12206$1238'.
  created $dff cell `$procdff$12133' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\C_counter_b1' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12206$1238'.
  created $dff cell `$procdff$12134' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\W_counter_b1' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12206$1238'.
  created $dff cell `$procdff$12135' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\base_addr' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12174$1221'.
  created $dff cell `$procdff$12136' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\offset' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12174$1221'.
  created $dff cell `$procdff$12137' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\L_counter' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12174$1221'.
  created $dff cell `$procdff$12138' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\C_counter' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12174$1221'.
  created $dff cell `$procdff$12139' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\W_counter' using process `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12174$1221'.
  created $dff cell `$procdff$12140' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_04.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12116$1220'.
  created $dff cell `$procdff$12141' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_04.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12116$1220'.
  created $dff cell `$procdff$12142' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_04.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12116$1220'.
  created $dff cell `$procdff$12143' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_04.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12116$1220'.
  created $dff cell `$procdff$12144' with positive edge clock.
Creating register for signal `\accumulator_24_30_3.\cir_shift_reg_0' using process `\accumulator_24_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12070$1214'.
  created $dff cell `$procdff$12145' with positive edge clock.
Creating register for signal `\accumulator_24_30_3.\cir_shift_reg_1' using process `\accumulator_24_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12070$1214'.
  created $dff cell `$procdff$12146' with positive edge clock.
Creating register for signal `\accumulator_24_30_3.\cir_shift_reg_2' using process `\accumulator_24_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12070$1214'.
  created $dff cell `$procdff$12147' with positive edge clock.
Creating register for signal `\accumulator_24_30_3.\out_reg' using process `\accumulator_24_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12070$1214'.
  created $dff cell `$procdff$12148' with positive edge clock.
Creating register for signal `\accumulator_24_30_3.\in_reg' using process `\accumulator_24_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12070$1214'.
  created $dff cell `$procdff$12149' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_00.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12028$1213'.
  created $dff cell `$procdff$12150' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_00.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12028$1213'.
  created $dff cell `$procdff$12151' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_00.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12028$1213'.
  created $dff cell `$procdff$12152' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_00.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12028$1213'.
  created $dff cell `$procdff$12153' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_01.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11982$1212'.
  created $dff cell `$procdff$12154' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_01.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11982$1212'.
  created $dff cell `$procdff$12155' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_01.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11982$1212'.
  created $dff cell `$procdff$12156' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_01.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11982$1212'.
  created $dff cell `$procdff$12157' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_02.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11936$1211'.
  created $dff cell `$procdff$12158' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_02.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11936$1211'.
  created $dff cell `$procdff$12159' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_02.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11936$1211'.
  created $dff cell `$procdff$12160' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_02.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11936$1211'.
  created $dff cell `$procdff$12161' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_03.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11890$1210'.
  created $dff cell `$procdff$12162' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_03.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11890$1210'.
  created $dff cell `$procdff$12163' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_03.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11890$1210'.
  created $dff cell `$procdff$12164' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_03.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11890$1210'.
  created $dff cell `$procdff$12165' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_05.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11844$1209'.
  created $dff cell `$procdff$12166' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_05.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11844$1209'.
  created $dff cell `$procdff$12167' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_05.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11844$1209'.
  created $dff cell `$procdff$12168' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_05.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11844$1209'.
  created $dff cell `$procdff$12169' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\resulta' using process `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11805$1204'.
  created $dff cell `$procdff$12170' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\ay_reg' using process `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11805$1204'.
  created $dff cell `$procdff$12171' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\by_reg' using process `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11805$1204'.
  created $dff cell `$procdff$12172' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\ax_reg' using process `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11805$1204'.
  created $dff cell `$procdff$12173' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\bx_reg' using process `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11805$1204'.
  created $dff cell `$procdff$12174' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_2.\f_pipeline_0_0' using process `\dot_product_16_8_30_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11737$1202'.
  created $dff cell `$procdff$12175' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_2.\w_pipeline_0_0' using process `\dot_product_16_8_30_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11737$1202'.
  created $dff cell `$procdff$12176' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_2.\f_pipeline_1_0' using process `\dot_product_16_8_30_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11737$1202'.
  created $dff cell `$procdff$12177' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_2.\w_pipeline_1_0' using process `\dot_product_16_8_30_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11737$1202'.
  created $dff cell `$procdff$12178' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_2.\r_pipeline_0' using process `\dot_product_16_8_30_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11737$1202'.
  created $dff cell `$procdff$12179' with positive edge clock.
Creating register for signal `\processing_element.\valid_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12180' with positive edge clock.
Creating register for signal `\processing_element.\valid_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12181' with positive edge clock.
Creating register for signal `\processing_element.\valid_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12182' with positive edge clock.
Creating register for signal `\processing_element.\valid_3' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12183' with positive edge clock.
Creating register for signal `\processing_element.\valid_4' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12184' with positive edge clock.
Creating register for signal `\processing_element.\valid_5' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12185' with positive edge clock.
Creating register for signal `\processing_element.\valid_6' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12186' with positive edge clock.
Creating register for signal `\processing_element.\valid_7' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12187' with positive edge clock.
Creating register for signal `\processing_element.\valid_8' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12188' with positive edge clock.
Creating register for signal `\processing_element.\valid_9' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12189' with positive edge clock.
Creating register for signal `\processing_element.\valid_10' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12190' with positive edge clock.
Creating register for signal `\processing_element.\valid_11' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12191' with positive edge clock.
Creating register for signal `\processing_element.\base_addr' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12192' with positive edge clock.
Creating register for signal `\processing_element.\offset' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12193' with positive edge clock.
Creating register for signal `\processing_element.\L_counter' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12194' with positive edge clock.
Creating register for signal `\processing_element.\C_counter' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12195' with positive edge clock.
Creating register for signal `\processing_element.\done' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12196' with positive edge clock.
Creating register for signal `\processing_element.\done_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12197' with positive edge clock.
Creating register for signal `\processing_element.\done_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12198' with positive edge clock.
Creating register for signal `\processing_element.\done_3' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12199' with positive edge clock.
Creating register for signal `\processing_element.\T_counter' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12200' with positive edge clock.
Creating register for signal `\processing_element.\done_4' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12201' with positive edge clock.
Creating register for signal `\processing_element.\done_5' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12202' with positive edge clock.
Creating register for signal `\processing_element.\done_6' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12203' with positive edge clock.
Creating register for signal `\processing_element.\next_valid' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
  created $dff cell `$procdff$12204' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_0_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12205' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_0_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12206' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_1_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12207' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_1_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12208' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_2_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12209' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_2_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12210' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_3_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12211' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_3_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12212' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_4_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12213' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_4_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12214' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_5_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12215' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_5_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12216' with positive edge clock.
Creating register for signal `\processing_element.\reset_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12217' with positive edge clock.
Creating register for signal `\processing_element.\reset_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12218' with positive edge clock.
Creating register for signal `\processing_element.\reset_3' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12219' with positive edge clock.
Creating register for signal `\processing_element.\next_reset' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12220' with positive edge clock.
Creating register for signal `\processing_element.\next_reset_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
  created $dff cell `$procdff$12221' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_05.\raddr_reg' using process `\buffer_16_24200_buffer_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11283$1168'.
  created $dff cell `$procdff$12222' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_05.\rdata_reg' using process `\buffer_16_24200_buffer_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11283$1168'.
  created $dff cell `$procdff$12223' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_05.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11283$1168'.
  created $dff cell `$procdff$12224' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\valid_1' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11205$1154'.
  created $dff cell `$procdff$12225' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\valid_2' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11205$1154'.
  created $dff cell `$procdff$12226' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\done' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11205$1154'.
  created $dff cell `$procdff$12227' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\done_1' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11205$1154'.
  created $dff cell `$procdff$12228' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\done_2' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11205$1154'.
  created $dff cell `$procdff$12229' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\done_3' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11205$1154'.
  created $dff cell `$procdff$12230' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\valid' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11205$1154'.
  created $dff cell `$procdff$12231' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\base_addr_b1' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11173$1137'.
  created $dff cell `$procdff$12232' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\offset_b1' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11173$1137'.
  created $dff cell `$procdff$12233' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\L_counter_b1' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11173$1137'.
  created $dff cell `$procdff$12234' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\C_counter_b1' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11173$1137'.
  created $dff cell `$procdff$12235' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\W_counter_b1' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11173$1137'.
  created $dff cell `$procdff$12236' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\base_addr' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11141$1120'.
  created $dff cell `$procdff$12237' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\offset' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11141$1120'.
  created $dff cell `$procdff$12238' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\L_counter' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11141$1120'.
  created $dff cell `$procdff$12239' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\C_counter' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11141$1120'.
  created $dff cell `$procdff$12240' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\W_counter' using process `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11141$1120'.
  created $dff cell `$procdff$12241' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_15.\raddr_reg' using process `\buffer_16_24200_buffer_init_15.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11087$1119'.
  created $dff cell `$procdff$12242' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_15.\rdata_reg' using process `\buffer_16_24200_buffer_init_15.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11087$1119'.
  created $dff cell `$procdff$12243' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_15.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_15.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11087$1119'.
  created $dff cell `$procdff$12244' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\valid_1' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1105'.
  created $dff cell `$procdff$12245' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\valid_2' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1105'.
  created $dff cell `$procdff$12246' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\done' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1105'.
  created $dff cell `$procdff$12247' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\done_1' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1105'.
  created $dff cell `$procdff$12248' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\done_2' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1105'.
  created $dff cell `$procdff$12249' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\done_3' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1105'.
  created $dff cell `$procdff$12250' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\valid' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1105'.
  created $dff cell `$procdff$12251' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\base_addr_b1' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10977$1088'.
  created $dff cell `$procdff$12252' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\offset_b1' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10977$1088'.
  created $dff cell `$procdff$12253' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\L_counter_b1' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10977$1088'.
  created $dff cell `$procdff$12254' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\C_counter_b1' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10977$1088'.
  created $dff cell `$procdff$12255' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\W_counter_b1' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10977$1088'.
  created $dff cell `$procdff$12256' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\base_addr' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10945$1071'.
  created $dff cell `$procdff$12257' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\offset' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10945$1071'.
  created $dff cell `$procdff$12258' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\L_counter' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10945$1071'.
  created $dff cell `$procdff$12259' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\C_counter' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10945$1071'.
  created $dff cell `$procdff$12260' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\W_counter' using process `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10945$1071'.
  created $dff cell `$procdff$12261' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12262' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12263' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12264' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12265' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12266' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12267' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12268' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12269' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12270' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12271' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12272' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12273' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12274' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12275' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12276' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12277' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12278' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12279' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12280' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12281' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12282' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12283' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12284' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12285' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12286' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12287' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12288' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12289' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12290' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12291' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12292' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12293' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12294' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12295' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12296' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12297' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12298' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12299' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12300' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12301' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12302' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12303' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12304' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12305' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12306' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12307' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12308' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12309' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12310' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12311' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12312' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12313' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12314' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12315' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12316' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12317' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12318' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12319' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12320' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12321' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12322' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12323' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12324' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12325' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12326' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12327' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12328' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12329' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12330' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12331' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12332' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12333' with positive edge clock.
Creating register for signal `\winograd_transform_0.\calculate' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12334' with positive edge clock.
Creating register for signal `\winograd_transform_0.\calculate_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12335' with positive edge clock.
Creating register for signal `\winograd_transform_0.\calculate_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12336' with positive edge clock.
Creating register for signal `\winograd_transform_0.\calculate_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12337' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12338' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12339' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12340' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12341' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12342' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12343' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_6' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12344' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_7' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12345' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_8' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12346' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_9' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12347' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_10' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12348' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_11' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12349' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_12' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12350' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_count' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12351' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12352' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12353' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12354' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12355' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12356' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12357' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12358' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12359' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12360' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12361' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12362' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12363' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12364' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12365' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12366' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12367' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12368' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12369' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12370' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12371' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12372' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12373' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12374' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12375' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12376' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12377' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12378' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12379' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12380' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12381' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12382' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12383' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12384' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12385' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12386' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12387' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12388' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12389' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12390' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12391' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12392' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12393' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12394' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12395' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12396' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12397' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12398' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12399' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12400' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12401' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12402' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12403' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12404' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12405' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12406' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12407' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12408' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12409' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12410' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12411' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12412' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12413' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12414' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12415' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12416' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12417' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12418' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12419' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12420' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12421' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12422' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
  created $dff cell `$procdff$12423' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\coefa' using process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8983$743'.
  created $dff cell `$procdff$12424' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\coefb' using process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8983$743'.
  created $dff cell `$procdff$12425' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\ay_reg' using process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8983$743'.
  created $dff cell `$procdff$12426' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\by_reg' using process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8983$743'.
  created $dff cell `$procdff$12427' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\resa_reg' using process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8983$743'.
  created $dff cell `$procdff$12428' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\resb_reg' using process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8983$743'.
  created $dff cell `$procdff$12429' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12430' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_1' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12431' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_2' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12432' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12433' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_1' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12434' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_2_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12435' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_3' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12436' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_4' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12437' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_5' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12438' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_6' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12439' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_7' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12440' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_2' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12441' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_3' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12442' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_2_1' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12443' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_3_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
  created $dff cell `$procdff$12444' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12445' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12446' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12447' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12448' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_0_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12449' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_0_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12450' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_0_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12451' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_0_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12452' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_0_4' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12453' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_0_4' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12454' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_0_5' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12455' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_0_5' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12456' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12457' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12458' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12459' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12460' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_1_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12461' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_1_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12462' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_1_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12463' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_1_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12464' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_1_4' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12465' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_1_4' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12466' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_1_5' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12467' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_1_5' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12468' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12469' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12470' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12471' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12472' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_2_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12473' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_2_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12474' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_2_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12475' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_2_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12476' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_2_4' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12477' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_2_4' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12478' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_2_5' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12479' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_2_5' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12480' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12481' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12482' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12483' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12484' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_3_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12485' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_3_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12486' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_3_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12487' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_3_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12488' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_3_4' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12489' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_3_4' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12490' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_3_5' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12491' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_3_5' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12492' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12493' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12494' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12495' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12496' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_4_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12497' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_4_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12498' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_4_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12499' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_4_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12500' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_4_4' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12501' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_4_4' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12502' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_4_5' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12503' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_4_5' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12504' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12505' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12506' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12507' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12508' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_5_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12509' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_5_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12510' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_5_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12511' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_5_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12512' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_5_4' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12513' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_5_4' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12514' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_5_5' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12515' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_5_5' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12516' with positive edge clock.
Creating register for signal `\winograd_transform_1.\calculate' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12517' with positive edge clock.
Creating register for signal `\winograd_transform_1.\calculate_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12518' with positive edge clock.
Creating register for signal `\winograd_transform_1.\calculate_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12519' with positive edge clock.
Creating register for signal `\winograd_transform_1.\calculate_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12520' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12521' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12522' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_2' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12523' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_3' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12524' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_4' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12525' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_5' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12526' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_6' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12527' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_7' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12528' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_8' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12529' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_9' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12530' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_10' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12531' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_11' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12532' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_12' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12533' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_count' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12534' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12535' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12536' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12537' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12538' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12539' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12540' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12541' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12542' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12543' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12544' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12545' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12546' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12547' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12548' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12549' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12550' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12551' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12552' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12553' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12554' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12555' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12556' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12557' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12558' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12559' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12560' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12561' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12562' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12563' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12564' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12565' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12566' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12567' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12568' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12569' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12570' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12571' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12572' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12573' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12574' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12575' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12576' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12577' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12578' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12579' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12580' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12581' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12582' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12583' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12584' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12585' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12586' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12587' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12588' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12589' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12590' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12591' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12592' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12593' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12594' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12595' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12596' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12597' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12598' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12599' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12600' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12601' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12602' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12603' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12604' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12605' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
  created $dff cell `$procdff$12606' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\state' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12607' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_0_0' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12608' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_0_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12609' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_0_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12610' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_0_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12611' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_0_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12612' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_0_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12613' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_0_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12614' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_0_4' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12615' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_0_4' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12616' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_0_5' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12617' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_0_5' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12618' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_1_0' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12619' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_1_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12620' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_1_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12621' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_1_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12622' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_1_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12623' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_1_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12624' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_1_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12625' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_1_4' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12626' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_1_4' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12627' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_1_5' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12628' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_1_5' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12629' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_2_0' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12630' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_2_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12631' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_2_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12632' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_2_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12633' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_2_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12634' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_2_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12635' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_2_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12636' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_2_4' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12637' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_2_4' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12638' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_2_5' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12639' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_2_5' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12640' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_3_0' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12641' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_3_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12642' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_3_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12643' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_3_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12644' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_3_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12645' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_3_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12646' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_3_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12647' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_3_4' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12648' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_3_4' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12649' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_3_5' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12650' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_3_5' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12651' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_0' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12652' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_count' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
  created $dff cell `$procdff$12653' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_1_0' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12654' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_1_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12655' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_1_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12656' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_1_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12657' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_2_0' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12658' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_2_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12659' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_2_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12660' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_2_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12661' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_3_0' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12662' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_3_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12663' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_3_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12664' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_3_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12665' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_4_0' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12666' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_4_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12667' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_4_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12668' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_4_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12669' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_5_0' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12670' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_5_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12671' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_5_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12672' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_5_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12673' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_6_0' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12674' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_6_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12675' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_6_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12676' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_6_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12677' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_1' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12678' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_2' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12679' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_3' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12680' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_4' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12681' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_5' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12682' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_6' using process `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
  created $dff cell `$procdff$12683' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\state' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12684' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_0_0' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12685' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_0_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12686' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_0_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12687' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_0_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12688' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_0_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12689' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_0_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12690' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_0_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12691' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_0_4' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12692' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_0_4' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12693' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_0_5' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12694' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_0_5' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12695' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_1_0' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12696' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_1_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12697' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_1_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12698' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_1_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12699' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_1_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12700' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_1_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12701' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_1_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12702' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_1_4' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12703' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_1_4' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12704' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_1_5' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12705' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_1_5' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12706' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_2_0' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12707' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_2_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12708' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_2_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12709' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_2_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12710' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_2_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12711' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_2_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12712' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_2_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12713' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_2_4' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12714' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_2_4' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12715' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_2_5' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12716' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_2_5' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12717' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_3_0' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12718' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_3_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12719' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_3_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12720' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_3_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12721' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_3_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12722' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_3_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12723' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_3_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12724' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_3_4' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12725' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_3_4' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12726' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_3_5' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12727' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_3_5' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12728' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\out_valid_0' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12729' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_count' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
  created $dff cell `$procdff$12730' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_1_0' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12731' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_1_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12732' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_1_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12733' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_1_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12734' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_2_0' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12735' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_2_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12736' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_2_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12737' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_2_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12738' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_3_0' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12739' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_3_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12740' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_3_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12741' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_3_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12742' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_4_0' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12743' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_4_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12744' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_4_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12745' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_4_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12746' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_5_0' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12747' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_5_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12748' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_5_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12749' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_5_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12750' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\out_valid_1' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12751' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\out_valid_2' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12752' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\out_valid_3' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12753' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\out_valid_4' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12754' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\out_valid_5' using process `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
  created $dff cell `$procdff$12755' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\state' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12756' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_0_0' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12757' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_0_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12758' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_0_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12759' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_0_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12760' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_0_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12761' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_0_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12762' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_0_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12763' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_0_4' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12764' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_0_4' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12765' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_0_5' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12766' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_0_5' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12767' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_1_0' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12768' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_1_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12769' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_1_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12770' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_1_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12771' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_1_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12772' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_1_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12773' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_1_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12774' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_1_4' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12775' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_1_4' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12776' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_1_5' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12777' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_1_5' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12778' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_2_0' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12779' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_2_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12780' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_2_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12781' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_2_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12782' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_2_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12783' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_2_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12784' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_2_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12785' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_2_4' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12786' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_2_4' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12787' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_2_5' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12788' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_2_5' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12789' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_3_0' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12790' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_3_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12791' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_3_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12792' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_3_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12793' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_3_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12794' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_3_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12795' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_3_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12796' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_3_4' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12797' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_3_4' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12798' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_3_5' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12799' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_3_5' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12800' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_0' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12801' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_count' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
  created $dff cell `$procdff$12802' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_1_0' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12803' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_1_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12804' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_1_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12805' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_1_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12806' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_2_0' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12807' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_2_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12808' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_2_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12809' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_2_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12810' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_3_0' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12811' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_3_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12812' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_3_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12813' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_3_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12814' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_4_0' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12815' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_4_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12816' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_4_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12817' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_4_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12818' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_5_0' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12819' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_5_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12820' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_5_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12821' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_5_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12822' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_6_0' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12823' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_6_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12824' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_6_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12825' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_6_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12826' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_7_0' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12827' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_7_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12828' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_7_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12829' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_7_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12830' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_8_0' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12831' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_8_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12832' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_8_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12833' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_8_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12834' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_1' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12835' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_2' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12836' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_3' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12837' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_4' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12838' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_5' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12839' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_6' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12840' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_7' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12841' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_8' using process `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
  created $dff cell `$procdff$12842' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\state' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12843' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_0_0' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12844' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_0_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12845' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_0_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12846' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_0_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12847' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_0_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12848' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_0_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12849' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_0_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12850' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_0_4' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12851' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_0_4' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12852' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_0_5' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12853' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_0_5' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12854' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_1_0' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12855' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_1_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12856' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_1_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12857' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_1_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12858' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_1_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12859' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_1_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12860' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_1_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12861' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_1_4' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12862' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_1_4' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12863' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_1_5' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12864' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_1_5' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12865' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_2_0' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12866' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_2_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12867' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_2_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12868' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_2_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12869' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_2_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12870' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_2_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12871' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_2_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12872' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_2_4' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12873' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_2_4' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12874' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_2_5' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12875' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_2_5' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12876' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_3_0' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12877' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_3_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12878' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_3_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12879' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_3_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12880' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_3_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12881' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_3_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12882' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_3_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12883' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_3_4' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12884' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_3_4' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12885' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_3_5' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12886' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_3_5' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12887' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_0' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12888' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_count' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
  created $dff cell `$procdff$12889' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_1_0' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12890' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_1_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12891' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_1_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12892' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_1_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12893' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_2_0' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12894' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_2_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12895' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_2_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12896' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_2_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12897' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_3_0' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12898' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_3_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12899' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_3_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12900' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_3_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12901' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_4_0' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12902' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_4_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12903' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_4_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12904' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_4_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12905' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_5_0' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12906' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_5_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12907' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_5_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12908' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_5_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12909' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_6_0' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12910' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_6_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12911' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_6_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12912' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_6_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12913' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_7_0' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12914' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_7_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12915' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_7_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12916' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_7_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12917' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_1' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12918' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_2' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12919' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_3' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12920' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_4' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12921' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_5' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12922' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_6' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12923' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_7' using process `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
  created $dff cell `$procdff$12924' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\state' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12925' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_0_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12926' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_0_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12927' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_0_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12928' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_0_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12929' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_0_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12930' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_0_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12931' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_0_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12932' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_0_4' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12933' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_0_4' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12934' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_0_5' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12935' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_0_5' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12936' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_1_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12937' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_1_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12938' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_1_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12939' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_1_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12940' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_1_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12941' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_1_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12942' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_1_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12943' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_1_4' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12944' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_1_4' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12945' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_1_5' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12946' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_1_5' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12947' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_2_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12948' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_2_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12949' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_2_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12950' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_2_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12951' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_2_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12952' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_2_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12953' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_2_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12954' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_2_4' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12955' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_2_4' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12956' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_2_5' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12957' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_2_5' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12958' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_3_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12959' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_3_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12960' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_3_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12961' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_3_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12962' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_3_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12963' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_3_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12964' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_3_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12965' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_3_4' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12966' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_3_4' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12967' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_3_5' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12968' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_3_5' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12969' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12970' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_count' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
  created $dff cell `$procdff$12971' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_1_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12972' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_1_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12973' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_1_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12974' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_1_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12975' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_2_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12976' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_2_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12977' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_2_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12978' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_2_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12979' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_3_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12980' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_3_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12981' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_3_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12982' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_3_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12983' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_4_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12984' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_4_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12985' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_4_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12986' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_4_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12987' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_5_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12988' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_5_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12989' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_5_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12990' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_5_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12991' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_6_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12992' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_6_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12993' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_6_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12994' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_6_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12995' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_7_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12996' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_7_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12997' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_7_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12998' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_7_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$12999' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_8_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13000' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_8_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13001' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_8_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13002' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_8_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13003' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_9_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13004' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_9_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13005' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_9_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13006' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_9_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13007' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_10_0' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13008' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_10_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13009' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_10_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13010' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_10_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13011' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_1' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13012' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_2' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13013' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_3' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13014' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_4' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13015' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_5' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13016' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_6' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13017' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_7' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13018' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_8' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13019' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_9' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13020' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_10' using process `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
  created $dff cell `$procdff$13021' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\state' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13022' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_0_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13023' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_0_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13024' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_0_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13025' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_0_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13026' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_0_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13027' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_0_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13028' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_0_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13029' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_0_4' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13030' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_0_4' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13031' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_0_5' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13032' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_0_5' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13033' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_1_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13034' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_1_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13035' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_1_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13036' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_1_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13037' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_1_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13038' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_1_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13039' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_1_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13040' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_1_4' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13041' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_1_4' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13042' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_1_5' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13043' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_1_5' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13044' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_2_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13045' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_2_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13046' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_2_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13047' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_2_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13048' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_2_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13049' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_2_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13050' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_2_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13051' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_2_4' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13052' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_2_4' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13053' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_2_5' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13054' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_2_5' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13055' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_3_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13056' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_3_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13057' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_3_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13058' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_3_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13059' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_3_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13060' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_3_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13061' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_3_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13062' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_3_4' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13063' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_3_4' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13064' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_3_5' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13065' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_3_5' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13066' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13067' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_count' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
  created $dff cell `$procdff$13068' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_1_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13069' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_1_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13070' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_1_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13071' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_1_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13072' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_2_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13073' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_2_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13074' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_2_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13075' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_2_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13076' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_3_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13077' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_3_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13078' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_3_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13079' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_3_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13080' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_4_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13081' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_4_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13082' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_4_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13083' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_4_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13084' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_5_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13085' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_5_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13086' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_5_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13087' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_5_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13088' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_6_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13089' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_6_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13090' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_6_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13091' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_6_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13092' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_7_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13093' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_7_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13094' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_7_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13095' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_7_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13096' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_8_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13097' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_8_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13098' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_8_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13099' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_8_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13100' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_9_0' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13101' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_9_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13102' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_9_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13103' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_9_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13104' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_1' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13105' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_2' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13106' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_3' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13107' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_4' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13108' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_5' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13109' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_6' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13110' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_7' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13111' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_8' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13112' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_9' using process `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
  created $dff cell `$procdff$13113' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\state' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13114' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_0_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13115' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_0_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13116' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_0_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13117' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_0_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13118' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_0_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13119' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_0_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13120' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_0_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13121' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_0_4' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13122' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_0_4' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13123' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_0_5' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13124' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_0_5' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13125' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_1_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13126' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_1_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13127' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_1_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13128' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_1_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13129' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_1_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13130' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_1_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13131' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_1_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13132' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_1_4' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13133' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_1_4' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13134' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_1_5' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13135' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_1_5' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13136' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_2_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13137' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_2_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13138' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_2_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13139' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_2_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13140' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_2_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13141' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_2_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13142' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_2_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13143' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_2_4' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13144' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_2_4' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13145' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_2_5' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13146' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_2_5' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13147' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_3_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13148' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_3_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13149' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_3_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13150' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_3_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13151' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_3_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13152' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_3_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13153' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_3_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13154' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_3_4' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13155' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_3_4' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13156' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_3_5' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13157' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_3_5' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13158' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13159' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_count' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
  created $dff cell `$procdff$13160' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_1_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13161' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_1_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13162' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_1_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13163' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_1_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13164' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_2_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13165' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_2_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13166' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_2_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13167' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_2_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13168' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_3_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13169' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_3_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13170' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_3_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13171' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_3_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13172' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_4_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13173' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_4_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13174' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_4_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13175' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_4_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13176' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_5_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13177' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_5_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13178' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_5_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13179' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_5_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13180' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_6_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13181' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_6_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13182' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_6_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13183' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_6_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13184' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_7_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13185' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_7_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13186' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_7_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13187' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_7_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13188' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_8_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13189' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_8_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13190' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_8_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13191' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_8_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13192' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_9_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13193' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_9_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13194' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_9_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13195' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_9_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13196' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_10_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13197' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_10_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13198' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_10_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13199' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_10_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13200' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_11_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13201' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_11_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13202' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_11_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13203' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_11_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13204' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_12_0' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13205' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_12_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13206' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_12_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13207' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_12_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13208' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_1' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13209' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_2' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13210' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_3' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13211' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_4' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13212' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_5' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13213' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_6' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13214' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_7' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13215' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_8' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13216' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_9' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13217' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_10' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13218' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_11' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13219' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_12' using process `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
  created $dff cell `$procdff$13220' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\state' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13221' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_0_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13222' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_0_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13223' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_0_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13224' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_0_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13225' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_0_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13226' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_0_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13227' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_0_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13228' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_0_4' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13229' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_0_4' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13230' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_0_5' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13231' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_0_5' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13232' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_1_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13233' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_1_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13234' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_1_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13235' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_1_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13236' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_1_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13237' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_1_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13238' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_1_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13239' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_1_4' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13240' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_1_4' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13241' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_1_5' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13242' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_1_5' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13243' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_2_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13244' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_2_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13245' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_2_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13246' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_2_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13247' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_2_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13248' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_2_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13249' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_2_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13250' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_2_4' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13251' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_2_4' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13252' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_2_5' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13253' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_2_5' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13254' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_3_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13255' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_3_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13256' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_3_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13257' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_3_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13258' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_3_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13259' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_3_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13260' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_3_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13261' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_3_4' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13262' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_3_4' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13263' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_3_5' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13264' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_3_5' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13265' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13266' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_count' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
  created $dff cell `$procdff$13267' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_1_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13268' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_1_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13269' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_1_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13270' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_1_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13271' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_2_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13272' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_2_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13273' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_2_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13274' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_2_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13275' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_3_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13276' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_3_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13277' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_3_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13278' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_3_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13279' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_4_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13280' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_4_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13281' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_4_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13282' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_4_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13283' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_5_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13284' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_5_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13285' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_5_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13286' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_5_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13287' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_6_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13288' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_6_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13289' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_6_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13290' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_6_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13291' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_7_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13292' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_7_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13293' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_7_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13294' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_7_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13295' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_8_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13296' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_8_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13297' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_8_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13298' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_8_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13299' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_9_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13300' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_9_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13301' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_9_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13302' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_9_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13303' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_10_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13304' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_10_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13305' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_10_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13306' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_10_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13307' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_11_0' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13308' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_11_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13309' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_11_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13310' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_11_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13311' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_1' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13312' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_2' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13313' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_3' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13314' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_4' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13315' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_5' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13316' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_6' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13317' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_7' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13318' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_8' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13319' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_9' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13320' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_10' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13321' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_11' using process `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
  created $dff cell `$procdff$13322' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\state' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13323' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_0_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13324' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_0_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13325' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_0_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13326' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_0_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13327' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_0_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13328' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_0_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13329' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_0_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13330' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_0_4' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13331' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_0_4' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13332' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_0_5' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13333' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_0_5' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13334' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_1_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13335' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_1_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13336' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_1_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13337' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_1_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13338' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_1_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13339' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_1_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13340' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_1_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13341' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_1_4' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13342' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_1_4' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13343' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_1_5' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13344' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_1_5' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13345' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_2_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13346' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_2_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13347' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_2_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13348' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_2_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13349' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_2_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13350' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_2_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13351' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_2_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13352' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_2_4' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13353' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_2_4' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13354' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_2_5' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13355' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_2_5' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13356' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_3_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13357' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_3_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13358' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_3_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13359' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_3_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13360' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_3_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13361' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_3_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13362' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_3_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13363' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_3_4' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13364' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_3_4' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13365' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_3_5' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13366' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_3_5' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13367' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13368' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_count' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
  created $dff cell `$procdff$13369' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_1_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13370' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_1_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13371' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_1_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13372' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_1_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13373' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_2_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13374' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_2_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13375' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_2_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13376' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_2_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13377' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_3_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13378' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_3_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13379' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_3_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13380' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_3_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13381' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_4_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13382' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_4_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13383' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_4_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13384' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_4_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13385' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_5_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13386' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_5_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13387' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_5_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13388' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_5_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13389' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_6_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13390' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_6_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13391' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_6_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13392' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_6_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13393' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_7_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13394' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_7_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13395' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_7_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13396' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_7_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13397' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_8_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13398' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_8_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13399' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_8_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13400' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_8_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13401' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_9_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13402' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_9_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13403' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_9_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13404' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_9_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13405' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_10_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13406' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_10_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13407' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_10_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13408' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_10_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13409' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_11_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13410' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_11_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13411' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_11_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13412' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_11_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13413' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_12_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13414' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_12_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13415' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_12_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13416' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_12_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13417' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_13_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13418' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_13_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13419' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_13_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13420' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_13_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13421' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_14_0' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13422' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_14_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13423' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_14_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13424' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_14_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13425' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_1' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13426' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_2' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13427' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_3' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13428' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_4' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13429' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_5' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13430' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_6' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13431' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_7' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13432' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_8' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13433' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_9' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13434' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_10' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13435' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_11' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13436' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_12' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13437' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_13' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13438' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_14' using process `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
  created $dff cell `$procdff$13439' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\state' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13440' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_0_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13441' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_0_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13442' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_0_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13443' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_0_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13444' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_0_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13445' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_0_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13446' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_0_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13447' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_0_4' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13448' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_0_4' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13449' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_0_5' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13450' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_0_5' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13451' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_1_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13452' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_1_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13453' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_1_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13454' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_1_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13455' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_1_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13456' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_1_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13457' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_1_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13458' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_1_4' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13459' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_1_4' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13460' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_1_5' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13461' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_1_5' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13462' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_2_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13463' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_2_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13464' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_2_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13465' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_2_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13466' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_2_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13467' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_2_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13468' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_2_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13469' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_2_4' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13470' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_2_4' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13471' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_2_5' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13472' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_2_5' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13473' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_3_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13474' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_3_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13475' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_3_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13476' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_3_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13477' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_3_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13478' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_3_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13479' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_3_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13480' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_3_4' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13481' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_3_4' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13482' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_3_5' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13483' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_3_5' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13484' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13485' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_count' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
  created $dff cell `$procdff$13486' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_1_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13487' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_1_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13488' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_1_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13489' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_1_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13490' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_2_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13491' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_2_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13492' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_2_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13493' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_2_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13494' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_3_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13495' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_3_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13496' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_3_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13497' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_3_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13498' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_4_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13499' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_4_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13500' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_4_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13501' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_4_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13502' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_5_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13503' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_5_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13504' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_5_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13505' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_5_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13506' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_6_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13507' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_6_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13508' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_6_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13509' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_6_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13510' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_7_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13511' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_7_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13512' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_7_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13513' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_7_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13514' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_8_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13515' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_8_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13516' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_8_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13517' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_8_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13518' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_9_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13519' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_9_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13520' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_9_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13521' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_9_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13522' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_10_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13523' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_10_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13524' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_10_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13525' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_10_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13526' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_11_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13527' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_11_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13528' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_11_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13529' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_11_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13530' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_12_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13531' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_12_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13532' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_12_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13533' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_12_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13534' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_13_0' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13535' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_13_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13536' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_13_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13537' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_13_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13538' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_1' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13539' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_2' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13540' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_3' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13541' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_4' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13542' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_5' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13543' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_6' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13544' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_7' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13545' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_8' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13546' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_9' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13547' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_10' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13548' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_11' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13549' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_12' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13550' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_13' using process `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
  created $dff cell `$procdff$13551' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\state' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13552' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_0_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13553' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_0_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13554' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_0_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13555' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_0_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13556' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_0_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13557' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_0_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13558' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_0_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13559' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_0_4' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13560' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_0_4' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13561' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_0_5' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13562' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_0_5' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13563' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_1_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13564' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_1_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13565' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_1_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13566' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_1_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13567' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_1_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13568' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_1_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13569' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_1_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13570' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_1_4' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13571' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_1_4' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13572' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_1_5' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13573' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_1_5' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13574' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_2_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13575' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_2_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13576' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_2_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13577' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_2_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13578' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_2_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13579' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_2_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13580' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_2_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13581' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_2_4' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13582' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_2_4' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13583' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_2_5' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13584' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_2_5' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13585' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_3_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13586' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_3_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13587' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_3_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13588' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_3_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13589' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_3_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13590' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_3_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13591' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_3_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13592' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_3_4' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13593' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_3_4' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13594' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_3_5' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13595' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_3_5' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13596' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13597' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_count' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
  created $dff cell `$procdff$13598' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_1_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13599' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_1_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13600' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_1_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13601' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_1_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13602' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_2_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13603' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_2_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13604' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_2_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13605' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_2_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13606' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_3_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13607' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_3_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13608' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_3_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13609' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_3_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13610' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_4_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13611' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_4_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13612' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_4_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13613' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_4_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13614' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_5_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13615' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_5_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13616' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_5_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13617' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_5_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13618' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_6_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13619' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_6_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13620' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_6_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13621' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_6_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13622' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_7_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13623' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_7_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13624' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_7_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13625' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_7_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13626' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_8_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13627' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_8_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13628' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_8_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13629' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_8_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13630' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_9_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13631' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_9_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13632' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_9_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13633' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_9_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13634' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_10_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13635' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_10_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13636' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_10_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13637' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_10_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13638' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_11_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13639' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_11_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13640' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_11_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13641' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_11_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13642' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_12_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13643' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_12_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13644' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_12_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13645' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_12_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13646' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_13_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13647' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_13_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13648' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_13_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13649' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_13_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13650' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_14_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13651' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_14_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13652' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_14_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13653' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_14_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13654' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_15_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13655' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_15_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13656' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_15_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13657' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_15_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13658' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13659' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13660' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13661' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_4' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13662' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_5' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13663' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_6' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13664' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_7' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13665' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_8' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13666' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_9' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13667' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_10' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13668' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_11' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13669' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_12' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13670' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_13' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13671' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_14' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13672' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_15' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13673' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_16_0' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13674' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_16_1' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13675' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_16_2' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13676' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_16_3' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13677' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_16' using process `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
  created $dff cell `$procdff$13678' with positive edge clock.
Creating register for signal `\inverse_winograd_adder_30_3.\pipeline_0_0' using process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2179$71'.
  created $dff cell `$procdff$13679' with positive edge clock.
Creating register for signal `\inverse_winograd_adder_30_3.\pipeline_0_1' using process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2179$71'.
  created $dff cell `$procdff$13680' with positive edge clock.
Creating register for signal `\inverse_winograd_adder_30_3.\pipeline_0_2' using process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2179$71'.
  created $dff cell `$procdff$13681' with positive edge clock.
Creating register for signal `\inverse_winograd_adder_30_3.\pipeline_1_0' using process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2179$71'.
  created $dff cell `$procdff$13682' with positive edge clock.
Creating register for signal `\inverse_winograd_adder_30_3.\pipeline_1_1' using process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2179$71'.
  created $dff cell `$procdff$13683' with positive edge clock.
Creating register for signal `\inverse_winograd_adder_30_3.\pipeline_2_0' using process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2179$71'.
  created $dff cell `$procdff$13684' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\state' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13685' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_0_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13686' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_0_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13687' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_0_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13688' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_0_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13689' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_0_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13690' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_0_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13691' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_0_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13692' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_0_4' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13693' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_0_4' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13694' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_0_5' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13695' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_0_5' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13696' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_1_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13697' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_1_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13698' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_1_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13699' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_1_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13700' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_1_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13701' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_1_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13702' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_1_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13703' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_1_4' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13704' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_1_4' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13705' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_1_5' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13706' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_1_5' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13707' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_2_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13708' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_2_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13709' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_2_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13710' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_2_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13711' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_2_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13712' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_2_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13713' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_2_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13714' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_2_4' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13715' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_2_4' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13716' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_2_5' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13717' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_2_5' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13718' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_3_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13719' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_3_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13720' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_3_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13721' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_3_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13722' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_3_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13723' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_3_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13724' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_3_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13725' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_3_4' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13726' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_3_4' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13727' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_3_5' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13728' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_3_5' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13729' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13730' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_count' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
  created $dff cell `$procdff$13731' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_1_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13732' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_1_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13733' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_1_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13734' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_1_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13735' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_2_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13736' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_2_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13737' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_2_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13738' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_2_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13739' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_3_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13740' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_3_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13741' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_3_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13742' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_3_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13743' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_4_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13744' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_4_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13745' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_4_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13746' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_4_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13747' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_5_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13748' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_5_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13749' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_5_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13750' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_5_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13751' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_6_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13752' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_6_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13753' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_6_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13754' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_6_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13755' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_7_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13756' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_7_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13757' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_7_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13758' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_7_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13759' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_8_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13760' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_8_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13761' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_8_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13762' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_8_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13763' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_9_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13764' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_9_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13765' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_9_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13766' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_9_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13767' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_10_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13768' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_10_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13769' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_10_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13770' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_10_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13771' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_11_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13772' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_11_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13773' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_11_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13774' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_11_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13775' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_12_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13776' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_12_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13777' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_12_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13778' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_12_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13779' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_13_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13780' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_13_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13781' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_13_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13782' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_13_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13783' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_14_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13784' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_14_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13785' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_14_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13786' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_14_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13787' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_15_0' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13788' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_15_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13789' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_15_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13790' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_15_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13791' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_1' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13792' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_2' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13793' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_3' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13794' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_4' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13795' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_5' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13796' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_6' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13797' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_7' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13798' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_8' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13799' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_9' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13800' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_10' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13801' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_11' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13802' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_12' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13803' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_13' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13804' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_14' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13805' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_15' using process `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
  created $dff cell `$procdff$13806' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.\out2' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1811'.
  created $dff cell `$procdff$13807' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:85$1802_ADDR' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1811'.
  created $dff cell `$procdff$13808' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:85$1802_DATA' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1811'.
  created $dff cell `$procdff$13809' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:85$1802_EN' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1811'.
  created $dff cell `$procdff$13810' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.\out1' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1803'.
  created $dff cell `$procdff$13811' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:76$1801_ADDR' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1803'.
  created $dff cell `$procdff$13812' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:76$1801_DATA' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1803'.
  created $dff cell `$procdff$13813' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:76$1801_EN' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1803'.
  created $dff cell `$procdff$13814' with positive edge clock.
Creating register for signal `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.\out2' using process `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1793'.
  created $dff cell `$procdff$13815' with positive edge clock.
Creating register for signal `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:85$1784_ADDR' using process `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1793'.
  created $dff cell `$procdff$13816' with positive edge clock.
Creating register for signal `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:85$1784_DATA' using process `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1793'.
  created $dff cell `$procdff$13817' with positive edge clock.
Creating register for signal `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:85$1784_EN' using process `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1793'.
  created $dff cell `$procdff$13818' with positive edge clock.
Creating register for signal `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.\out1' using process `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1785'.
  created $dff cell `$procdff$13819' with positive edge clock.
Creating register for signal `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:76$1783_ADDR' using process `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1785'.
  created $dff cell `$procdff$13820' with positive edge clock.
Creating register for signal `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:76$1783_DATA' using process `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1785'.
  created $dff cell `$procdff$13821' with positive edge clock.
Creating register for signal `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:76$1783_EN' using process `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1785'.
  created $dff cell `$procdff$13822' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `buffer_16_24200_buffer_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14617$1782'.
Found and cleaned up 1 empty switch in `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14577$1779'.
Removing empty process `stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14577$1779'.
Removing empty process `stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14562$1775'.
Found and cleaned up 2 empty switches in `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14539$1768'.
Removing empty process `stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14539$1768'.
Found and cleaned up 5 empty switches in `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14507$1751'.
Removing empty process `stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14507$1751'.
Found and cleaned up 5 empty switches in `\stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14475$1734'.
Removing empty process `stream_buffer_3_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14475$1734'.
Removing empty process `buffer_16_24200_buffer_init_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14420$1733'.
Found and cleaned up 1 empty switch in `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14380$1730'.
Removing empty process `stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14380$1730'.
Removing empty process `stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14365$1726'.
Found and cleaned up 2 empty switches in `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14342$1719'.
Removing empty process `stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14342$1719'.
Found and cleaned up 5 empty switches in `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14310$1702'.
Removing empty process `stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14310$1702'.
Found and cleaned up 5 empty switches in `\stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14278$1685'.
Removing empty process `stream_buffer_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14278$1685'.
Found and cleaned up 19 empty switches in `\store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
Removing empty process `store_output.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14115$1641'.
Found and cleaned up 5 empty switches in `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14019$1634'.
Removing empty process `pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14019$1634'.
Found and cleaned up 4 empty switches in `\pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13992$1629'.
Removing empty process `pooling.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13992$1629'.
Found and cleaned up 1 empty switch in `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
Removing empty process `pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13891$1613'.
Removing empty process `buffer_16_24200_buffer_init_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13695$1612'.
Found and cleaned up 1 empty switch in `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13655$1609'.
Removing empty process `stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13655$1609'.
Removing empty process `stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13640$1605'.
Found and cleaned up 2 empty switches in `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13617$1598'.
Removing empty process `stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13617$1598'.
Found and cleaned up 5 empty switches in `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13585$1581'.
Removing empty process `stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13585$1581'.
Found and cleaned up 5 empty switches in `\stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13553$1564'.
Removing empty process `stream_buffer_0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13553$1564'.
Removing empty process `buffer_16_24200_buffer_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13498$1563'.
Found and cleaned up 1 empty switch in `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13458$1560'.
Removing empty process `stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13458$1560'.
Removing empty process `stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13443$1556'.
Found and cleaned up 2 empty switches in `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13420$1549'.
Removing empty process `stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13420$1549'.
Found and cleaned up 5 empty switches in `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13388$1532'.
Removing empty process `stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13388$1532'.
Found and cleaned up 5 empty switches in `\stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13356$1515'.
Removing empty process `stream_buffer_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13356$1515'.
Removing empty process `buffer_16_24200_buffer_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13301$1514'.
Found and cleaned up 1 empty switch in `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13261$1511'.
Removing empty process `stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13261$1511'.
Removing empty process `stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13246$1507'.
Found and cleaned up 2 empty switches in `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1500'.
Removing empty process `stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1500'.
Found and cleaned up 5 empty switches in `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13191$1483'.
Removing empty process `stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13191$1483'.
Found and cleaned up 5 empty switches in `\stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13159$1466'.
Removing empty process `stream_buffer_1_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13159$1466'.
Removing empty process `buffer_16_24200_buffer_init_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13104$1465'.
Found and cleaned up 1 empty switch in `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13064$1462'.
Removing empty process `stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13064$1462'.
Removing empty process `stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13049$1458'.
Found and cleaned up 2 empty switches in `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13026$1451'.
Removing empty process `stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13026$1451'.
Found and cleaned up 5 empty switches in `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12994$1434'.
Removing empty process `stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12994$1434'.
Found and cleaned up 5 empty switches in `\stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12962$1417'.
Removing empty process `stream_buffer_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12962$1417'.
Removing empty process `buffer_16_24200_buffer_init_12.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12907$1416'.
Found and cleaned up 1 empty switch in `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12867$1413'.
Removing empty process `stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12867$1413'.
Removing empty process `stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12852$1409'.
Found and cleaned up 2 empty switches in `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12829$1402'.
Removing empty process `stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12829$1402'.
Found and cleaned up 5 empty switches in `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12797$1385'.
Removing empty process `stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12797$1385'.
Found and cleaned up 5 empty switches in `\stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12765$1368'.
Removing empty process `stream_buffer_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12765$1368'.
Removing empty process `buffer_16_24200_buffer_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12710$1367'.
Found and cleaned up 1 empty switch in `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12670$1364'.
Removing empty process `stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12670$1364'.
Removing empty process `stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12655$1360'.
Found and cleaned up 2 empty switches in `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12632$1353'.
Removing empty process `stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12632$1353'.
Found and cleaned up 5 empty switches in `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12600$1336'.
Removing empty process `stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12600$1336'.
Found and cleaned up 5 empty switches in `\stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12568$1319'.
Removing empty process `stream_buffer_2_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12568$1319'.
Removing empty process `buffer_16_24200_buffer_init_14.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12513$1318'.
Found and cleaned up 1 empty switch in `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12473$1315'.
Removing empty process `stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12473$1315'.
Removing empty process `stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12458$1311'.
Found and cleaned up 2 empty switches in `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12435$1304'.
Removing empty process `stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12435$1304'.
Found and cleaned up 5 empty switches in `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12403$1287'.
Removing empty process `stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12403$1287'.
Found and cleaned up 5 empty switches in `\stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12371$1270'.
Removing empty process `stream_buffer_4_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12371$1270'.
Removing empty process `buffer_16_24200_buffer_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12316$1269'.
Found and cleaned up 1 empty switch in `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12276$1266'.
Removing empty process `stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12276$1266'.
Removing empty process `stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12261$1262'.
Found and cleaned up 2 empty switches in `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12238$1255'.
Removing empty process `stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12238$1255'.
Found and cleaned up 5 empty switches in `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12206$1238'.
Removing empty process `stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12206$1238'.
Found and cleaned up 5 empty switches in `\stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12174$1221'.
Removing empty process `stream_buffer_4_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12174$1221'.
Removing empty process `weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12116$1220'.
Found and cleaned up 3 empty switches in `\accumulator_24_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12070$1214'.
Removing empty process `accumulator_24_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12070$1214'.
Removing empty process `weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12028$1213'.
Removing empty process `weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11982$1212'.
Removing empty process `weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11936$1211'.
Removing empty process `weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11890$1210'.
Removing empty process `weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11844$1209'.
Found and cleaned up 1 empty switch in `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11805$1204'.
Removing empty process `dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11805$1204'.
Found and cleaned up 1 empty switch in `\dot_product_16_8_30_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11737$1202'.
Removing empty process `dot_product_16_8_30_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11737$1202'.
Removing empty process `processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11613$1188'.
Found and cleaned up 6 empty switches in `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
Removing empty process `processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11435$1173'.
Found and cleaned up 1 empty switch in `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
Removing empty process `processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11413$1169'.
Removing empty process `buffer_16_24200_buffer_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11283$1168'.
Found and cleaned up 1 empty switch in `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11243$1165'.
Removing empty process `stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11243$1165'.
Removing empty process `stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11228$1161'.
Found and cleaned up 2 empty switches in `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11205$1154'.
Removing empty process `stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11205$1154'.
Found and cleaned up 5 empty switches in `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11173$1137'.
Removing empty process `stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11173$1137'.
Found and cleaned up 5 empty switches in `\stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11141$1120'.
Removing empty process `stream_buffer_5_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11141$1120'.
Removing empty process `buffer_16_24200_buffer_init_15.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11087$1119'.
Found and cleaned up 1 empty switch in `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11047$1116'.
Removing empty process `stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11047$1116'.
Removing empty process `stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11032$1112'.
Found and cleaned up 2 empty switches in `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1105'.
Removing empty process `stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1105'.
Found and cleaned up 5 empty switches in `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10977$1088'.
Removing empty process `stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10977$1088'.
Found and cleaned up 5 empty switches in `\stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10945$1071'.
Removing empty process `stream_buffer_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10945$1071'.
Found and cleaned up 3 empty switches in `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
Removing empty process `winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9315$762'.
Found and cleaned up 17 empty switches in `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8983$743'.
Removing empty process `winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8983$743'.
Removing empty process `winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8945$727'.
Found and cleaned up 3 empty switches in `\winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
Removing empty process `winograd_transform_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7307$418'.
Found and cleaned up 4 empty switches in `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7000$413'.
Removing empty process `inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7000$413'.
Found and cleaned up 6 empty switches in `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
Removing empty process `inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6795$395'.
Found and cleaned up 6 empty switches in `\inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6770$388'.
Removing empty process `inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6770$388'.
Removing empty process `inverse_winograd_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6736$387'.
Found and cleaned up 4 empty switches in `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6601$382'.
Removing empty process `inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6601$382'.
Found and cleaned up 6 empty switches in `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
Removing empty process `inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6396$364'.
Found and cleaned up 6 empty switches in `\inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6371$357'.
Removing empty process `inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6371$357'.
Removing empty process `inverse_winograd_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6342$356'.
Found and cleaned up 4 empty switches in `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6212$351'.
Removing empty process `inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6212$351'.
Found and cleaned up 6 empty switches in `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
Removing empty process `inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6007$333'.
Found and cleaned up 6 empty switches in `\inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5982$326'.
Removing empty process `inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5982$326'.
Removing empty process `inverse_winograd_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5938$325'.
Found and cleaned up 4 empty switches in `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5793$320'.
Removing empty process `inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5793$320'.
Found and cleaned up 6 empty switches in `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
Removing empty process `inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5588$302'.
Found and cleaned up 6 empty switches in `\inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5563$295'.
Removing empty process `inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5563$295'.
Removing empty process `inverse_winograd_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5524$294'.
Found and cleaned up 4 empty switches in `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5384$289'.
Removing empty process `inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5384$289'.
Found and cleaned up 6 empty switches in `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
Removing empty process `inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5179$271'.
Found and cleaned up 6 empty switches in `\inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5154$264'.
Removing empty process `inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5154$264'.
Removing empty process `inverse_winograd_6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5100$263'.
Found and cleaned up 4 empty switches in `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4945$258'.
Removing empty process `inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4945$258'.
Found and cleaned up 6 empty switches in `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
Removing empty process `inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4740$240'.
Found and cleaned up 6 empty switches in `\inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4715$233'.
Removing empty process `inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4715$233'.
Removing empty process `inverse_winograd_7.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4666$232'.
Found and cleaned up 4 empty switches in `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4516$227'.
Removing empty process `inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4516$227'.
Found and cleaned up 6 empty switches in `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
Removing empty process `inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4311$209'.
Found and cleaned up 6 empty switches in `\inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4286$202'.
Removing empty process `inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4286$202'.
Removing empty process `inverse_winograd_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4222$201'.
Found and cleaned up 4 empty switches in `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4057$196'.
Removing empty process `inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4057$196'.
Found and cleaned up 6 empty switches in `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
Removing empty process `inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3852$178'.
Found and cleaned up 6 empty switches in `\inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3827$171'.
Removing empty process `inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3827$171'.
Removing empty process `inverse_winograd_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3768$170'.
Found and cleaned up 4 empty switches in `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3608$165'.
Removing empty process `inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3608$165'.
Found and cleaned up 6 empty switches in `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
Removing empty process `inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3403$147'.
Found and cleaned up 6 empty switches in `\inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3378$140'.
Removing empty process `inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3378$140'.
Removing empty process `inverse_winograd_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3304$139'.
Found and cleaned up 4 empty switches in `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3129$134'.
Removing empty process `inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3129$134'.
Found and cleaned up 6 empty switches in `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
Removing empty process `inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2924$116'.
Found and cleaned up 6 empty switches in `\inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2899$109'.
Removing empty process `inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2899$109'.
Removing empty process `inverse_winograd_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2830$108'.
Found and cleaned up 4 empty switches in `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2660$103'.
Removing empty process `inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2660$103'.
Found and cleaned up 6 empty switches in `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
Removing empty process `inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2455$85'.
Found and cleaned up 6 empty switches in `\inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2430$78'.
Removing empty process `inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2430$78'.
Removing empty process `inverse_winograd_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2346$77'.
Removing empty process `inverse_winograd_adder_30_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2179$71'.
Found and cleaned up 4 empty switches in `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2130$66'.
Removing empty process `inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2130$66'.
Found and cleaned up 6 empty switches in `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
Removing empty process `inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1925$48'.
Found and cleaned up 6 empty switches in `\inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1900$41'.
Removing empty process `inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1900$41'.
Removing empty process `inverse_winograd_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1821$40'.
Found and cleaned up 1 empty switch in `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1811'.
Removing empty process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1811'.
Found and cleaned up 1 empty switch in `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1803'.
Removing empty process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1803'.
Found and cleaned up 1 empty switch in `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1793'.
Removing empty process `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:83$1793'.
Found and cleaned up 1 empty switch in `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1785'.
Removing empty process `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:74$1785'.
Cleaned up 416 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module stream_buffer_3_0.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module stream_buffer_3_1.
<suppressed ~33 debug messages>
Optimizing module store_output.
<suppressed ~23 debug messages>
Optimizing module pooling.
<suppressed ~1 debug messages>
Optimizing module pipelined_xor_tree_16.
Optimizing module signal_width_reducer.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module stream_buffer_0_1.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module stream_buffer_0_0.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module stream_buffer_1_0.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module stream_buffer_1_1.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module stream_buffer_2_1.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module stream_buffer_2_0.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module stream_buffer_4_1.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module stream_buffer_4_0.
<suppressed ~33 debug messages>
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module accumulator_24_30_3.
<suppressed ~4 debug messages>
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module dsp_block_16_8_false.
Optimizing module dot_product_16_8_30_2.
<suppressed ~1 debug messages>
Optimizing module processing_element.
<suppressed ~16 debug messages>
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module stream_buffer_5_0.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module stream_buffer_5_1.
<suppressed ~33 debug messages>
Optimizing module winograd_transform_0.
<suppressed ~12 debug messages>
Optimizing module winograd_dsp_16.
<suppressed ~2 debug messages>
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_transform_1.
<suppressed ~12 debug messages>
Optimizing module inverse_winograd_10.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_11.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_8.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_9.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_6.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_7.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_4.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_5.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_2.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_3.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_0.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_adder_30_3.
Optimizing module inverse_winograd_1.
<suppressed ~15 debug messages>
Optimizing module DLA.
Optimizing module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Optimizing module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module stream_buffer_3_0.
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module stream_buffer_3_1.
Optimizing module store_output.
Optimizing module pooling.
Optimizing module pipelined_xor_tree_16.
Optimizing module signal_width_reducer.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module stream_buffer_0_1.
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module stream_buffer_0_0.
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module stream_buffer_1_0.
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module stream_buffer_1_1.
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module stream_buffer_2_1.
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module stream_buffer_2_0.
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module stream_buffer_4_1.
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module stream_buffer_4_0.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module accumulator_24_30_3.
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module dsp_block_16_8_false.
Optimizing module dot_product_16_8_30_2.
Optimizing module processing_element.
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module stream_buffer_5_0.
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module stream_buffer_5_1.
Optimizing module winograd_transform_0.
Optimizing module winograd_dsp_16.
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_transform_1.
Optimizing module inverse_winograd_10.
Optimizing module inverse_winograd_11.
Optimizing module inverse_winograd_8.
Optimizing module inverse_winograd_9.
Optimizing module inverse_winograd_6.
Optimizing module inverse_winograd_7.
Optimizing module inverse_winograd_4.
Optimizing module inverse_winograd_5.
Optimizing module inverse_winograd_2.
Optimizing module inverse_winograd_3.
Optimizing module inverse_winograd_0.
Optimizing module inverse_winograd_adder_30_3.
Optimizing module inverse_winograd_1.
Optimizing module DLA.
Optimizing module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Optimizing module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buffer_16_24200_buffer_init_03'.
Finding identical cells in module `\stream_buffer_3_0'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_13'.
Finding identical cells in module `\stream_buffer_3_1'.
<suppressed ~30 debug messages>
Finding identical cells in module `\store_output'.
<suppressed ~36 debug messages>
Finding identical cells in module `\pooling'.
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\signal_width_reducer'.
Finding identical cells in module `\buffer_16_24200_buffer_init_10'.
Finding identical cells in module `\stream_buffer_0_1'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_00'.
Finding identical cells in module `\stream_buffer_0_0'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_01'.
Finding identical cells in module `\stream_buffer_1_0'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_11'.
Finding identical cells in module `\stream_buffer_1_1'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_12'.
Finding identical cells in module `\stream_buffer_2_1'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_02'.
Finding identical cells in module `\stream_buffer_2_0'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_14'.
Finding identical cells in module `\stream_buffer_4_1'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_04'.
Finding identical cells in module `\stream_buffer_4_0'.
<suppressed ~30 debug messages>
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\accumulator_24_30_3'.
<suppressed ~3 debug messages>
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\dot_product_16_8_30_2'.
Finding identical cells in module `\processing_element'.
<suppressed ~6 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_05'.
Finding identical cells in module `\stream_buffer_5_0'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_15'.
Finding identical cells in module `\stream_buffer_5_1'.
<suppressed ~30 debug messages>
Finding identical cells in module `\winograd_transform_0'.
<suppressed ~570 debug messages>
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_transform_1'.
<suppressed ~570 debug messages>
Finding identical cells in module `\inverse_winograd_10'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_11'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_8'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_9'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_6'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_7'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_4'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_5'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_2'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_3'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_0'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_adder_30_3'.
Finding identical cells in module `\inverse_winograd_1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\DLA'.
Finding identical cells in module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Finding identical cells in module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Removed a total of 587 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \buffer_16_24200_buffer_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_3_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \store_output..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$2275: \count -> { \count [5:2] 2'01 }
      Replacing known input bits on port A of cell $procmux$2269: \count -> { \count [5:1] 1'0 }
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2290.
    dead port 2/2 on $mux $procmux$2269.
    dead port 2/2 on $mux $procmux$2179.
    dead port 2/2 on $mux $procmux$2155.
Running muxtree optimizer on module \pooling..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pipelined_xor_tree_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \signal_width_reducer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_0_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_1_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_2_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_4_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_4_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_24_30_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$3803: { 6'000000 \i_result } -> { 7'0000000 \i_result [22:0] }
      Replacing known input bits on port B of cell $procmux$3803: { 6'111111 \i_result } -> { 7'1111111 \i_result [22:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_false..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dot_product_16_8_30_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_5_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_transform_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5368.
    dead port 1/2 on $mux $procmux$5362.
    dead port 1/2 on $mux $procmux$5356.
    dead port 2/2 on $mux $procmux$5353.
    dead port 1/2 on $mux $procmux$5347.
    dead port 1/2 on $mux $procmux$5344.
    dead port 1/2 on $mux $procmux$5338.
    dead port 1/2 on $mux $procmux$5335.
    dead port 2/2 on $mux $procmux$5332.
Running muxtree optimizer on module \inverse_winograd_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5953.
    dead port 1/2 on $mux $procmux$5947.
    dead port 1/2 on $mux $procmux$5941.
    dead port 2/2 on $mux $procmux$5938.
    dead port 1/2 on $mux $procmux$5932.
    dead port 1/2 on $mux $procmux$5929.
    dead port 1/2 on $mux $procmux$5923.
    dead port 1/2 on $mux $procmux$5920.
    dead port 2/2 on $mux $procmux$5917.
Running muxtree optimizer on module \inverse_winograd_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$6538.
    dead port 1/2 on $mux $procmux$6532.
    dead port 1/2 on $mux $procmux$6526.
    dead port 2/2 on $mux $procmux$6523.
    dead port 1/2 on $mux $procmux$6517.
    dead port 1/2 on $mux $procmux$6514.
    dead port 1/2 on $mux $procmux$6508.
    dead port 1/2 on $mux $procmux$6505.
    dead port 2/2 on $mux $procmux$6502.
Running muxtree optimizer on module \inverse_winograd_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7123.
    dead port 1/2 on $mux $procmux$7117.
    dead port 1/2 on $mux $procmux$7111.
    dead port 2/2 on $mux $procmux$7108.
    dead port 1/2 on $mux $procmux$7102.
    dead port 1/2 on $mux $procmux$7099.
    dead port 1/2 on $mux $procmux$7093.
    dead port 1/2 on $mux $procmux$7090.
    dead port 2/2 on $mux $procmux$7087.
Running muxtree optimizer on module \inverse_winograd_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7708.
    dead port 1/2 on $mux $procmux$7702.
    dead port 1/2 on $mux $procmux$7696.
    dead port 2/2 on $mux $procmux$7693.
    dead port 1/2 on $mux $procmux$7687.
    dead port 1/2 on $mux $procmux$7684.
    dead port 1/2 on $mux $procmux$7678.
    dead port 1/2 on $mux $procmux$7675.
    dead port 2/2 on $mux $procmux$7672.
Running muxtree optimizer on module \inverse_winograd_7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$8293.
    dead port 1/2 on $mux $procmux$8287.
    dead port 1/2 on $mux $procmux$8281.
    dead port 2/2 on $mux $procmux$8278.
    dead port 1/2 on $mux $procmux$8272.
    dead port 1/2 on $mux $procmux$8269.
    dead port 1/2 on $mux $procmux$8263.
    dead port 1/2 on $mux $procmux$8260.
    dead port 2/2 on $mux $procmux$8257.
Running muxtree optimizer on module \inverse_winograd_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$8878.
    dead port 1/2 on $mux $procmux$8872.
    dead port 1/2 on $mux $procmux$8866.
    dead port 2/2 on $mux $procmux$8863.
    dead port 1/2 on $mux $procmux$8857.
    dead port 1/2 on $mux $procmux$8854.
    dead port 1/2 on $mux $procmux$8848.
    dead port 1/2 on $mux $procmux$8845.
    dead port 2/2 on $mux $procmux$8842.
Running muxtree optimizer on module \inverse_winograd_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$9463.
    dead port 1/2 on $mux $procmux$9457.
    dead port 1/2 on $mux $procmux$9451.
    dead port 2/2 on $mux $procmux$9448.
    dead port 1/2 on $mux $procmux$9442.
    dead port 1/2 on $mux $procmux$9439.
    dead port 1/2 on $mux $procmux$9433.
    dead port 1/2 on $mux $procmux$9430.
    dead port 2/2 on $mux $procmux$9427.
Running muxtree optimizer on module \inverse_winograd_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$10048.
    dead port 1/2 on $mux $procmux$10042.
    dead port 1/2 on $mux $procmux$10036.
    dead port 2/2 on $mux $procmux$10033.
    dead port 1/2 on $mux $procmux$10027.
    dead port 1/2 on $mux $procmux$10024.
    dead port 1/2 on $mux $procmux$10018.
    dead port 1/2 on $mux $procmux$10015.
    dead port 2/2 on $mux $procmux$10012.
Running muxtree optimizer on module \inverse_winograd_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$10633.
    dead port 1/2 on $mux $procmux$10627.
    dead port 1/2 on $mux $procmux$10621.
    dead port 2/2 on $mux $procmux$10618.
    dead port 1/2 on $mux $procmux$10612.
    dead port 1/2 on $mux $procmux$10609.
    dead port 1/2 on $mux $procmux$10603.
    dead port 1/2 on $mux $procmux$10600.
    dead port 2/2 on $mux $procmux$10597.
Running muxtree optimizer on module \inverse_winograd_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$11218.
    dead port 1/2 on $mux $procmux$11212.
    dead port 1/2 on $mux $procmux$11206.
    dead port 2/2 on $mux $procmux$11203.
    dead port 1/2 on $mux $procmux$11197.
    dead port 1/2 on $mux $procmux$11194.
    dead port 1/2 on $mux $procmux$11188.
    dead port 1/2 on $mux $procmux$11185.
    dead port 2/2 on $mux $procmux$11182.
Running muxtree optimizer on module \inverse_winograd_adder_30_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \inverse_winograd_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$11803.
    dead port 1/2 on $mux $procmux$11797.
    dead port 1/2 on $mux $procmux$11791.
    dead port 2/2 on $mux $procmux$11788.
    dead port 1/2 on $mux $procmux$11782.
    dead port 1/2 on $mux $procmux$11779.
    dead port 1/2 on $mux $procmux$11773.
    dead port 1/2 on $mux $procmux$11770.
    dead port 2/2 on $mux $procmux$11767.
Running muxtree optimizer on module \DLA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 112 multiplexer ports.
<suppressed ~1054 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \buffer_16_24200_buffer_init_03.
  Optimizing cells in module \stream_buffer_3_0.
  Optimizing cells in module \buffer_16_24200_buffer_init_13.
  Optimizing cells in module \stream_buffer_3_1.
  Optimizing cells in module \store_output.
    New ctrl vector for $mux cell $procmux$2272: { }
  Optimizing cells in module \store_output.
  Optimizing cells in module \pooling.
  Optimizing cells in module \pipelined_xor_tree_16.
  Optimizing cells in module \signal_width_reducer.
  Optimizing cells in module \buffer_16_24200_buffer_init_10.
  Optimizing cells in module \stream_buffer_0_1.
  Optimizing cells in module \buffer_16_24200_buffer_init_00.
  Optimizing cells in module \stream_buffer_0_0.
  Optimizing cells in module \buffer_16_24200_buffer_init_01.
  Optimizing cells in module \stream_buffer_1_0.
  Optimizing cells in module \buffer_16_24200_buffer_init_11.
  Optimizing cells in module \stream_buffer_1_1.
  Optimizing cells in module \buffer_16_24200_buffer_init_12.
  Optimizing cells in module \stream_buffer_2_1.
  Optimizing cells in module \buffer_16_24200_buffer_init_02.
  Optimizing cells in module \stream_buffer_2_0.
  Optimizing cells in module \buffer_16_24200_buffer_init_14.
  Optimizing cells in module \stream_buffer_4_1.
  Optimizing cells in module \buffer_16_24200_buffer_init_04.
  Optimizing cells in module \stream_buffer_4_0.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_04.
  Optimizing cells in module \accumulator_24_30_3.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_00.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_01.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_02.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_03.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_05.
  Optimizing cells in module \dsp_block_16_8_false.
  Optimizing cells in module \dot_product_16_8_30_2.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \buffer_16_24200_buffer_init_05.
  Optimizing cells in module \stream_buffer_5_0.
  Optimizing cells in module \buffer_16_24200_buffer_init_15.
  Optimizing cells in module \stream_buffer_5_1.
  Optimizing cells in module \winograd_transform_0.
  Optimizing cells in module \winograd_dsp_16.
  Optimizing cells in module \winograd_adder_16_20_4.
  Optimizing cells in module \winograd_transform_1.
  Optimizing cells in module \inverse_winograd_10.
  Optimizing cells in module \inverse_winograd_11.
  Optimizing cells in module \inverse_winograd_8.
  Optimizing cells in module \inverse_winograd_9.
  Optimizing cells in module \inverse_winograd_6.
  Optimizing cells in module \inverse_winograd_7.
  Optimizing cells in module \inverse_winograd_4.
  Optimizing cells in module \inverse_winograd_5.
  Optimizing cells in module \inverse_winograd_2.
  Optimizing cells in module \inverse_winograd_3.
  Optimizing cells in module \inverse_winograd_0.
  Optimizing cells in module \inverse_winograd_adder_30_3.
  Optimizing cells in module \inverse_winograd_1.
  Optimizing cells in module \DLA.
  Optimizing cells in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$11821:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$11821_Y
      New ports: A=1'0, B=1'1, Y=$procmux$11821_Y [0]
      New connections: $procmux$11821_Y [7:1] = { $procmux$11821_Y [0] $procmux$11821_Y [0] $procmux$11821_Y [0] $procmux$11821_Y [0] $procmux$11821_Y [0] $procmux$11821_Y [0] $procmux$11821_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$11809:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$11809_Y
      New ports: A=1'0, B=1'1, Y=$procmux$11809_Y [0]
      New connections: $procmux$11809_Y [7:1] = { $procmux$11809_Y [0] $procmux$11809_Y [0] $procmux$11809_Y [0] $procmux$11809_Y [0] $procmux$11809_Y [0] $procmux$11809_Y [0] $procmux$11809_Y [0] }
  Optimizing cells in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
  Optimizing cells in module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$11845:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$11845_Y
      New ports: A=1'0, B=1'1, Y=$procmux$11845_Y [0]
      New connections: $procmux$11845_Y [15:1] = { $procmux$11845_Y [0] $procmux$11845_Y [0] $procmux$11845_Y [0] $procmux$11845_Y [0] $procmux$11845_Y [0] $procmux$11845_Y [0] $procmux$11845_Y [0] $procmux$11845_Y [0] $procmux$11845_Y [0] $procmux$11845_Y [0] $procmux$11845_Y [0] $procmux$11845_Y [0] $procmux$11845_Y [0] $procmux$11845_Y [0] $procmux$11845_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$11833:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$11833_Y
      New ports: A=1'0, B=1'1, Y=$procmux$11833_Y [0]
      New connections: $procmux$11833_Y [15:1] = { $procmux$11833_Y [0] $procmux$11833_Y [0] $procmux$11833_Y [0] $procmux$11833_Y [0] $procmux$11833_Y [0] $procmux$11833_Y [0] $procmux$11833_Y [0] $procmux$11833_Y [0] $procmux$11833_Y [0] $procmux$11833_Y [0] $procmux$11833_Y [0] $procmux$11833_Y [0] $procmux$11833_Y [0] $procmux$11833_Y [0] $procmux$11833_Y [0] }
  Optimizing cells in module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.
Performed a total of 5 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buffer_16_24200_buffer_init_03'.
Finding identical cells in module `\stream_buffer_3_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_13'.
Finding identical cells in module `\stream_buffer_3_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\store_output'.
<suppressed ~9 debug messages>
Finding identical cells in module `\pooling'.
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\signal_width_reducer'.
Finding identical cells in module `\buffer_16_24200_buffer_init_10'.
Finding identical cells in module `\stream_buffer_0_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_00'.
Finding identical cells in module `\stream_buffer_0_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_01'.
Finding identical cells in module `\stream_buffer_1_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_11'.
Finding identical cells in module `\stream_buffer_1_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_12'.
Finding identical cells in module `\stream_buffer_2_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_02'.
Finding identical cells in module `\stream_buffer_2_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_14'.
Finding identical cells in module `\stream_buffer_4_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_04'.
Finding identical cells in module `\stream_buffer_4_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\accumulator_24_30_3'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\dot_product_16_8_30_2'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\buffer_16_24200_buffer_init_05'.
Finding identical cells in module `\stream_buffer_5_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_15'.
Finding identical cells in module `\stream_buffer_5_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\winograd_transform_0'.
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_transform_1'.
Finding identical cells in module `\inverse_winograd_10'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_11'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_8'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_9'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_6'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_7'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_4'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_5'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_2'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_3'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_0'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_adder_30_3'.
Finding identical cells in module `\inverse_winograd_1'.
<suppressed ~60 debug messages>
Finding identical cells in module `\DLA'.
Finding identical cells in module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Finding identical cells in module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Removed a total of 327 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$11866 ($dff) from module stream_buffer_3_0 (D = $procmux$1907_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13827 ($sdff) from module stream_buffer_3_0 (D = $procmux$1905_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$11874 ($dff) from module stream_buffer_3_0 (D = $procmux$1932_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13829 ($sdff) from module stream_buffer_3_0 (D = $procmux$1930_Y, Q = \C_counter).
Adding SRST signal on $procdff$11873 ($dff) from module stream_buffer_3_0 (D = $procmux$1946_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13831 ($sdff) from module stream_buffer_3_0 (D = $procmux$1944_Y, Q = \L_counter).
Adding SRST signal on $procdff$11872 ($dff) from module stream_buffer_3_0 (D = $procmux$1960_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13833 ($sdff) from module stream_buffer_3_0 (D = $procmux$1958_Y, Q = \offset).
Adding SRST signal on $procdff$11875 ($dff) from module stream_buffer_3_0 (D = $procmux$1918_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13835 ($sdff) from module stream_buffer_3_0 (D = $procmux$1916_Y, Q = \W_counter).
Adding SRST signal on $procdff$11870 ($dff) from module stream_buffer_3_0 (D = $procmux$1851_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13837 ($sdff) from module stream_buffer_3_0 (D = $procmux$1849_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$11869 ($dff) from module stream_buffer_3_0 (D = $procmux$1865_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13839 ($sdff) from module stream_buffer_3_0 (D = $procmux$1863_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$11868 ($dff) from module stream_buffer_3_0 (D = $procmux$1879_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13841 ($sdff) from module stream_buffer_3_0 (D = $procmux$1877_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$11867 ($dff) from module stream_buffer_3_0 (D = $procmux$1893_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13843 ($sdff) from module stream_buffer_3_0 (D = $procmux$1891_Y, Q = \offset_b1).
Adding SRST signal on $procdff$11871 ($dff) from module stream_buffer_3_0 (D = $procmux$1974_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13845 ($sdff) from module stream_buffer_3_0 (D = $procmux$1972_Y, Q = \base_addr).
Adding SRST signal on $procdff$11861 ($dff) from module stream_buffer_3_0 (D = $procmux$1840_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$11860 ($dff) from module stream_buffer_3_0 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$11859 ($dff) from module stream_buffer_3_0 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$11895 ($dff) from module stream_buffer_3_1 (D = $procmux$2078_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13850 ($sdff) from module stream_buffer_3_1 (D = $procmux$2076_Y, Q = \W_counter).
Adding SRST signal on $procdff$11894 ($dff) from module stream_buffer_3_1 (D = $procmux$2092_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13852 ($sdff) from module stream_buffer_3_1 (D = $procmux$2090_Y, Q = \C_counter).
Adding SRST signal on $procdff$11893 ($dff) from module stream_buffer_3_1 (D = $procmux$2106_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13854 ($sdff) from module stream_buffer_3_1 (D = $procmux$2104_Y, Q = \L_counter).
Adding SRST signal on $procdff$11892 ($dff) from module stream_buffer_3_1 (D = $procmux$2120_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13856 ($sdff) from module stream_buffer_3_1 (D = $procmux$2118_Y, Q = \offset).
Adding SRST signal on $procdff$11891 ($dff) from module stream_buffer_3_1 (D = $procmux$2134_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13858 ($sdff) from module stream_buffer_3_1 (D = $procmux$2132_Y, Q = \base_addr).
Adding SRST signal on $procdff$11890 ($dff) from module stream_buffer_3_1 (D = $procmux$2011_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13860 ($sdff) from module stream_buffer_3_1 (D = $procmux$2009_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$11889 ($dff) from module stream_buffer_3_1 (D = $procmux$2025_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13862 ($sdff) from module stream_buffer_3_1 (D = $procmux$2023_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$11888 ($dff) from module stream_buffer_3_1 (D = $procmux$2039_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13864 ($sdff) from module stream_buffer_3_1 (D = $procmux$2037_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$11887 ($dff) from module stream_buffer_3_1 (D = $procmux$2053_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13866 ($sdff) from module stream_buffer_3_1 (D = $procmux$2051_Y, Q = \offset_b1).
Adding SRST signal on $procdff$11886 ($dff) from module stream_buffer_3_1 (D = $procmux$2067_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13868 ($sdff) from module stream_buffer_3_1 (D = $procmux$2065_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$11881 ($dff) from module stream_buffer_3_1 (D = $procmux$2000_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$11880 ($dff) from module stream_buffer_3_1 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$11879 ($dff) from module stream_buffer_3_1 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$11900 ($dff) from module store_output (D = $procmux$2264_Y, Q = \wen_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$13873 ($sdff) from module store_output (D = $procmux$2260_Y, Q = \wen_0).
Adding SRST signal on $procdff$11901 ($dff) from module store_output (D = $procmux$2254_Y, Q = \wen_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$13877 ($sdff) from module store_output (D = $procmux$2250_Y, Q = \wen_1).
Adding SRST signal on $procdff$11902 ($dff) from module store_output (D = $procmux$2244_Y, Q = \wen_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$13881 ($sdff) from module store_output (D = $procmux$2240_Y, Q = \wen_2).
Adding SRST signal on $procdff$11903 ($dff) from module store_output (D = $procmux$2234_Y, Q = \wen_3, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$13885 ($sdff) from module store_output (D = $procmux$2230_Y, Q = \wen_3).
Adding SRST signal on $procdff$11904 ($dff) from module store_output (D = $procmux$2224_Y, Q = \wen_4, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$13889 ($sdff) from module store_output (D = $procmux$2220_Y, Q = \wen_4).
Adding SRST signal on $procdff$11905 ($dff) from module store_output (D = $procmux$2214_Y, Q = \wen_5, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$13893 ($sdff) from module store_output (D = $procmux$2210_Y, Q = \wen_5).
Adding SRST signal on $procdff$11906 ($dff) from module store_output (D = $procmux$2204_Y, Q = \count_to_wvec, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$13897 ($sdff) from module store_output (D = $procmux$2202_Y, Q = \count_to_wvec).
Adding SRST signal on $procdff$11907 ($dff) from module store_output (D = $procmux$2171_Y, Q = \count_x, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$13905 ($sdff) from module store_output (D = $procmux$2169_Y, Q = \count_x).
Adding SRST signal on $procdff$11908 ($dff) from module store_output (D = $procmux$2150_Y, Q = \count_y, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$13915 ($sdff) from module store_output (D = $procmux$2146_Y, Q = \count_y).
Adding SRST signal on $procdff$11896 ($dff) from module store_output (D = $procmux$2322_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13923 ($sdff) from module store_output (D = $procmux$2318_Y, Q = \base_addr).
Adding SRST signal on $procdff$11897 ($dff) from module store_output (D = $procmux$2306_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13931 ($sdff) from module store_output (D = $procmux$2304_Y, Q = \offset).
Adding SRST signal on $procdff$11899 ($dff) from module store_output (D = $procmux$2285_Y, Q = \count, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$13937 ($sdff) from module store_output (D = $procmux$2283_Y [5:2], Q = \count [5:2]).
Adding EN signal on $auto$ff.cc:262:slice$13937 ($sdff) from module store_output (D = $procmux$2283_Y [1:0], Q = \count [1:0]).
Adding SRST signal on $procdff$11932 ($dff) from module pooling (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14004$1631_Y, Q = \count, rval = 2'00).
Adding SRST signal on $procdff$11922 ($dff) from module pooling (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14037$1639_Y, Q = \s_count, rval = 1'0).
Adding EN signal on $procdff$11923 ($dff) from module pooling (D = $procmux$2353_Y, Q = \result_0).
Adding EN signal on $procdff$11924 ($dff) from module pooling (D = $procmux$2339_Y, Q = \result_1).
Adding EN signal on $procdff$11928 ($dff) from module pooling (D = $procmux$2373_Y, Q = \buffer_0_0).
Adding EN signal on $procdff$11930 ($dff) from module pooling (D = $procmux$2367_Y, Q = \buffer_1_0).
Adding SRST signal on $procdff$11933 ($dff) from module pipelined_xor_tree_16 (D = \signal [15], Q = \pipeline_0_0, rval = 1'0).
Adding SRST signal on $procdff$11934 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13958$1616_Y, Q = \pipeline_0_1, rval = 1'0).
Adding SRST signal on $procdff$11935 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13962$1628_Y, Q = \pipeline_0_2, rval = 1'0).
Adding SRST signal on $procdff$11936 ($dff) from module pipelined_xor_tree_16 (D = \signal [14], Q = \pipeline_1_0, rval = 1'0).
Adding EN signal on $procdff$11937 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_1_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13974 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11938 ($dff) from module pipelined_xor_tree_16 (D = \signal [13], Q = \pipeline_2_0, rval = 1'0).
Adding EN signal on $procdff$11939 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_1_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13976 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11940 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_2_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13977 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11941 ($dff) from module pipelined_xor_tree_16 (D = \signal [12], Q = \pipeline_3_0, rval = 1'0).
Adding EN signal on $procdff$11942 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_2_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13979 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11943 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_3_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13980 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11944 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_3_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13981 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11945 ($dff) from module pipelined_xor_tree_16 (D = \signal [11], Q = \pipeline_4_0, rval = 1'0).
Adding SRST signal on $procdff$11946 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13959$1619_Y, Q = \pipeline_4_1, rval = 1'0).
Adding EN signal on $procdff$11947 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_4_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13984 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11948 ($dff) from module pipelined_xor_tree_16 (D = \signal [10], Q = \pipeline_5_0, rval = 1'0).
Adding EN signal on $procdff$11949 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_5_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13986 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11950 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_5_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13987 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11951 ($dff) from module pipelined_xor_tree_16 (D = \signal [9], Q = \pipeline_6_0, rval = 1'0).
Adding EN signal on $procdff$11952 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_6_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13989 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11953 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_6_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13990 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11954 ($dff) from module pipelined_xor_tree_16 (D = \signal [8], Q = \pipeline_7_0, rval = 1'0).
Adding EN signal on $procdff$11955 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_7_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13992 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11956 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_7_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13993 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11957 ($dff) from module pipelined_xor_tree_16 (D = \signal [7], Q = \pipeline_8_0, rval = 1'0).
Adding SRST signal on $procdff$11958 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13960$1622_Y, Q = \pipeline_8_1, rval = 1'0).
Adding EN signal on $procdff$11959 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_8_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13996 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11960 ($dff) from module pipelined_xor_tree_16 (D = \signal [6], Q = \pipeline_9_0, rval = 1'0).
Adding EN signal on $procdff$11961 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_9_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13998 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11962 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_9_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13999 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11963 ($dff) from module pipelined_xor_tree_16 (D = \signal [5], Q = \pipeline_10_0, rval = 1'0).
Adding EN signal on $procdff$11964 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_10_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14001 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11965 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_10_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14002 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11966 ($dff) from module pipelined_xor_tree_16 (D = \signal [4], Q = \pipeline_11_0, rval = 1'0).
Adding EN signal on $procdff$11967 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_11_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14004 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11968 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_11_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14005 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11969 ($dff) from module pipelined_xor_tree_16 (D = \signal [3], Q = \pipeline_12_0, rval = 1'0).
Adding SRST signal on $procdff$11970 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13961$1625_Y, Q = \pipeline_12_1, rval = 1'0).
Adding EN signal on $procdff$11971 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_12_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14008 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11972 ($dff) from module pipelined_xor_tree_16 (D = \signal [2], Q = \pipeline_13_0, rval = 1'0).
Adding EN signal on $procdff$11973 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_13_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14010 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11974 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_13_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14011 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11975 ($dff) from module pipelined_xor_tree_16 (D = \signal [1], Q = \pipeline_14_0, rval = 1'0).
Adding EN signal on $procdff$11976 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_14_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14013 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11977 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_14_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14014 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11978 ($dff) from module pipelined_xor_tree_16 (D = \signal [0], Q = \pipeline_15_0, rval = 1'0).
Adding EN signal on $procdff$11979 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_15_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14016 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11980 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_15_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14017 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$12000 ($dff) from module stream_buffer_0_1 (D = $procmux$2621_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14018 ($sdff) from module stream_buffer_0_1 (D = $procmux$2619_Y, Q = \W_counter).
Adding SRST signal on $procdff$11999 ($dff) from module stream_buffer_0_1 (D = $procmux$2635_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14020 ($sdff) from module stream_buffer_0_1 (D = $procmux$2633_Y, Q = \C_counter).
Adding SRST signal on $procdff$11998 ($dff) from module stream_buffer_0_1 (D = $procmux$2649_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14022 ($sdff) from module stream_buffer_0_1 (D = $procmux$2647_Y, Q = \L_counter).
Adding SRST signal on $procdff$11997 ($dff) from module stream_buffer_0_1 (D = $procmux$2663_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14024 ($sdff) from module stream_buffer_0_1 (D = $procmux$2661_Y, Q = \offset).
Adding SRST signal on $procdff$11996 ($dff) from module stream_buffer_0_1 (D = $procmux$2677_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14026 ($sdff) from module stream_buffer_0_1 (D = $procmux$2675_Y, Q = \base_addr).
Adding SRST signal on $procdff$11995 ($dff) from module stream_buffer_0_1 (D = $procmux$2554_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14028 ($sdff) from module stream_buffer_0_1 (D = $procmux$2552_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$11994 ($dff) from module stream_buffer_0_1 (D = $procmux$2568_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14030 ($sdff) from module stream_buffer_0_1 (D = $procmux$2566_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$11993 ($dff) from module stream_buffer_0_1 (D = $procmux$2582_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14032 ($sdff) from module stream_buffer_0_1 (D = $procmux$2580_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$11992 ($dff) from module stream_buffer_0_1 (D = $procmux$2596_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14034 ($sdff) from module stream_buffer_0_1 (D = $procmux$2594_Y, Q = \offset_b1).
Adding SRST signal on $procdff$11991 ($dff) from module stream_buffer_0_1 (D = $procmux$2610_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14036 ($sdff) from module stream_buffer_0_1 (D = $procmux$2608_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$11986 ($dff) from module stream_buffer_0_1 (D = $procmux$2543_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$11985 ($dff) from module stream_buffer_0_1 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$11984 ($dff) from module stream_buffer_0_1 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$12020 ($dff) from module stream_buffer_0_0 (D = $procmux$2781_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14041 ($sdff) from module stream_buffer_0_0 (D = $procmux$2779_Y, Q = \W_counter).
Adding SRST signal on $procdff$12019 ($dff) from module stream_buffer_0_0 (D = $procmux$2795_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14043 ($sdff) from module stream_buffer_0_0 (D = $procmux$2793_Y, Q = \C_counter).
Adding SRST signal on $procdff$12018 ($dff) from module stream_buffer_0_0 (D = $procmux$2809_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14045 ($sdff) from module stream_buffer_0_0 (D = $procmux$2807_Y, Q = \L_counter).
Adding SRST signal on $procdff$12017 ($dff) from module stream_buffer_0_0 (D = $procmux$2823_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14047 ($sdff) from module stream_buffer_0_0 (D = $procmux$2821_Y, Q = \offset).
Adding SRST signal on $procdff$12016 ($dff) from module stream_buffer_0_0 (D = $procmux$2837_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14049 ($sdff) from module stream_buffer_0_0 (D = $procmux$2835_Y, Q = \base_addr).
Adding SRST signal on $procdff$12015 ($dff) from module stream_buffer_0_0 (D = $procmux$2714_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14051 ($sdff) from module stream_buffer_0_0 (D = $procmux$2712_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$12014 ($dff) from module stream_buffer_0_0 (D = $procmux$2728_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14053 ($sdff) from module stream_buffer_0_0 (D = $procmux$2726_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$12013 ($dff) from module stream_buffer_0_0 (D = $procmux$2742_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14055 ($sdff) from module stream_buffer_0_0 (D = $procmux$2740_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$12012 ($dff) from module stream_buffer_0_0 (D = $procmux$2756_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14057 ($sdff) from module stream_buffer_0_0 (D = $procmux$2754_Y, Q = \offset_b1).
Adding SRST signal on $procdff$12011 ($dff) from module stream_buffer_0_0 (D = $procmux$2770_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14059 ($sdff) from module stream_buffer_0_0 (D = $procmux$2768_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$12006 ($dff) from module stream_buffer_0_0 (D = $procmux$2703_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$12005 ($dff) from module stream_buffer_0_0 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$12004 ($dff) from module stream_buffer_0_0 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$12040 ($dff) from module stream_buffer_1_0 (D = $procmux$2941_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14064 ($sdff) from module stream_buffer_1_0 (D = $procmux$2939_Y, Q = \W_counter).
Adding SRST signal on $procdff$12039 ($dff) from module stream_buffer_1_0 (D = $procmux$2955_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14066 ($sdff) from module stream_buffer_1_0 (D = $procmux$2953_Y, Q = \C_counter).
Adding SRST signal on $procdff$12038 ($dff) from module stream_buffer_1_0 (D = $procmux$2969_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14068 ($sdff) from module stream_buffer_1_0 (D = $procmux$2967_Y, Q = \L_counter).
Adding SRST signal on $procdff$12037 ($dff) from module stream_buffer_1_0 (D = $procmux$2983_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14070 ($sdff) from module stream_buffer_1_0 (D = $procmux$2981_Y, Q = \offset).
Adding SRST signal on $procdff$12036 ($dff) from module stream_buffer_1_0 (D = $procmux$2997_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14072 ($sdff) from module stream_buffer_1_0 (D = $procmux$2995_Y, Q = \base_addr).
Adding SRST signal on $procdff$12035 ($dff) from module stream_buffer_1_0 (D = $procmux$2874_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14074 ($sdff) from module stream_buffer_1_0 (D = $procmux$2872_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$12034 ($dff) from module stream_buffer_1_0 (D = $procmux$2888_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14076 ($sdff) from module stream_buffer_1_0 (D = $procmux$2886_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$12033 ($dff) from module stream_buffer_1_0 (D = $procmux$2902_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14078 ($sdff) from module stream_buffer_1_0 (D = $procmux$2900_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$12032 ($dff) from module stream_buffer_1_0 (D = $procmux$2916_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14080 ($sdff) from module stream_buffer_1_0 (D = $procmux$2914_Y, Q = \offset_b1).
Adding SRST signal on $procdff$12031 ($dff) from module stream_buffer_1_0 (D = $procmux$2930_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14082 ($sdff) from module stream_buffer_1_0 (D = $procmux$2928_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$12026 ($dff) from module stream_buffer_1_0 (D = $procmux$2863_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$12025 ($dff) from module stream_buffer_1_0 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$12024 ($dff) from module stream_buffer_1_0 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$12060 ($dff) from module stream_buffer_1_1 (D = $procmux$3101_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14087 ($sdff) from module stream_buffer_1_1 (D = $procmux$3099_Y, Q = \W_counter).
Adding SRST signal on $procdff$12059 ($dff) from module stream_buffer_1_1 (D = $procmux$3115_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14089 ($sdff) from module stream_buffer_1_1 (D = $procmux$3113_Y, Q = \C_counter).
Adding SRST signal on $procdff$12058 ($dff) from module stream_buffer_1_1 (D = $procmux$3129_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14091 ($sdff) from module stream_buffer_1_1 (D = $procmux$3127_Y, Q = \L_counter).
Adding SRST signal on $procdff$12057 ($dff) from module stream_buffer_1_1 (D = $procmux$3143_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14093 ($sdff) from module stream_buffer_1_1 (D = $procmux$3141_Y, Q = \offset).
Adding SRST signal on $procdff$12056 ($dff) from module stream_buffer_1_1 (D = $procmux$3157_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14095 ($sdff) from module stream_buffer_1_1 (D = $procmux$3155_Y, Q = \base_addr).
Adding SRST signal on $procdff$12055 ($dff) from module stream_buffer_1_1 (D = $procmux$3034_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14097 ($sdff) from module stream_buffer_1_1 (D = $procmux$3032_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$12054 ($dff) from module stream_buffer_1_1 (D = $procmux$3048_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14099 ($sdff) from module stream_buffer_1_1 (D = $procmux$3046_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$12053 ($dff) from module stream_buffer_1_1 (D = $procmux$3062_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14101 ($sdff) from module stream_buffer_1_1 (D = $procmux$3060_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$12052 ($dff) from module stream_buffer_1_1 (D = $procmux$3076_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14103 ($sdff) from module stream_buffer_1_1 (D = $procmux$3074_Y, Q = \offset_b1).
Adding SRST signal on $procdff$12051 ($dff) from module stream_buffer_1_1 (D = $procmux$3090_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14105 ($sdff) from module stream_buffer_1_1 (D = $procmux$3088_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$12046 ($dff) from module stream_buffer_1_1 (D = $procmux$3023_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$12045 ($dff) from module stream_buffer_1_1 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$12044 ($dff) from module stream_buffer_1_1 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$12080 ($dff) from module stream_buffer_2_1 (D = $procmux$3261_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14110 ($sdff) from module stream_buffer_2_1 (D = $procmux$3259_Y, Q = \W_counter).
Adding SRST signal on $procdff$12079 ($dff) from module stream_buffer_2_1 (D = $procmux$3275_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14112 ($sdff) from module stream_buffer_2_1 (D = $procmux$3273_Y, Q = \C_counter).
Adding SRST signal on $procdff$12078 ($dff) from module stream_buffer_2_1 (D = $procmux$3289_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14114 ($sdff) from module stream_buffer_2_1 (D = $procmux$3287_Y, Q = \L_counter).
Adding SRST signal on $procdff$12077 ($dff) from module stream_buffer_2_1 (D = $procmux$3303_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14116 ($sdff) from module stream_buffer_2_1 (D = $procmux$3301_Y, Q = \offset).
Adding SRST signal on $procdff$12076 ($dff) from module stream_buffer_2_1 (D = $procmux$3317_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14118 ($sdff) from module stream_buffer_2_1 (D = $procmux$3315_Y, Q = \base_addr).
Adding SRST signal on $procdff$12075 ($dff) from module stream_buffer_2_1 (D = $procmux$3194_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14120 ($sdff) from module stream_buffer_2_1 (D = $procmux$3192_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$12074 ($dff) from module stream_buffer_2_1 (D = $procmux$3208_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14122 ($sdff) from module stream_buffer_2_1 (D = $procmux$3206_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$12073 ($dff) from module stream_buffer_2_1 (D = $procmux$3222_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14124 ($sdff) from module stream_buffer_2_1 (D = $procmux$3220_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$12072 ($dff) from module stream_buffer_2_1 (D = $procmux$3236_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14126 ($sdff) from module stream_buffer_2_1 (D = $procmux$3234_Y, Q = \offset_b1).
Adding SRST signal on $procdff$12071 ($dff) from module stream_buffer_2_1 (D = $procmux$3250_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14128 ($sdff) from module stream_buffer_2_1 (D = $procmux$3248_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$12066 ($dff) from module stream_buffer_2_1 (D = $procmux$3183_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$12065 ($dff) from module stream_buffer_2_1 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$12064 ($dff) from module stream_buffer_2_1 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$12100 ($dff) from module stream_buffer_2_0 (D = $procmux$3421_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14133 ($sdff) from module stream_buffer_2_0 (D = $procmux$3419_Y, Q = \W_counter).
Adding SRST signal on $procdff$12099 ($dff) from module stream_buffer_2_0 (D = $procmux$3435_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14135 ($sdff) from module stream_buffer_2_0 (D = $procmux$3433_Y, Q = \C_counter).
Adding SRST signal on $procdff$12098 ($dff) from module stream_buffer_2_0 (D = $procmux$3449_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14137 ($sdff) from module stream_buffer_2_0 (D = $procmux$3447_Y, Q = \L_counter).
Adding SRST signal on $procdff$12097 ($dff) from module stream_buffer_2_0 (D = $procmux$3463_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14139 ($sdff) from module stream_buffer_2_0 (D = $procmux$3461_Y, Q = \offset).
Adding SRST signal on $procdff$12096 ($dff) from module stream_buffer_2_0 (D = $procmux$3477_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14141 ($sdff) from module stream_buffer_2_0 (D = $procmux$3475_Y, Q = \base_addr).
Adding SRST signal on $procdff$12095 ($dff) from module stream_buffer_2_0 (D = $procmux$3354_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14143 ($sdff) from module stream_buffer_2_0 (D = $procmux$3352_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$12094 ($dff) from module stream_buffer_2_0 (D = $procmux$3368_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14145 ($sdff) from module stream_buffer_2_0 (D = $procmux$3366_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$12093 ($dff) from module stream_buffer_2_0 (D = $procmux$3382_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14147 ($sdff) from module stream_buffer_2_0 (D = $procmux$3380_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$12092 ($dff) from module stream_buffer_2_0 (D = $procmux$3396_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14149 ($sdff) from module stream_buffer_2_0 (D = $procmux$3394_Y, Q = \offset_b1).
Adding SRST signal on $procdff$12091 ($dff) from module stream_buffer_2_0 (D = $procmux$3410_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14151 ($sdff) from module stream_buffer_2_0 (D = $procmux$3408_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$12086 ($dff) from module stream_buffer_2_0 (D = $procmux$3343_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$12085 ($dff) from module stream_buffer_2_0 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$12084 ($dff) from module stream_buffer_2_0 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$12120 ($dff) from module stream_buffer_4_1 (D = $procmux$3581_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14156 ($sdff) from module stream_buffer_4_1 (D = $procmux$3579_Y, Q = \W_counter).
Adding SRST signal on $procdff$12119 ($dff) from module stream_buffer_4_1 (D = $procmux$3595_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14158 ($sdff) from module stream_buffer_4_1 (D = $procmux$3593_Y, Q = \C_counter).
Adding SRST signal on $procdff$12118 ($dff) from module stream_buffer_4_1 (D = $procmux$3609_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14160 ($sdff) from module stream_buffer_4_1 (D = $procmux$3607_Y, Q = \L_counter).
Adding SRST signal on $procdff$12117 ($dff) from module stream_buffer_4_1 (D = $procmux$3623_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14162 ($sdff) from module stream_buffer_4_1 (D = $procmux$3621_Y, Q = \offset).
Adding SRST signal on $procdff$12116 ($dff) from module stream_buffer_4_1 (D = $procmux$3637_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14164 ($sdff) from module stream_buffer_4_1 (D = $procmux$3635_Y, Q = \base_addr).
Adding SRST signal on $procdff$12115 ($dff) from module stream_buffer_4_1 (D = $procmux$3514_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14166 ($sdff) from module stream_buffer_4_1 (D = $procmux$3512_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$12114 ($dff) from module stream_buffer_4_1 (D = $procmux$3528_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14168 ($sdff) from module stream_buffer_4_1 (D = $procmux$3526_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$12113 ($dff) from module stream_buffer_4_1 (D = $procmux$3542_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14170 ($sdff) from module stream_buffer_4_1 (D = $procmux$3540_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$12112 ($dff) from module stream_buffer_4_1 (D = $procmux$3556_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14172 ($sdff) from module stream_buffer_4_1 (D = $procmux$3554_Y, Q = \offset_b1).
Adding SRST signal on $procdff$12111 ($dff) from module stream_buffer_4_1 (D = $procmux$3570_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14174 ($sdff) from module stream_buffer_4_1 (D = $procmux$3568_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$12106 ($dff) from module stream_buffer_4_1 (D = $procmux$3503_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$12105 ($dff) from module stream_buffer_4_1 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$12104 ($dff) from module stream_buffer_4_1 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$12140 ($dff) from module stream_buffer_4_0 (D = $procmux$3741_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14179 ($sdff) from module stream_buffer_4_0 (D = $procmux$3739_Y, Q = \W_counter).
Adding SRST signal on $procdff$12139 ($dff) from module stream_buffer_4_0 (D = $procmux$3755_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14181 ($sdff) from module stream_buffer_4_0 (D = $procmux$3753_Y, Q = \C_counter).
Adding SRST signal on $procdff$12138 ($dff) from module stream_buffer_4_0 (D = $procmux$3769_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14183 ($sdff) from module stream_buffer_4_0 (D = $procmux$3767_Y, Q = \L_counter).
Adding SRST signal on $procdff$12137 ($dff) from module stream_buffer_4_0 (D = $procmux$3783_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14185 ($sdff) from module stream_buffer_4_0 (D = $procmux$3781_Y, Q = \offset).
Adding SRST signal on $procdff$12136 ($dff) from module stream_buffer_4_0 (D = $procmux$3797_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14187 ($sdff) from module stream_buffer_4_0 (D = $procmux$3795_Y, Q = \base_addr).
Adding SRST signal on $procdff$12135 ($dff) from module stream_buffer_4_0 (D = $procmux$3674_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14189 ($sdff) from module stream_buffer_4_0 (D = $procmux$3672_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$12134 ($dff) from module stream_buffer_4_0 (D = $procmux$3688_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14191 ($sdff) from module stream_buffer_4_0 (D = $procmux$3686_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$12133 ($dff) from module stream_buffer_4_0 (D = $procmux$3702_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14193 ($sdff) from module stream_buffer_4_0 (D = $procmux$3700_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$12132 ($dff) from module stream_buffer_4_0 (D = $procmux$3716_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14195 ($sdff) from module stream_buffer_4_0 (D = $procmux$3714_Y, Q = \offset_b1).
Adding SRST signal on $procdff$12131 ($dff) from module stream_buffer_4_0 (D = $procmux$3730_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14197 ($sdff) from module stream_buffer_4_0 (D = $procmux$3728_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$12126 ($dff) from module stream_buffer_4_0 (D = $procmux$3663_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$12125 ($dff) from module stream_buffer_4_0 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$12124 ($dff) from module stream_buffer_4_0 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$12149 ($dff) from module accumulator_24_30_3 (D = $procmux$3803_Y, Q = \in_reg, rval = 30'000000000000000000000000000000).
Adding SRST signal on $procdff$12148 ($dff) from module accumulator_24_30_3 (D = $procmux$3821_Y, Q = \out_reg, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14203 ($sdff) from module accumulator_24_30_3 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12087$1219_Y, Q = \out_reg).
Adding SRST signal on $procdff$12147 ($dff) from module accumulator_24_30_3 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12087$1219_Y, Q = \cir_shift_reg_2, rval = 30'000000000000000000000000000000).
Adding SRST signal on $procdff$12145 ($dff) from module accumulator_24_30_3 (D = \cir_shift_reg_1, Q = \cir_shift_reg_0, rval = 30'000000000000000000000000000000).
Adding SRST signal on $procdff$12146 ($dff) from module accumulator_24_30_3 (D = \cir_shift_reg_2, Q = \cir_shift_reg_1, rval = 30'000000000000000000000000000000).
Adding SRST signal on $procdff$12170 ($dff) from module dsp_block_16_8_false (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11818$1208_Y [23:0], Q = \resulta, rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$12171 ($dff) from module dsp_block_16_8_false (D = \ay, Q = \ay_reg, rval = 8'00000000).
Adding SRST signal on $procdff$12172 ($dff) from module dsp_block_16_8_false (D = \by, Q = \by_reg, rval = 8'00000000).
Adding SRST signal on $procdff$12173 ($dff) from module dsp_block_16_8_false (D = \ax, Q = \ax_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12174 ($dff) from module dsp_block_16_8_false (D = \bx, Q = \bx_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12175 ($dff) from module dot_product_16_8_30_2 (D = \i_features_0, Q = \f_pipeline_0_0, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12176 ($dff) from module dot_product_16_8_30_2 (D = \i_weights_0, Q = \w_pipeline_0_0, rval = 8'00000000).
Adding SRST signal on $procdff$12177 ($dff) from module dot_product_16_8_30_2 (D = \i_features_1, Q = \f_pipeline_1_0, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12178 ($dff) from module dot_product_16_8_30_2 (D = \i_weights_1, Q = \w_pipeline_1_0, rval = 8'00000000).
Adding SRST signal on $procdff$12180 ($dff) from module processing_element (D = $procmux$4097_Y, Q = \valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14219 ($sdff) from module processing_element (D = \i_valid, Q = \valid_0).
Adding SRST signal on $procdff$12181 ($dff) from module processing_element (D = $procmux$4089_Y, Q = \valid_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14225 ($sdff) from module processing_element (D = \valid_0, Q = \valid_1).
Adding SRST signal on $procdff$12182 ($dff) from module processing_element (D = $procmux$4081_Y, Q = \valid_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14231 ($sdff) from module processing_element (D = \valid_1, Q = \valid_2).
Adding SRST signal on $procdff$12183 ($dff) from module processing_element (D = $procmux$4073_Y, Q = \valid_3, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14237 ($sdff) from module processing_element (D = \valid_2, Q = \valid_3).
Adding SRST signal on $procdff$12184 ($dff) from module processing_element (D = $procmux$4065_Y, Q = \valid_4, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14243 ($sdff) from module processing_element (D = \valid_3, Q = \valid_4).
Adding SRST signal on $procdff$12185 ($dff) from module processing_element (D = $procmux$4057_Y, Q = \valid_5, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14249 ($sdff) from module processing_element (D = \valid_4, Q = \valid_5).
Adding SRST signal on $procdff$12186 ($dff) from module processing_element (D = $procmux$4049_Y, Q = \valid_6, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14255 ($sdff) from module processing_element (D = \valid_5, Q = \valid_6).
Adding SRST signal on $procdff$12187 ($dff) from module processing_element (D = $procmux$4041_Y, Q = \valid_7, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14261 ($sdff) from module processing_element (D = \valid_6, Q = \valid_7).
Adding SRST signal on $procdff$12188 ($dff) from module processing_element (D = $procmux$4033_Y, Q = \valid_8, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14267 ($sdff) from module processing_element (D = \valid_7, Q = \valid_8).
Adding SRST signal on $procdff$12189 ($dff) from module processing_element (D = $procmux$4025_Y, Q = \valid_9, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14273 ($sdff) from module processing_element (D = \valid_8, Q = \valid_9).
Adding SRST signal on $procdff$12190 ($dff) from module processing_element (D = $procmux$4017_Y, Q = \valid_10, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14279 ($sdff) from module processing_element (D = \valid_9, Q = \valid_10).
Adding SRST signal on $procdff$12191 ($dff) from module processing_element (D = $procmux$4009_Y, Q = \valid_11, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14285 ($sdff) from module processing_element (D = \valid_10, Q = \valid_11).
Adding EN signal on $procdff$12192 ($dff) from module processing_element (D = $procmux$4001_Y, Q = \base_addr).
Adding SRST signal on $auto$ff.cc:262:slice$14291 ($dffe) from module processing_element (D = $procmux$3998_Y, Q = \base_addr, rval = 11'00000000000).
Adding EN signal on $procdff$12193 ($dff) from module processing_element (D = $procmux$3985_Y, Q = \offset).
Adding SRST signal on $auto$ff.cc:262:slice$14303 ($dffe) from module processing_element (D = $procmux$3982_Y, Q = \offset, rval = 11'00000000000).
Adding EN signal on $procdff$12194 ($dff) from module processing_element (D = $procmux$3969_Y, Q = \L_counter).
Adding SRST signal on $auto$ff.cc:262:slice$14313 ($dffe) from module processing_element (D = $procmux$3966_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $procdff$12195 ($dff) from module processing_element (D = $procmux$3953_Y, Q = \C_counter).
Adding SRST signal on $auto$ff.cc:262:slice$14323 ($dffe) from module processing_element (D = $procmux$3950_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $procdff$12196 ($dff) from module processing_element (D = $procmux$3937_Y, Q = \done).
Adding SRST signal on $auto$ff.cc:262:slice$14335 ($dffe) from module processing_element (D = $procmux$3934_Y, Q = \done, rval = 1'0).
Adding EN signal on $procdff$12197 ($dff) from module processing_element (D = $procmux$3921_Y, Q = \done_1).
Adding SRST signal on $auto$ff.cc:262:slice$14347 ($dffe) from module processing_element (D = $procmux$3918_Y, Q = \done_1, rval = 1'0).
Adding EN signal on $procdff$12198 ($dff) from module processing_element (D = $procmux$3911_Y, Q = \done_2).
Adding SRST signal on $auto$ff.cc:262:slice$14357 ($dffe) from module processing_element (D = $procmux$3908_Y, Q = \done_2, rval = 1'0).
Adding EN signal on $procdff$12199 ($dff) from module processing_element (D = $procmux$3901_Y, Q = \done_3).
Adding SRST signal on $auto$ff.cc:262:slice$14367 ($dffe) from module processing_element (D = $procmux$3898_Y, Q = \done_3, rval = 1'0).
Adding EN signal on $procdff$12200 ($dff) from module processing_element (D = $procmux$3891_Y, Q = \T_counter).
Adding SRST signal on $auto$ff.cc:262:slice$14377 ($dffe) from module processing_element (D = $procmux$3888_Y, Q = \T_counter, rval = 16'0000000000000000).
Adding EN signal on $procdff$12201 ($dff) from module processing_element (D = $procmux$3878_Y, Q = \done_4).
Adding SRST signal on $auto$ff.cc:262:slice$14389 ($dffe) from module processing_element (D = $procmux$3875_Y, Q = \done_4, rval = 1'0).
Adding EN signal on $procdff$12202 ($dff) from module processing_element (D = $procmux$3868_Y, Q = \done_5).
Adding SRST signal on $auto$ff.cc:262:slice$14399 ($dffe) from module processing_element (D = $procmux$3865_Y, Q = \done_5, rval = 1'0).
Adding EN signal on $procdff$12203 ($dff) from module processing_element (D = $procmux$3858_Y, Q = \done_6).
Adding SRST signal on $auto$ff.cc:262:slice$14409 ($dffe) from module processing_element (D = $procmux$3855_Y, Q = \done_6, rval = 1'0).
Adding EN signal on $procdff$12205 ($dff) from module processing_element (D = \i_features_0_0, Q = \if_reg_0_0).
Adding EN signal on $procdff$12206 ($dff) from module processing_element (D = \i_features_1_0, Q = \if_reg_0_1).
Adding EN signal on $procdff$12207 ($dff) from module processing_element (D = \i_features_0_1, Q = \if_reg_1_0).
Adding EN signal on $procdff$12208 ($dff) from module processing_element (D = \i_features_1_1, Q = \if_reg_1_1).
Adding EN signal on $procdff$12209 ($dff) from module processing_element (D = \i_features_0_2, Q = \if_reg_2_0).
Adding EN signal on $procdff$12210 ($dff) from module processing_element (D = \i_features_1_2, Q = \if_reg_2_1).
Adding EN signal on $procdff$12211 ($dff) from module processing_element (D = \i_features_0_3, Q = \if_reg_3_0).
Adding EN signal on $procdff$12212 ($dff) from module processing_element (D = \i_features_1_3, Q = \if_reg_3_1).
Adding EN signal on $procdff$12213 ($dff) from module processing_element (D = \i_features_0_4, Q = \if_reg_4_0).
Adding EN signal on $procdff$12214 ($dff) from module processing_element (D = \i_features_1_4, Q = \if_reg_4_1).
Adding EN signal on $procdff$12215 ($dff) from module processing_element (D = \i_features_0_5, Q = \if_reg_5_0).
Adding EN signal on $procdff$12216 ($dff) from module processing_element (D = \i_features_1_5, Q = \if_reg_5_1).
Adding SRST signal on $procdff$12241 ($dff) from module stream_buffer_5_0 (D = $procmux$4225_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14431 ($sdff) from module stream_buffer_5_0 (D = $procmux$4223_Y, Q = \W_counter).
Adding SRST signal on $procdff$12240 ($dff) from module stream_buffer_5_0 (D = $procmux$4239_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14433 ($sdff) from module stream_buffer_5_0 (D = $procmux$4237_Y, Q = \C_counter).
Adding SRST signal on $procdff$12239 ($dff) from module stream_buffer_5_0 (D = $procmux$4253_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14435 ($sdff) from module stream_buffer_5_0 (D = $procmux$4251_Y, Q = \L_counter).
Adding SRST signal on $procdff$12238 ($dff) from module stream_buffer_5_0 (D = $procmux$4267_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14437 ($sdff) from module stream_buffer_5_0 (D = $procmux$4265_Y, Q = \offset).
Adding SRST signal on $procdff$12237 ($dff) from module stream_buffer_5_0 (D = $procmux$4281_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14439 ($sdff) from module stream_buffer_5_0 (D = $procmux$4279_Y, Q = \base_addr).
Adding SRST signal on $procdff$12236 ($dff) from module stream_buffer_5_0 (D = $procmux$4158_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14441 ($sdff) from module stream_buffer_5_0 (D = $procmux$4156_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$12235 ($dff) from module stream_buffer_5_0 (D = $procmux$4172_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14443 ($sdff) from module stream_buffer_5_0 (D = $procmux$4170_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$12234 ($dff) from module stream_buffer_5_0 (D = $procmux$4186_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14445 ($sdff) from module stream_buffer_5_0 (D = $procmux$4184_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$12233 ($dff) from module stream_buffer_5_0 (D = $procmux$4200_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14447 ($sdff) from module stream_buffer_5_0 (D = $procmux$4198_Y, Q = \offset_b1).
Adding SRST signal on $procdff$12232 ($dff) from module stream_buffer_5_0 (D = $procmux$4214_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14449 ($sdff) from module stream_buffer_5_0 (D = $procmux$4212_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$12227 ($dff) from module stream_buffer_5_0 (D = $procmux$4147_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$12226 ($dff) from module stream_buffer_5_0 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$12225 ($dff) from module stream_buffer_5_0 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$12261 ($dff) from module stream_buffer_5_1 (D = $procmux$4385_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14454 ($sdff) from module stream_buffer_5_1 (D = $procmux$4383_Y, Q = \W_counter).
Adding SRST signal on $procdff$12260 ($dff) from module stream_buffer_5_1 (D = $procmux$4399_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14456 ($sdff) from module stream_buffer_5_1 (D = $procmux$4397_Y, Q = \C_counter).
Adding SRST signal on $procdff$12259 ($dff) from module stream_buffer_5_1 (D = $procmux$4413_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14458 ($sdff) from module stream_buffer_5_1 (D = $procmux$4411_Y, Q = \L_counter).
Adding SRST signal on $procdff$12258 ($dff) from module stream_buffer_5_1 (D = $procmux$4427_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14460 ($sdff) from module stream_buffer_5_1 (D = $procmux$4425_Y, Q = \offset).
Adding SRST signal on $procdff$12257 ($dff) from module stream_buffer_5_1 (D = $procmux$4441_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14462 ($sdff) from module stream_buffer_5_1 (D = $procmux$4439_Y, Q = \base_addr).
Adding SRST signal on $procdff$12256 ($dff) from module stream_buffer_5_1 (D = $procmux$4318_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14464 ($sdff) from module stream_buffer_5_1 (D = $procmux$4316_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$12255 ($dff) from module stream_buffer_5_1 (D = $procmux$4332_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14466 ($sdff) from module stream_buffer_5_1 (D = $procmux$4330_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$12254 ($dff) from module stream_buffer_5_1 (D = $procmux$4346_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14468 ($sdff) from module stream_buffer_5_1 (D = $procmux$4344_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$12253 ($dff) from module stream_buffer_5_1 (D = $procmux$4360_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14470 ($sdff) from module stream_buffer_5_1 (D = $procmux$4358_Y, Q = \offset_b1).
Adding SRST signal on $procdff$12252 ($dff) from module stream_buffer_5_1 (D = $procmux$4374_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14472 ($sdff) from module stream_buffer_5_1 (D = $procmux$4372_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$12247 ($dff) from module stream_buffer_5_1 (D = $procmux$4307_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$12246 ($dff) from module stream_buffer_5_1 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$12245 ($dff) from module stream_buffer_5_1 (D = \valid, Q = \valid_1, rval = 1'0).
Adding EN signal on $procdff$12273 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_0, Q = \output_buffer_0_5).
Adding EN signal on $procdff$12285 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_1, Q = \output_buffer_1_5).
Adding EN signal on $procdff$12297 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_2, Q = \output_buffer_2_5).
Adding EN signal on $procdff$12309 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_3, Q = \output_buffer_3_5).
Adding EN signal on $procdff$12321 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_4, Q = \output_buffer_4_5).
Adding EN signal on $procdff$12322 ($dff) from module winograd_transform_0 (D = \i_result_0_0, Q = \input_buffer_5_0).
Adding EN signal on $procdff$12324 ($dff) from module winograd_transform_0 (D = \i_result_1_0, Q = \input_buffer_5_1).
Adding EN signal on $procdff$12326 ($dff) from module winograd_transform_0 (D = \i_result_2_0, Q = \input_buffer_5_2).
Adding EN signal on $procdff$12328 ($dff) from module winograd_transform_0 (D = \i_result_3_0, Q = \input_buffer_5_3).
Adding EN signal on $procdff$12330 ($dff) from module winograd_transform_0 (D = \i_result_4_0, Q = \input_buffer_5_4).
Adding EN signal on $procdff$12332 ($dff) from module winograd_transform_0 (D = \i_result_5_0, Q = \input_buffer_5_5).
Adding EN signal on $procdff$12333 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_5, Q = \output_buffer_5_5).
Adding SRST signal on $procdff$12334 ($dff) from module winograd_transform_0 (D = $procmux$4537_Y, Q = \calculate, rval = 1'0).
Adding SRST signal on $procdff$12351 ($dff) from module winograd_transform_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9343$764_Y, Q = \input_buffer_count, rval = 3'000).
Adding SRST signal on $procdff$12424 ($dff) from module winograd_dsp_16 (D = { $procmux$4645_Y [2] $procmux$4645_Y [0] }, Q = { \coefa [2] \coefa [0] }, rval = 2'00).
Adding SRST signal on $procdff$12424 ($dff) from module winograd_dsp_16 (D = { $procmux$4642_Y [15:3] $procmux$4642_Y [1] }, Q = { \coefa [15:3] \coefa [1] }, rval = 14'00000000000000).
Adding SRST signal on $procdff$12425 ($dff) from module winograd_dsp_16 (D = { $procmux$4618_Y [2] $procmux$4618_Y [0] }, Q = { \coefb [2] \coefb [0] }, rval = 2'00).
Adding SRST signal on $procdff$12425 ($dff) from module winograd_dsp_16 (D = { $procmux$4615_Y [15:3] $procmux$4615_Y [1] }, Q = { \coefb [15:3] \coefb [1] }, rval = 14'00000000000000).
Adding SRST signal on $procdff$12426 ($dff) from module winograd_dsp_16 (D = \ay, Q = \ay_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12427 ($dff) from module winograd_dsp_16 (D = \by, Q = \by_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12428 ($dff) from module winograd_dsp_16 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9032$760_Y, Q = \resa_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12429 ($dff) from module winograd_dsp_16 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9033$761_Y, Q = \resb_reg, rval = 16'0000000000000000).
Adding EN signal on $procdff$12456 ($dff) from module winograd_transform_1 (D = \rslt_buffer_5_0, Q = \output_buffer_0_5).
Adding EN signal on $procdff$12468 ($dff) from module winograd_transform_1 (D = \rslt_buffer_5_1, Q = \output_buffer_1_5).
Adding EN signal on $procdff$12480 ($dff) from module winograd_transform_1 (D = \rslt_buffer_5_2, Q = \output_buffer_2_5).
Adding EN signal on $procdff$12492 ($dff) from module winograd_transform_1 (D = \rslt_buffer_5_3, Q = \output_buffer_3_5).
Adding EN signal on $procdff$12504 ($dff) from module winograd_transform_1 (D = \rslt_buffer_5_4, Q = \output_buffer_4_5).
Adding EN signal on $procdff$12505 ($dff) from module winograd_transform_1 (D = \i_result_0_1, Q = \input_buffer_5_0).
Adding EN signal on $procdff$12507 ($dff) from module winograd_transform_1 (D = \i_result_1_1, Q = \input_buffer_5_1).
Adding EN signal on $procdff$12509 ($dff) from module winograd_transform_1 (D = \i_result_2_1, Q = \input_buffer_5_2).
Adding EN signal on $procdff$12511 ($dff) from module winograd_transform_1 (D = \i_result_3_1, Q = \input_buffer_5_3).
Adding EN signal on $procdff$12513 ($dff) from module winograd_transform_1 (D = \i_result_4_1, Q = \input_buffer_5_4).
Adding EN signal on $procdff$12515 ($dff) from module winograd_transform_1 (D = \i_result_5_1, Q = \input_buffer_5_5).
Adding EN signal on $procdff$12516 ($dff) from module winograd_transform_1 (D = \rslt_buffer_5_5, Q = \output_buffer_5_5).
Adding SRST signal on $procdff$12517 ($dff) from module winograd_transform_1 (D = $procmux$4741_Y, Q = \calculate, rval = 1'0).
Adding SRST signal on $procdff$12534 ($dff) from module winograd_transform_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7335$420_Y, Q = \input_buffer_count, rval = 3'000).
Adding EN signal on $procdff$12646 ($dff) from module inverse_winograd_10 (D = $procmux$4878_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$12647 ($dff) from module inverse_winograd_10 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$12648 ($dff) from module inverse_winograd_10 (D = $procmux$4858_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$12649 ($dff) from module inverse_winograd_10 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$12650 ($dff) from module inverse_winograd_10 (D = $procmux$4838_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$12651 ($dff) from module inverse_winograd_10 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$12652 ($dff) from module inverse_winograd_10 (D = $procmux$4815_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14551 ($sdff) from module inverse_winograd_10 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$12653 ($dff) from module inverse_winograd_10 (D = $procmux$4805_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14557 ($sdff) from module inverse_winograd_10 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6889$402_Y, Q = \serialize_count).
Adding EN signal on $procdff$12608 ($dff) from module inverse_winograd_10 (D = $procmux$5323_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$12609 ($dff) from module inverse_winograd_10 (D = $procmux$5313_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$12610 ($dff) from module inverse_winograd_10 (D = $procmux$5299_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$12611 ($dff) from module inverse_winograd_10 (D = $procmux$5289_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$12612 ($dff) from module inverse_winograd_10 (D = $procmux$5275_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$12613 ($dff) from module inverse_winograd_10 (D = $procmux$5265_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$12614 ($dff) from module inverse_winograd_10 (D = $procmux$5251_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$12615 ($dff) from module inverse_winograd_10 (D = $procmux$5241_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$12616 ($dff) from module inverse_winograd_10 (D = $procmux$5227_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$12617 ($dff) from module inverse_winograd_10 (D = $procmux$5217_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$12618 ($dff) from module inverse_winograd_10 (D = $procmux$5203_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$12619 ($dff) from module inverse_winograd_10 (D = $procmux$5190_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$12620 ($dff) from module inverse_winograd_10 (D = $procmux$5180_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$12621 ($dff) from module inverse_winograd_10 (D = $procmux$5166_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$12622 ($dff) from module inverse_winograd_10 (D = $procmux$5156_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$12623 ($dff) from module inverse_winograd_10 (D = $procmux$5142_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$12624 ($dff) from module inverse_winograd_10 (D = $procmux$5132_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$12625 ($dff) from module inverse_winograd_10 (D = $procmux$5118_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$12626 ($dff) from module inverse_winograd_10 (D = $procmux$5108_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$12627 ($dff) from module inverse_winograd_10 (D = $procmux$5094_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$12628 ($dff) from module inverse_winograd_10 (D = $procmux$5084_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$12629 ($dff) from module inverse_winograd_10 (D = $procmux$5070_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$12630 ($dff) from module inverse_winograd_10 (D = $procmux$5057_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$12631 ($dff) from module inverse_winograd_10 (D = $procmux$5047_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$12632 ($dff) from module inverse_winograd_10 (D = $procmux$5033_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$12633 ($dff) from module inverse_winograd_10 (D = $procmux$5023_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$12634 ($dff) from module inverse_winograd_10 (D = $procmux$5009_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$12635 ($dff) from module inverse_winograd_10 (D = $procmux$4999_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$12636 ($dff) from module inverse_winograd_10 (D = $procmux$4985_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$12637 ($dff) from module inverse_winograd_10 (D = $procmux$4975_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$12638 ($dff) from module inverse_winograd_10 (D = $procmux$4961_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$12639 ($dff) from module inverse_winograd_10 (D = $procmux$4951_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$12640 ($dff) from module inverse_winograd_10 (D = $procmux$4937_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$12641 ($dff) from module inverse_winograd_10 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$12642 ($dff) from module inverse_winograd_10 (D = $procmux$4918_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$12643 ($dff) from module inverse_winograd_10 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$12644 ($dff) from module inverse_winograd_10 (D = $procmux$4898_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$12645 ($dff) from module inverse_winograd_10 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$12718 ($dff) from module inverse_winograd_11 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$12719 ($dff) from module inverse_winograd_11 (D = $procmux$5503_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$12720 ($dff) from module inverse_winograd_11 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$12721 ($dff) from module inverse_winograd_11 (D = $procmux$5483_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$12722 ($dff) from module inverse_winograd_11 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$12723 ($dff) from module inverse_winograd_11 (D = $procmux$5463_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$12724 ($dff) from module inverse_winograd_11 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$12725 ($dff) from module inverse_winograd_11 (D = $procmux$5443_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$12726 ($dff) from module inverse_winograd_11 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$12727 ($dff) from module inverse_winograd_11 (D = $procmux$5423_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$12728 ($dff) from module inverse_winograd_11 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$12729 ($dff) from module inverse_winograd_11 (D = $procmux$5400_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14890 ($sdff) from module inverse_winograd_11 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$12730 ($dff) from module inverse_winograd_11 (D = $procmux$5390_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14896 ($sdff) from module inverse_winograd_11 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6490$371_Y, Q = \serialize_count).
Adding EN signal on $procdff$12685 ($dff) from module inverse_winograd_11 (D = $procmux$5908_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$12686 ($dff) from module inverse_winograd_11 (D = $procmux$5898_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$12687 ($dff) from module inverse_winograd_11 (D = $procmux$5884_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$12688 ($dff) from module inverse_winograd_11 (D = $procmux$5874_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$12689 ($dff) from module inverse_winograd_11 (D = $procmux$5860_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$12690 ($dff) from module inverse_winograd_11 (D = $procmux$5850_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$12691 ($dff) from module inverse_winograd_11 (D = $procmux$5836_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$12692 ($dff) from module inverse_winograd_11 (D = $procmux$5826_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$12693 ($dff) from module inverse_winograd_11 (D = $procmux$5812_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$12694 ($dff) from module inverse_winograd_11 (D = $procmux$5802_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$12695 ($dff) from module inverse_winograd_11 (D = $procmux$5788_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$12696 ($dff) from module inverse_winograd_11 (D = $procmux$5775_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$12697 ($dff) from module inverse_winograd_11 (D = $procmux$5765_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$12698 ($dff) from module inverse_winograd_11 (D = $procmux$5751_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$12699 ($dff) from module inverse_winograd_11 (D = $procmux$5741_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$12700 ($dff) from module inverse_winograd_11 (D = $procmux$5727_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$12701 ($dff) from module inverse_winograd_11 (D = $procmux$5717_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$12702 ($dff) from module inverse_winograd_11 (D = $procmux$5703_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$12703 ($dff) from module inverse_winograd_11 (D = $procmux$5693_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$12704 ($dff) from module inverse_winograd_11 (D = $procmux$5679_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$12705 ($dff) from module inverse_winograd_11 (D = $procmux$5669_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$12706 ($dff) from module inverse_winograd_11 (D = $procmux$5655_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$12707 ($dff) from module inverse_winograd_11 (D = $procmux$5642_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$12708 ($dff) from module inverse_winograd_11 (D = $procmux$5632_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$12709 ($dff) from module inverse_winograd_11 (D = $procmux$5618_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$12710 ($dff) from module inverse_winograd_11 (D = $procmux$5608_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$12711 ($dff) from module inverse_winograd_11 (D = $procmux$5594_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$12712 ($dff) from module inverse_winograd_11 (D = $procmux$5584_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$12713 ($dff) from module inverse_winograd_11 (D = $procmux$5570_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$12714 ($dff) from module inverse_winograd_11 (D = $procmux$5560_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$12715 ($dff) from module inverse_winograd_11 (D = $procmux$5546_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$12716 ($dff) from module inverse_winograd_11 (D = $procmux$5536_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$12717 ($dff) from module inverse_winograd_11 (D = $procmux$5522_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$12757 ($dff) from module inverse_winograd_8 (D = $procmux$6493_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$12758 ($dff) from module inverse_winograd_8 (D = $procmux$6483_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$12759 ($dff) from module inverse_winograd_8 (D = $procmux$6469_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$12760 ($dff) from module inverse_winograd_8 (D = $procmux$6459_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$12761 ($dff) from module inverse_winograd_8 (D = $procmux$6445_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$12762 ($dff) from module inverse_winograd_8 (D = $procmux$6435_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$12763 ($dff) from module inverse_winograd_8 (D = $procmux$6421_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$12764 ($dff) from module inverse_winograd_8 (D = $procmux$6411_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$12765 ($dff) from module inverse_winograd_8 (D = $procmux$6397_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$12766 ($dff) from module inverse_winograd_8 (D = $procmux$6387_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$12767 ($dff) from module inverse_winograd_8 (D = $procmux$6373_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$12768 ($dff) from module inverse_winograd_8 (D = $procmux$6360_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$12769 ($dff) from module inverse_winograd_8 (D = $procmux$6350_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$12770 ($dff) from module inverse_winograd_8 (D = $procmux$6336_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$12771 ($dff) from module inverse_winograd_8 (D = $procmux$6326_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$12772 ($dff) from module inverse_winograd_8 (D = $procmux$6312_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$12773 ($dff) from module inverse_winograd_8 (D = $procmux$6302_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$12774 ($dff) from module inverse_winograd_8 (D = $procmux$6288_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$12775 ($dff) from module inverse_winograd_8 (D = $procmux$6278_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$12776 ($dff) from module inverse_winograd_8 (D = $procmux$6264_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$12777 ($dff) from module inverse_winograd_8 (D = $procmux$6254_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$12778 ($dff) from module inverse_winograd_8 (D = $procmux$6240_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$12779 ($dff) from module inverse_winograd_8 (D = $procmux$6227_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$12780 ($dff) from module inverse_winograd_8 (D = $procmux$6217_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$12781 ($dff) from module inverse_winograd_8 (D = $procmux$6203_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$12782 ($dff) from module inverse_winograd_8 (D = $procmux$6193_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$12783 ($dff) from module inverse_winograd_8 (D = $procmux$6179_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$12784 ($dff) from module inverse_winograd_8 (D = $procmux$6169_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$12785 ($dff) from module inverse_winograd_8 (D = $procmux$6155_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$12786 ($dff) from module inverse_winograd_8 (D = $procmux$6145_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$12787 ($dff) from module inverse_winograd_8 (D = $procmux$6131_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$12788 ($dff) from module inverse_winograd_8 (D = $procmux$6121_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$12789 ($dff) from module inverse_winograd_8 (D = $procmux$6107_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$12790 ($dff) from module inverse_winograd_8 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$12791 ($dff) from module inverse_winograd_8 (D = $procmux$6088_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$12792 ($dff) from module inverse_winograd_8 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$12793 ($dff) from module inverse_winograd_8 (D = $procmux$6068_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$12794 ($dff) from module inverse_winograd_8 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$12795 ($dff) from module inverse_winograd_8 (D = $procmux$6048_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$12796 ($dff) from module inverse_winograd_8 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$12797 ($dff) from module inverse_winograd_8 (D = $procmux$6028_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$12798 ($dff) from module inverse_winograd_8 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$12799 ($dff) from module inverse_winograd_8 (D = $procmux$6008_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$12800 ($dff) from module inverse_winograd_8 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$12801 ($dff) from module inverse_winograd_8 (D = $procmux$5985_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$15445 ($sdff) from module inverse_winograd_8 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$12802 ($dff) from module inverse_winograd_8 (D = $procmux$5975_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$15451 ($sdff) from module inverse_winograd_8 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6101$340_Y, Q = \serialize_count).
Adding EN signal on $procdff$12887 ($dff) from module inverse_winograd_9 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$12888 ($dff) from module inverse_winograd_9 (D = $procmux$6570_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$15464 ($sdff) from module inverse_winograd_9 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$12889 ($dff) from module inverse_winograd_9 (D = $procmux$6560_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$15470 ($sdff) from module inverse_winograd_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5682$309_Y, Q = \serialize_count).
Adding EN signal on $procdff$12844 ($dff) from module inverse_winograd_9 (D = $procmux$7078_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$12845 ($dff) from module inverse_winograd_9 (D = $procmux$7068_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$12846 ($dff) from module inverse_winograd_9 (D = $procmux$7054_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$12847 ($dff) from module inverse_winograd_9 (D = $procmux$7044_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$12848 ($dff) from module inverse_winograd_9 (D = $procmux$7030_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$12849 ($dff) from module inverse_winograd_9 (D = $procmux$7020_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$12850 ($dff) from module inverse_winograd_9 (D = $procmux$7006_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$12851 ($dff) from module inverse_winograd_9 (D = $procmux$6996_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$12852 ($dff) from module inverse_winograd_9 (D = $procmux$6982_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$12853 ($dff) from module inverse_winograd_9 (D = $procmux$6972_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$12854 ($dff) from module inverse_winograd_9 (D = $procmux$6958_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$12855 ($dff) from module inverse_winograd_9 (D = $procmux$6945_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$12856 ($dff) from module inverse_winograd_9 (D = $procmux$6935_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$12857 ($dff) from module inverse_winograd_9 (D = $procmux$6921_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$12858 ($dff) from module inverse_winograd_9 (D = $procmux$6911_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$12859 ($dff) from module inverse_winograd_9 (D = $procmux$6897_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$12860 ($dff) from module inverse_winograd_9 (D = $procmux$6887_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$12861 ($dff) from module inverse_winograd_9 (D = $procmux$6873_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$12862 ($dff) from module inverse_winograd_9 (D = $procmux$6863_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$12863 ($dff) from module inverse_winograd_9 (D = $procmux$6849_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$12864 ($dff) from module inverse_winograd_9 (D = $procmux$6839_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$12865 ($dff) from module inverse_winograd_9 (D = $procmux$6825_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$12866 ($dff) from module inverse_winograd_9 (D = $procmux$6812_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$12867 ($dff) from module inverse_winograd_9 (D = $procmux$6802_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$12868 ($dff) from module inverse_winograd_9 (D = $procmux$6788_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$12869 ($dff) from module inverse_winograd_9 (D = $procmux$6778_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$12870 ($dff) from module inverse_winograd_9 (D = $procmux$6764_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$12871 ($dff) from module inverse_winograd_9 (D = $procmux$6754_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$12872 ($dff) from module inverse_winograd_9 (D = $procmux$6740_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$12873 ($dff) from module inverse_winograd_9 (D = $procmux$6730_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$12874 ($dff) from module inverse_winograd_9 (D = $procmux$6716_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$12875 ($dff) from module inverse_winograd_9 (D = $procmux$6706_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$12876 ($dff) from module inverse_winograd_9 (D = $procmux$6692_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$12877 ($dff) from module inverse_winograd_9 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$12878 ($dff) from module inverse_winograd_9 (D = $procmux$6673_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$12879 ($dff) from module inverse_winograd_9 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$12880 ($dff) from module inverse_winograd_9 (D = $procmux$6653_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$12881 ($dff) from module inverse_winograd_9 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$12882 ($dff) from module inverse_winograd_9 (D = $procmux$6633_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$12883 ($dff) from module inverse_winograd_9 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$12884 ($dff) from module inverse_winograd_9 (D = $procmux$6613_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$12885 ($dff) from module inverse_winograd_9 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$12886 ($dff) from module inverse_winograd_9 (D = $procmux$6593_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$12926 ($dff) from module inverse_winograd_6 (D = $procmux$7663_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$12927 ($dff) from module inverse_winograd_6 (D = $procmux$7653_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$12928 ($dff) from module inverse_winograd_6 (D = $procmux$7639_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$12929 ($dff) from module inverse_winograd_6 (D = $procmux$7629_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$12930 ($dff) from module inverse_winograd_6 (D = $procmux$7615_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$12931 ($dff) from module inverse_winograd_6 (D = $procmux$7605_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$12932 ($dff) from module inverse_winograd_6 (D = $procmux$7591_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$12933 ($dff) from module inverse_winograd_6 (D = $procmux$7581_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$12934 ($dff) from module inverse_winograd_6 (D = $procmux$7567_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$12935 ($dff) from module inverse_winograd_6 (D = $procmux$7557_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$12936 ($dff) from module inverse_winograd_6 (D = $procmux$7543_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$12937 ($dff) from module inverse_winograd_6 (D = $procmux$7530_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$12938 ($dff) from module inverse_winograd_6 (D = $procmux$7520_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$12939 ($dff) from module inverse_winograd_6 (D = $procmux$7506_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$12940 ($dff) from module inverse_winograd_6 (D = $procmux$7496_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$12941 ($dff) from module inverse_winograd_6 (D = $procmux$7482_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$12942 ($dff) from module inverse_winograd_6 (D = $procmux$7472_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$12943 ($dff) from module inverse_winograd_6 (D = $procmux$7458_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$12944 ($dff) from module inverse_winograd_6 (D = $procmux$7448_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$12945 ($dff) from module inverse_winograd_6 (D = $procmux$7434_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$12946 ($dff) from module inverse_winograd_6 (D = $procmux$7424_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$12947 ($dff) from module inverse_winograd_6 (D = $procmux$7410_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$12948 ($dff) from module inverse_winograd_6 (D = $procmux$7397_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$12949 ($dff) from module inverse_winograd_6 (D = $procmux$7387_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$12950 ($dff) from module inverse_winograd_6 (D = $procmux$7373_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$12951 ($dff) from module inverse_winograd_6 (D = $procmux$7363_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$12952 ($dff) from module inverse_winograd_6 (D = $procmux$7349_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$12953 ($dff) from module inverse_winograd_6 (D = $procmux$7339_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$12954 ($dff) from module inverse_winograd_6 (D = $procmux$7325_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$12955 ($dff) from module inverse_winograd_6 (D = $procmux$7315_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$12956 ($dff) from module inverse_winograd_6 (D = $procmux$7301_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$12957 ($dff) from module inverse_winograd_6 (D = $procmux$7291_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$12958 ($dff) from module inverse_winograd_6 (D = $procmux$7277_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$12959 ($dff) from module inverse_winograd_6 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$12960 ($dff) from module inverse_winograd_6 (D = $procmux$7258_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$12961 ($dff) from module inverse_winograd_6 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$12962 ($dff) from module inverse_winograd_6 (D = $procmux$7238_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$12963 ($dff) from module inverse_winograd_6 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$12964 ($dff) from module inverse_winograd_6 (D = $procmux$7218_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$12965 ($dff) from module inverse_winograd_6 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$12966 ($dff) from module inverse_winograd_6 (D = $procmux$7198_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$12967 ($dff) from module inverse_winograd_6 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$12968 ($dff) from module inverse_winograd_6 (D = $procmux$7178_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$12969 ($dff) from module inverse_winograd_6 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$12970 ($dff) from module inverse_winograd_6 (D = $procmux$7155_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$16069 ($sdff) from module inverse_winograd_6 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$12971 ($dff) from module inverse_winograd_6 (D = $procmux$7145_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$16075 ($sdff) from module inverse_winograd_6 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5273$278_Y, Q = \serialize_count).
Adding EN signal on $procdff$13023 ($dff) from module inverse_winograd_7 (D = $procmux$8248_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$13024 ($dff) from module inverse_winograd_7 (D = $procmux$8238_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$13025 ($dff) from module inverse_winograd_7 (D = $procmux$8224_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$13026 ($dff) from module inverse_winograd_7 (D = $procmux$8214_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$13027 ($dff) from module inverse_winograd_7 (D = $procmux$8200_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$13028 ($dff) from module inverse_winograd_7 (D = $procmux$8190_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$13029 ($dff) from module inverse_winograd_7 (D = $procmux$8176_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$13030 ($dff) from module inverse_winograd_7 (D = $procmux$8166_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$13031 ($dff) from module inverse_winograd_7 (D = $procmux$8152_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$13032 ($dff) from module inverse_winograd_7 (D = $procmux$8142_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$13033 ($dff) from module inverse_winograd_7 (D = $procmux$8128_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$13034 ($dff) from module inverse_winograd_7 (D = $procmux$8115_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$13035 ($dff) from module inverse_winograd_7 (D = $procmux$8105_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$13036 ($dff) from module inverse_winograd_7 (D = $procmux$8091_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$13037 ($dff) from module inverse_winograd_7 (D = $procmux$8081_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$13038 ($dff) from module inverse_winograd_7 (D = $procmux$8067_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$13039 ($dff) from module inverse_winograd_7 (D = $procmux$8057_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$13040 ($dff) from module inverse_winograd_7 (D = $procmux$8043_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$13041 ($dff) from module inverse_winograd_7 (D = $procmux$8033_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$13042 ($dff) from module inverse_winograd_7 (D = $procmux$8019_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$13043 ($dff) from module inverse_winograd_7 (D = $procmux$8009_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$13044 ($dff) from module inverse_winograd_7 (D = $procmux$7995_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$13045 ($dff) from module inverse_winograd_7 (D = $procmux$7982_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$13046 ($dff) from module inverse_winograd_7 (D = $procmux$7972_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$13047 ($dff) from module inverse_winograd_7 (D = $procmux$7958_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$13048 ($dff) from module inverse_winograd_7 (D = $procmux$7948_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$13049 ($dff) from module inverse_winograd_7 (D = $procmux$7934_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$13050 ($dff) from module inverse_winograd_7 (D = $procmux$7924_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$13051 ($dff) from module inverse_winograd_7 (D = $procmux$7910_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$13052 ($dff) from module inverse_winograd_7 (D = $procmux$7900_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$13053 ($dff) from module inverse_winograd_7 (D = $procmux$7886_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$13054 ($dff) from module inverse_winograd_7 (D = $procmux$7876_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$13055 ($dff) from module inverse_winograd_7 (D = $procmux$7862_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$13056 ($dff) from module inverse_winograd_7 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$13057 ($dff) from module inverse_winograd_7 (D = $procmux$7843_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$13058 ($dff) from module inverse_winograd_7 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$13059 ($dff) from module inverse_winograd_7 (D = $procmux$7823_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$13060 ($dff) from module inverse_winograd_7 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$13061 ($dff) from module inverse_winograd_7 (D = $procmux$7803_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$13062 ($dff) from module inverse_winograd_7 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$13063 ($dff) from module inverse_winograd_7 (D = $procmux$7783_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$13064 ($dff) from module inverse_winograd_7 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$13065 ($dff) from module inverse_winograd_7 (D = $procmux$7763_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$13066 ($dff) from module inverse_winograd_7 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$13067 ($dff) from module inverse_winograd_7 (D = $procmux$7740_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$16381 ($sdff) from module inverse_winograd_7 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$13068 ($dff) from module inverse_winograd_7 (D = $procmux$7730_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$16387 ($sdff) from module inverse_winograd_7 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4834$247_Y, Q = \serialize_count).
Adding EN signal on $procdff$13115 ($dff) from module inverse_winograd_4 (D = $procmux$8833_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$13116 ($dff) from module inverse_winograd_4 (D = $procmux$8823_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$13117 ($dff) from module inverse_winograd_4 (D = $procmux$8809_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$13118 ($dff) from module inverse_winograd_4 (D = $procmux$8799_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$13119 ($dff) from module inverse_winograd_4 (D = $procmux$8785_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$13120 ($dff) from module inverse_winograd_4 (D = $procmux$8775_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$13121 ($dff) from module inverse_winograd_4 (D = $procmux$8761_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$13122 ($dff) from module inverse_winograd_4 (D = $procmux$8751_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$13123 ($dff) from module inverse_winograd_4 (D = $procmux$8737_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$13124 ($dff) from module inverse_winograd_4 (D = $procmux$8727_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$13125 ($dff) from module inverse_winograd_4 (D = $procmux$8713_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$13126 ($dff) from module inverse_winograd_4 (D = $procmux$8700_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$13127 ($dff) from module inverse_winograd_4 (D = $procmux$8690_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$13128 ($dff) from module inverse_winograd_4 (D = $procmux$8676_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$13129 ($dff) from module inverse_winograd_4 (D = $procmux$8666_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$13130 ($dff) from module inverse_winograd_4 (D = $procmux$8652_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$13131 ($dff) from module inverse_winograd_4 (D = $procmux$8642_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$13132 ($dff) from module inverse_winograd_4 (D = $procmux$8628_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$13133 ($dff) from module inverse_winograd_4 (D = $procmux$8618_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$13134 ($dff) from module inverse_winograd_4 (D = $procmux$8604_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$13135 ($dff) from module inverse_winograd_4 (D = $procmux$8594_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$13136 ($dff) from module inverse_winograd_4 (D = $procmux$8580_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$13137 ($dff) from module inverse_winograd_4 (D = $procmux$8567_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$13138 ($dff) from module inverse_winograd_4 (D = $procmux$8557_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$13139 ($dff) from module inverse_winograd_4 (D = $procmux$8543_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$13140 ($dff) from module inverse_winograd_4 (D = $procmux$8533_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$13141 ($dff) from module inverse_winograd_4 (D = $procmux$8519_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$13142 ($dff) from module inverse_winograd_4 (D = $procmux$8509_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$13143 ($dff) from module inverse_winograd_4 (D = $procmux$8495_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$13144 ($dff) from module inverse_winograd_4 (D = $procmux$8485_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$13145 ($dff) from module inverse_winograd_4 (D = $procmux$8471_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$13146 ($dff) from module inverse_winograd_4 (D = $procmux$8461_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$13147 ($dff) from module inverse_winograd_4 (D = $procmux$8447_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$13148 ($dff) from module inverse_winograd_4 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$13149 ($dff) from module inverse_winograd_4 (D = $procmux$8428_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$13150 ($dff) from module inverse_winograd_4 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$13151 ($dff) from module inverse_winograd_4 (D = $procmux$8408_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$13152 ($dff) from module inverse_winograd_4 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$13153 ($dff) from module inverse_winograd_4 (D = $procmux$8388_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$13154 ($dff) from module inverse_winograd_4 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$13155 ($dff) from module inverse_winograd_4 (D = $procmux$8368_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$13156 ($dff) from module inverse_winograd_4 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$13157 ($dff) from module inverse_winograd_4 (D = $procmux$8348_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$13158 ($dff) from module inverse_winograd_4 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$13159 ($dff) from module inverse_winograd_4 (D = $procmux$8325_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$16693 ($sdff) from module inverse_winograd_4 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$13160 ($dff) from module inverse_winograd_4 (D = $procmux$8315_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$16699 ($sdff) from module inverse_winograd_4 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4405$216_Y, Q = \serialize_count).
Adding EN signal on $procdff$13222 ($dff) from module inverse_winograd_5 (D = $procmux$9418_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$13223 ($dff) from module inverse_winograd_5 (D = $procmux$9408_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$13224 ($dff) from module inverse_winograd_5 (D = $procmux$9394_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$13225 ($dff) from module inverse_winograd_5 (D = $procmux$9384_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$13226 ($dff) from module inverse_winograd_5 (D = $procmux$9370_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$13227 ($dff) from module inverse_winograd_5 (D = $procmux$9360_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$13228 ($dff) from module inverse_winograd_5 (D = $procmux$9346_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$13229 ($dff) from module inverse_winograd_5 (D = $procmux$9336_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$13230 ($dff) from module inverse_winograd_5 (D = $procmux$9322_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$13231 ($dff) from module inverse_winograd_5 (D = $procmux$9312_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$13232 ($dff) from module inverse_winograd_5 (D = $procmux$9298_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$13233 ($dff) from module inverse_winograd_5 (D = $procmux$9285_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$13234 ($dff) from module inverse_winograd_5 (D = $procmux$9275_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$13235 ($dff) from module inverse_winograd_5 (D = $procmux$9261_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$13236 ($dff) from module inverse_winograd_5 (D = $procmux$9251_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$13237 ($dff) from module inverse_winograd_5 (D = $procmux$9237_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$13238 ($dff) from module inverse_winograd_5 (D = $procmux$9227_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$13239 ($dff) from module inverse_winograd_5 (D = $procmux$9213_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$13240 ($dff) from module inverse_winograd_5 (D = $procmux$9203_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$13241 ($dff) from module inverse_winograd_5 (D = $procmux$9189_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$13242 ($dff) from module inverse_winograd_5 (D = $procmux$9179_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$13243 ($dff) from module inverse_winograd_5 (D = $procmux$9165_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$13244 ($dff) from module inverse_winograd_5 (D = $procmux$9152_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$13245 ($dff) from module inverse_winograd_5 (D = $procmux$9142_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$13246 ($dff) from module inverse_winograd_5 (D = $procmux$9128_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$13247 ($dff) from module inverse_winograd_5 (D = $procmux$9118_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$13248 ($dff) from module inverse_winograd_5 (D = $procmux$9104_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$13249 ($dff) from module inverse_winograd_5 (D = $procmux$9094_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$13250 ($dff) from module inverse_winograd_5 (D = $procmux$9080_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$13251 ($dff) from module inverse_winograd_5 (D = $procmux$9070_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$13252 ($dff) from module inverse_winograd_5 (D = $procmux$9056_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$13253 ($dff) from module inverse_winograd_5 (D = $procmux$9046_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$13254 ($dff) from module inverse_winograd_5 (D = $procmux$9032_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$13255 ($dff) from module inverse_winograd_5 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$13256 ($dff) from module inverse_winograd_5 (D = $procmux$9013_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$13257 ($dff) from module inverse_winograd_5 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$13258 ($dff) from module inverse_winograd_5 (D = $procmux$8993_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$13259 ($dff) from module inverse_winograd_5 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$13260 ($dff) from module inverse_winograd_5 (D = $procmux$8973_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$13261 ($dff) from module inverse_winograd_5 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$13262 ($dff) from module inverse_winograd_5 (D = $procmux$8953_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$13263 ($dff) from module inverse_winograd_5 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$13264 ($dff) from module inverse_winograd_5 (D = $procmux$8933_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$13265 ($dff) from module inverse_winograd_5 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$13266 ($dff) from module inverse_winograd_5 (D = $procmux$8910_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$17005 ($sdff) from module inverse_winograd_5 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$13267 ($dff) from module inverse_winograd_5 (D = $procmux$8900_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$17011 ($sdff) from module inverse_winograd_5 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3946$185_Y, Q = \serialize_count).
Adding EN signal on $procdff$13324 ($dff) from module inverse_winograd_2 (D = $procmux$10003_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$13325 ($dff) from module inverse_winograd_2 (D = $procmux$9993_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$13326 ($dff) from module inverse_winograd_2 (D = $procmux$9979_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$13327 ($dff) from module inverse_winograd_2 (D = $procmux$9969_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$13328 ($dff) from module inverse_winograd_2 (D = $procmux$9955_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$13329 ($dff) from module inverse_winograd_2 (D = $procmux$9945_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$13330 ($dff) from module inverse_winograd_2 (D = $procmux$9931_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$13331 ($dff) from module inverse_winograd_2 (D = $procmux$9921_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$13332 ($dff) from module inverse_winograd_2 (D = $procmux$9907_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$13333 ($dff) from module inverse_winograd_2 (D = $procmux$9897_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$13334 ($dff) from module inverse_winograd_2 (D = $procmux$9883_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$13335 ($dff) from module inverse_winograd_2 (D = $procmux$9870_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$13336 ($dff) from module inverse_winograd_2 (D = $procmux$9860_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$13337 ($dff) from module inverse_winograd_2 (D = $procmux$9846_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$13338 ($dff) from module inverse_winograd_2 (D = $procmux$9836_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$13339 ($dff) from module inverse_winograd_2 (D = $procmux$9822_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$13340 ($dff) from module inverse_winograd_2 (D = $procmux$9812_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$13341 ($dff) from module inverse_winograd_2 (D = $procmux$9798_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$13342 ($dff) from module inverse_winograd_2 (D = $procmux$9788_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$13343 ($dff) from module inverse_winograd_2 (D = $procmux$9774_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$13344 ($dff) from module inverse_winograd_2 (D = $procmux$9764_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$13345 ($dff) from module inverse_winograd_2 (D = $procmux$9750_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$13346 ($dff) from module inverse_winograd_2 (D = $procmux$9737_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$13347 ($dff) from module inverse_winograd_2 (D = $procmux$9727_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$13348 ($dff) from module inverse_winograd_2 (D = $procmux$9713_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$13349 ($dff) from module inverse_winograd_2 (D = $procmux$9703_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$13350 ($dff) from module inverse_winograd_2 (D = $procmux$9689_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$13351 ($dff) from module inverse_winograd_2 (D = $procmux$9679_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$13352 ($dff) from module inverse_winograd_2 (D = $procmux$9665_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$13353 ($dff) from module inverse_winograd_2 (D = $procmux$9655_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$13354 ($dff) from module inverse_winograd_2 (D = $procmux$9641_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$13355 ($dff) from module inverse_winograd_2 (D = $procmux$9631_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$13356 ($dff) from module inverse_winograd_2 (D = $procmux$9617_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$13357 ($dff) from module inverse_winograd_2 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$13358 ($dff) from module inverse_winograd_2 (D = $procmux$9598_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$13359 ($dff) from module inverse_winograd_2 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$13360 ($dff) from module inverse_winograd_2 (D = $procmux$9578_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$13361 ($dff) from module inverse_winograd_2 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$13362 ($dff) from module inverse_winograd_2 (D = $procmux$9558_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$13363 ($dff) from module inverse_winograd_2 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$13364 ($dff) from module inverse_winograd_2 (D = $procmux$9538_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$13365 ($dff) from module inverse_winograd_2 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$13366 ($dff) from module inverse_winograd_2 (D = $procmux$9518_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$13367 ($dff) from module inverse_winograd_2 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$13368 ($dff) from module inverse_winograd_2 (D = $procmux$9495_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$17317 ($sdff) from module inverse_winograd_2 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$13369 ($dff) from module inverse_winograd_2 (D = $procmux$9485_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$17323 ($sdff) from module inverse_winograd_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3497$154_Y, Q = \serialize_count).
Adding EN signal on $procdff$13441 ($dff) from module inverse_winograd_3 (D = $procmux$10588_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$13442 ($dff) from module inverse_winograd_3 (D = $procmux$10578_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$13443 ($dff) from module inverse_winograd_3 (D = $procmux$10564_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$13444 ($dff) from module inverse_winograd_3 (D = $procmux$10554_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$13445 ($dff) from module inverse_winograd_3 (D = $procmux$10540_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$13446 ($dff) from module inverse_winograd_3 (D = $procmux$10530_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$13447 ($dff) from module inverse_winograd_3 (D = $procmux$10516_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$13448 ($dff) from module inverse_winograd_3 (D = $procmux$10506_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$13449 ($dff) from module inverse_winograd_3 (D = $procmux$10492_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$13450 ($dff) from module inverse_winograd_3 (D = $procmux$10482_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$13451 ($dff) from module inverse_winograd_3 (D = $procmux$10468_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$13452 ($dff) from module inverse_winograd_3 (D = $procmux$10455_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$13453 ($dff) from module inverse_winograd_3 (D = $procmux$10445_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$13454 ($dff) from module inverse_winograd_3 (D = $procmux$10431_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$13455 ($dff) from module inverse_winograd_3 (D = $procmux$10421_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$13456 ($dff) from module inverse_winograd_3 (D = $procmux$10407_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$13457 ($dff) from module inverse_winograd_3 (D = $procmux$10397_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$13458 ($dff) from module inverse_winograd_3 (D = $procmux$10383_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$13459 ($dff) from module inverse_winograd_3 (D = $procmux$10373_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$13460 ($dff) from module inverse_winograd_3 (D = $procmux$10359_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$13461 ($dff) from module inverse_winograd_3 (D = $procmux$10349_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$13462 ($dff) from module inverse_winograd_3 (D = $procmux$10335_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$13463 ($dff) from module inverse_winograd_3 (D = $procmux$10322_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$13464 ($dff) from module inverse_winograd_3 (D = $procmux$10312_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$13465 ($dff) from module inverse_winograd_3 (D = $procmux$10298_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$13466 ($dff) from module inverse_winograd_3 (D = $procmux$10288_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$13467 ($dff) from module inverse_winograd_3 (D = $procmux$10274_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$13468 ($dff) from module inverse_winograd_3 (D = $procmux$10264_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$13469 ($dff) from module inverse_winograd_3 (D = $procmux$10250_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$13470 ($dff) from module inverse_winograd_3 (D = $procmux$10240_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$13471 ($dff) from module inverse_winograd_3 (D = $procmux$10226_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$13472 ($dff) from module inverse_winograd_3 (D = $procmux$10216_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$13473 ($dff) from module inverse_winograd_3 (D = $procmux$10202_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$13474 ($dff) from module inverse_winograd_3 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$13475 ($dff) from module inverse_winograd_3 (D = $procmux$10183_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$13476 ($dff) from module inverse_winograd_3 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$13477 ($dff) from module inverse_winograd_3 (D = $procmux$10163_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$13478 ($dff) from module inverse_winograd_3 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$13479 ($dff) from module inverse_winograd_3 (D = $procmux$10143_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$13480 ($dff) from module inverse_winograd_3 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$13481 ($dff) from module inverse_winograd_3 (D = $procmux$10123_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$13482 ($dff) from module inverse_winograd_3 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$13483 ($dff) from module inverse_winograd_3 (D = $procmux$10103_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$13484 ($dff) from module inverse_winograd_3 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$13485 ($dff) from module inverse_winograd_3 (D = $procmux$10080_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$17629 ($sdff) from module inverse_winograd_3 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$13486 ($dff) from module inverse_winograd_3 (D = $procmux$10070_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$17635 ($sdff) from module inverse_winograd_3 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3018$123_Y, Q = \serialize_count).
Adding EN signal on $procdff$13553 ($dff) from module inverse_winograd_0 (D = $procmux$11173_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$13554 ($dff) from module inverse_winograd_0 (D = $procmux$11163_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$13555 ($dff) from module inverse_winograd_0 (D = $procmux$11149_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$13556 ($dff) from module inverse_winograd_0 (D = $procmux$11139_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$13557 ($dff) from module inverse_winograd_0 (D = $procmux$11125_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$13558 ($dff) from module inverse_winograd_0 (D = $procmux$11115_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$13559 ($dff) from module inverse_winograd_0 (D = $procmux$11101_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$13560 ($dff) from module inverse_winograd_0 (D = $procmux$11091_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$13561 ($dff) from module inverse_winograd_0 (D = $procmux$11077_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$13562 ($dff) from module inverse_winograd_0 (D = $procmux$11067_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$13563 ($dff) from module inverse_winograd_0 (D = $procmux$11053_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$13564 ($dff) from module inverse_winograd_0 (D = $procmux$11040_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$13565 ($dff) from module inverse_winograd_0 (D = $procmux$11030_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$13566 ($dff) from module inverse_winograd_0 (D = $procmux$11016_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$13567 ($dff) from module inverse_winograd_0 (D = $procmux$11006_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$13568 ($dff) from module inverse_winograd_0 (D = $procmux$10992_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$13569 ($dff) from module inverse_winograd_0 (D = $procmux$10982_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$13570 ($dff) from module inverse_winograd_0 (D = $procmux$10968_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$13571 ($dff) from module inverse_winograd_0 (D = $procmux$10958_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$13572 ($dff) from module inverse_winograd_0 (D = $procmux$10944_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$13573 ($dff) from module inverse_winograd_0 (D = $procmux$10934_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$13574 ($dff) from module inverse_winograd_0 (D = $procmux$10920_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$13575 ($dff) from module inverse_winograd_0 (D = $procmux$10907_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$13576 ($dff) from module inverse_winograd_0 (D = $procmux$10897_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$13577 ($dff) from module inverse_winograd_0 (D = $procmux$10883_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$13578 ($dff) from module inverse_winograd_0 (D = $procmux$10873_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$13579 ($dff) from module inverse_winograd_0 (D = $procmux$10859_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$13580 ($dff) from module inverse_winograd_0 (D = $procmux$10849_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$13581 ($dff) from module inverse_winograd_0 (D = $procmux$10835_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$13582 ($dff) from module inverse_winograd_0 (D = $procmux$10825_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$13583 ($dff) from module inverse_winograd_0 (D = $procmux$10811_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$13584 ($dff) from module inverse_winograd_0 (D = $procmux$10801_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$13585 ($dff) from module inverse_winograd_0 (D = $procmux$10787_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$13586 ($dff) from module inverse_winograd_0 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$13587 ($dff) from module inverse_winograd_0 (D = $procmux$10768_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$13588 ($dff) from module inverse_winograd_0 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$13589 ($dff) from module inverse_winograd_0 (D = $procmux$10748_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$13590 ($dff) from module inverse_winograd_0 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$13591 ($dff) from module inverse_winograd_0 (D = $procmux$10728_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$13592 ($dff) from module inverse_winograd_0 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$13593 ($dff) from module inverse_winograd_0 (D = $procmux$10708_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$13594 ($dff) from module inverse_winograd_0 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$13595 ($dff) from module inverse_winograd_0 (D = $procmux$10688_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$13596 ($dff) from module inverse_winograd_0 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$13597 ($dff) from module inverse_winograd_0 (D = $procmux$10665_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$17941 ($sdff) from module inverse_winograd_0 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$13598 ($dff) from module inverse_winograd_0 (D = $procmux$10655_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$17947 ($sdff) from module inverse_winograd_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2549$92_Y, Q = \serialize_count).
Adding EN signal on $procdff$13686 ($dff) from module inverse_winograd_1 (D = $procmux$11758_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$13687 ($dff) from module inverse_winograd_1 (D = $procmux$11748_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$13688 ($dff) from module inverse_winograd_1 (D = $procmux$11734_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$13689 ($dff) from module inverse_winograd_1 (D = $procmux$11724_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$13690 ($dff) from module inverse_winograd_1 (D = $procmux$11710_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$13691 ($dff) from module inverse_winograd_1 (D = $procmux$11700_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$13692 ($dff) from module inverse_winograd_1 (D = $procmux$11686_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$13693 ($dff) from module inverse_winograd_1 (D = $procmux$11676_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$13694 ($dff) from module inverse_winograd_1 (D = $procmux$11662_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$13695 ($dff) from module inverse_winograd_1 (D = $procmux$11652_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$13696 ($dff) from module inverse_winograd_1 (D = $procmux$11638_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$13697 ($dff) from module inverse_winograd_1 (D = $procmux$11625_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$13698 ($dff) from module inverse_winograd_1 (D = $procmux$11615_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$13699 ($dff) from module inverse_winograd_1 (D = $procmux$11601_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$13700 ($dff) from module inverse_winograd_1 (D = $procmux$11591_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$13701 ($dff) from module inverse_winograd_1 (D = $procmux$11577_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$13702 ($dff) from module inverse_winograd_1 (D = $procmux$11567_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$13703 ($dff) from module inverse_winograd_1 (D = $procmux$11553_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$13704 ($dff) from module inverse_winograd_1 (D = $procmux$11543_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$13705 ($dff) from module inverse_winograd_1 (D = $procmux$11529_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$13706 ($dff) from module inverse_winograd_1 (D = $procmux$11519_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$13707 ($dff) from module inverse_winograd_1 (D = $procmux$11505_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$13708 ($dff) from module inverse_winograd_1 (D = $procmux$11492_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$13709 ($dff) from module inverse_winograd_1 (D = $procmux$11482_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$13710 ($dff) from module inverse_winograd_1 (D = $procmux$11468_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$13711 ($dff) from module inverse_winograd_1 (D = $procmux$11458_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$13712 ($dff) from module inverse_winograd_1 (D = $procmux$11444_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$13713 ($dff) from module inverse_winograd_1 (D = $procmux$11434_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$13714 ($dff) from module inverse_winograd_1 (D = $procmux$11420_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$13715 ($dff) from module inverse_winograd_1 (D = $procmux$11410_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$13716 ($dff) from module inverse_winograd_1 (D = $procmux$11396_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$13717 ($dff) from module inverse_winograd_1 (D = $procmux$11386_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$13718 ($dff) from module inverse_winograd_1 (D = $procmux$11372_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$13719 ($dff) from module inverse_winograd_1 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$13720 ($dff) from module inverse_winograd_1 (D = $procmux$11353_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$13721 ($dff) from module inverse_winograd_1 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$13722 ($dff) from module inverse_winograd_1 (D = $procmux$11333_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$13723 ($dff) from module inverse_winograd_1 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$13724 ($dff) from module inverse_winograd_1 (D = $procmux$11313_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$13725 ($dff) from module inverse_winograd_1 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$13726 ($dff) from module inverse_winograd_1 (D = $procmux$11293_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$13727 ($dff) from module inverse_winograd_1 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$13728 ($dff) from module inverse_winograd_1 (D = $procmux$11273_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$13729 ($dff) from module inverse_winograd_1 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$13730 ($dff) from module inverse_winograd_1 (D = $procmux$11250_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$18253 ($sdff) from module inverse_winograd_1 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$13731 ($dff) from module inverse_winograd_1 (D = $procmux$11240_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$18259 ($sdff) from module inverse_winograd_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2019$55_Y, Q = \serialize_count).
Adding EN signal on $procdff$13807 ($dff) from module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:88$1818_DATA, Q = \out2).
Adding EN signal on $procdff$13811 ($dff) from module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:79$1810_DATA, Q = \out1).
Adding EN signal on $procdff$13815 ($dff) from module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:88$1800_DATA, Q = \out2).
Adding EN signal on $procdff$13819 ($dff) from module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:79$1792_DATA, Q = \out1).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buffer_16_24200_buffer_init_03..
Finding unused cells or wires in module \stream_buffer_3_0..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_13..
Finding unused cells or wires in module \stream_buffer_3_1..
Finding unused cells or wires in module \store_output..
Finding unused cells or wires in module \pooling..
Finding unused cells or wires in module \pipelined_xor_tree_16..
Finding unused cells or wires in module \signal_width_reducer..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_10..
Finding unused cells or wires in module \stream_buffer_0_1..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_00..
Finding unused cells or wires in module \stream_buffer_0_0..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_01..
Finding unused cells or wires in module \stream_buffer_1_0..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_11..
Finding unused cells or wires in module \stream_buffer_1_1..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_12..
Finding unused cells or wires in module \stream_buffer_2_1..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_02..
Finding unused cells or wires in module \stream_buffer_2_0..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_14..
Finding unused cells or wires in module \stream_buffer_4_1..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_04..
Finding unused cells or wires in module \stream_buffer_4_0..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_04..
Finding unused cells or wires in module \accumulator_24_30_3..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_00..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_01..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_02..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_03..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_05..
Finding unused cells or wires in module \dsp_block_16_8_false..
Finding unused cells or wires in module \dot_product_16_8_30_2..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_05..
Finding unused cells or wires in module \stream_buffer_5_0..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_15..
Finding unused cells or wires in module \stream_buffer_5_1..
Finding unused cells or wires in module \winograd_transform_0..
Finding unused cells or wires in module \winograd_dsp_16..
Finding unused cells or wires in module \winograd_adder_16_20_4..
Finding unused cells or wires in module \winograd_transform_1..
Finding unused cells or wires in module \inverse_winograd_10..
Finding unused cells or wires in module \inverse_winograd_11..
Finding unused cells or wires in module \inverse_winograd_8..
Finding unused cells or wires in module \inverse_winograd_9..
Finding unused cells or wires in module \inverse_winograd_6..
Finding unused cells or wires in module \inverse_winograd_7..
Finding unused cells or wires in module \inverse_winograd_4..
Finding unused cells or wires in module \inverse_winograd_5..
Finding unused cells or wires in module \inverse_winograd_2..
Finding unused cells or wires in module \inverse_winograd_3..
Finding unused cells or wires in module \inverse_winograd_0..
Finding unused cells or wires in module \inverse_winograd_adder_30_3..
Finding unused cells or wires in module \inverse_winograd_1..
Finding unused cells or wires in module \DLA..
Finding unused cells or wires in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
Finding unused cells or wires in module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram..
Removed 1182 unused cells and 8740 unused wires.
<suppressed ~1272 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Optimizing module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.
Optimizing module DLA.
Optimizing module accumulator_24_30_3.
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module dot_product_16_8_30_2.
Optimizing module dsp_block_16_8_false.
Optimizing module inverse_winograd_0.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_1.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_10.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_11.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_2.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_3.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_4.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_5.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_6.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_7.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_8.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_9.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_adder_30_3.
Optimizing module pipelined_xor_tree_16.
Optimizing module pooling.
Optimizing module processing_element.
<suppressed ~12 debug messages>
Optimizing module signal_width_reducer.
Optimizing module store_output.
<suppressed ~4 debug messages>
Optimizing module stream_buffer_0_0.
Optimizing module stream_buffer_0_1.
Optimizing module stream_buffer_1_0.
Optimizing module stream_buffer_1_1.
Optimizing module stream_buffer_2_0.
Optimizing module stream_buffer_2_1.
Optimizing module stream_buffer_3_0.
Optimizing module stream_buffer_3_1.
Optimizing module stream_buffer_4_0.
Optimizing module stream_buffer_4_1.
Optimizing module stream_buffer_5_0.
Optimizing module stream_buffer_5_1.
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_dsp_16.
Optimizing module winograd_transform_0.
Optimizing module winograd_transform_1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DLA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_24_30_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dot_product_16_8_30_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_false..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \inverse_winograd_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_adder_30_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pipelined_xor_tree_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pooling..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \signal_width_reducer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \store_output..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~984 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
  Optimizing cells in module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.
  Optimizing cells in module \DLA.
  Optimizing cells in module \accumulator_24_30_3.
  Optimizing cells in module \buffer_16_24200_buffer_init_00.
  Optimizing cells in module \buffer_16_24200_buffer_init_01.
  Optimizing cells in module \buffer_16_24200_buffer_init_02.
  Optimizing cells in module \buffer_16_24200_buffer_init_03.
  Optimizing cells in module \buffer_16_24200_buffer_init_04.
  Optimizing cells in module \buffer_16_24200_buffer_init_05.
  Optimizing cells in module \buffer_16_24200_buffer_init_10.
  Optimizing cells in module \buffer_16_24200_buffer_init_11.
  Optimizing cells in module \buffer_16_24200_buffer_init_12.
  Optimizing cells in module \buffer_16_24200_buffer_init_13.
  Optimizing cells in module \buffer_16_24200_buffer_init_14.
  Optimizing cells in module \buffer_16_24200_buffer_init_15.
  Optimizing cells in module \dot_product_16_8_30_2.
  Optimizing cells in module \dsp_block_16_8_false.
  Optimizing cells in module \inverse_winograd_0.
  Optimizing cells in module \inverse_winograd_1.
  Optimizing cells in module \inverse_winograd_10.
  Optimizing cells in module \inverse_winograd_11.
  Optimizing cells in module \inverse_winograd_2.
  Optimizing cells in module \inverse_winograd_3.
  Optimizing cells in module \inverse_winograd_4.
  Optimizing cells in module \inverse_winograd_5.
  Optimizing cells in module \inverse_winograd_6.
  Optimizing cells in module \inverse_winograd_7.
  Optimizing cells in module \inverse_winograd_8.
  Optimizing cells in module \inverse_winograd_9.
  Optimizing cells in module \inverse_winograd_adder_30_3.
  Optimizing cells in module \pipelined_xor_tree_16.
  Optimizing cells in module \pooling.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \signal_width_reducer.
  Optimizing cells in module \store_output.
  Optimizing cells in module \stream_buffer_0_0.
  Optimizing cells in module \stream_buffer_0_1.
  Optimizing cells in module \stream_buffer_1_0.
  Optimizing cells in module \stream_buffer_1_1.
  Optimizing cells in module \stream_buffer_2_0.
  Optimizing cells in module \stream_buffer_2_1.
  Optimizing cells in module \stream_buffer_3_0.
  Optimizing cells in module \stream_buffer_3_1.
  Optimizing cells in module \stream_buffer_4_0.
  Optimizing cells in module \stream_buffer_4_1.
  Optimizing cells in module \stream_buffer_5_0.
  Optimizing cells in module \stream_buffer_5_1.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_00.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_01.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_02.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_03.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_04.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_05.
  Optimizing cells in module \winograd_adder_16_20_4.
  Optimizing cells in module \winograd_dsp_16.
  Optimizing cells in module \winograd_transform_0.
  Optimizing cells in module \winograd_transform_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Finding identical cells in module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Finding identical cells in module `\DLA'.
Finding identical cells in module `\accumulator_24_30_3'.
Finding identical cells in module `\buffer_16_24200_buffer_init_00'.
Finding identical cells in module `\buffer_16_24200_buffer_init_01'.
Finding identical cells in module `\buffer_16_24200_buffer_init_02'.
Finding identical cells in module `\buffer_16_24200_buffer_init_03'.
Finding identical cells in module `\buffer_16_24200_buffer_init_04'.
Finding identical cells in module `\buffer_16_24200_buffer_init_05'.
Finding identical cells in module `\buffer_16_24200_buffer_init_10'.
Finding identical cells in module `\buffer_16_24200_buffer_init_11'.
Finding identical cells in module `\buffer_16_24200_buffer_init_12'.
Finding identical cells in module `\buffer_16_24200_buffer_init_13'.
Finding identical cells in module `\buffer_16_24200_buffer_init_14'.
Finding identical cells in module `\buffer_16_24200_buffer_init_15'.
Finding identical cells in module `\dot_product_16_8_30_2'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\inverse_winograd_0'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_1'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_10'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_11'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_2'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_3'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_4'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_5'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_6'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_7'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_8'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_9'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_adder_30_3'.
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\pooling'.
<suppressed ~3 debug messages>
Finding identical cells in module `\processing_element'.
<suppressed ~198 debug messages>
Finding identical cells in module `\signal_width_reducer'.
Finding identical cells in module `\store_output'.
<suppressed ~42 debug messages>
Finding identical cells in module `\stream_buffer_0_0'.
Finding identical cells in module `\stream_buffer_0_1'.
Finding identical cells in module `\stream_buffer_1_0'.
Finding identical cells in module `\stream_buffer_1_1'.
Finding identical cells in module `\stream_buffer_2_0'.
Finding identical cells in module `\stream_buffer_2_1'.
Finding identical cells in module `\stream_buffer_3_0'.
Finding identical cells in module `\stream_buffer_3_1'.
Finding identical cells in module `\stream_buffer_4_0'.
Finding identical cells in module `\stream_buffer_4_1'.
Finding identical cells in module `\stream_buffer_5_0'.
Finding identical cells in module `\stream_buffer_5_1'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_transform_0'.
Finding identical cells in module `\winograd_transform_1'.
Removed a total of 1545 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $auto$ff.cc:262:slice$14061 ($sdff) from module stream_buffer_0_0 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14061 ($sdff) from module stream_buffer_0_0.
Adding EN signal on $auto$ff.cc:262:slice$14060 ($sdffe) from module stream_buffer_0_0 (D = $procmux$2765_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14054 ($sdffe) from module stream_buffer_0_0 (D = $procmux$2723_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14050 ($sdffe) from module stream_buffer_0_0 (D = $procmux$2832_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14044 ($sdffe) from module stream_buffer_0_0 (D = $procmux$2790_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14038 ($sdff) from module stream_buffer_0_1 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14038 ($sdff) from module stream_buffer_0_1.
Adding EN signal on $auto$ff.cc:262:slice$14037 ($sdffe) from module stream_buffer_0_1 (D = $procmux$2605_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14031 ($sdffe) from module stream_buffer_0_1 (D = $procmux$2563_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14027 ($sdffe) from module stream_buffer_0_1 (D = $procmux$2672_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14021 ($sdffe) from module stream_buffer_0_1 (D = $procmux$2630_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14084 ($sdff) from module stream_buffer_1_0 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14084 ($sdff) from module stream_buffer_1_0.
Adding EN signal on $auto$ff.cc:262:slice$14083 ($sdffe) from module stream_buffer_1_0 (D = $procmux$2925_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14077 ($sdffe) from module stream_buffer_1_0 (D = $procmux$2883_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14073 ($sdffe) from module stream_buffer_1_0 (D = $procmux$2992_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14067 ($sdffe) from module stream_buffer_1_0 (D = $procmux$2950_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14107 ($sdff) from module stream_buffer_1_1 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14107 ($sdff) from module stream_buffer_1_1.
Adding EN signal on $auto$ff.cc:262:slice$14106 ($sdffe) from module stream_buffer_1_1 (D = $procmux$3085_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14100 ($sdffe) from module stream_buffer_1_1 (D = $procmux$3043_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14096 ($sdffe) from module stream_buffer_1_1 (D = $procmux$3152_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14090 ($sdffe) from module stream_buffer_1_1 (D = $procmux$3110_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14153 ($sdff) from module stream_buffer_2_0 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14153 ($sdff) from module stream_buffer_2_0.
Adding EN signal on $auto$ff.cc:262:slice$14152 ($sdffe) from module stream_buffer_2_0 (D = $procmux$3405_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14146 ($sdffe) from module stream_buffer_2_0 (D = $procmux$3363_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14142 ($sdffe) from module stream_buffer_2_0 (D = $procmux$3472_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14136 ($sdffe) from module stream_buffer_2_0 (D = $procmux$3430_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14130 ($sdff) from module stream_buffer_2_1 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14130 ($sdff) from module stream_buffer_2_1.
Adding EN signal on $auto$ff.cc:262:slice$14129 ($sdffe) from module stream_buffer_2_1 (D = $procmux$3245_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14123 ($sdffe) from module stream_buffer_2_1 (D = $procmux$3203_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14119 ($sdffe) from module stream_buffer_2_1 (D = $procmux$3312_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14113 ($sdffe) from module stream_buffer_2_1 (D = $procmux$3270_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$13847 ($sdff) from module stream_buffer_3_0 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13847 ($sdff) from module stream_buffer_3_0.
Adding EN signal on $auto$ff.cc:262:slice$13846 ($sdffe) from module stream_buffer_3_0 (D = $procmux$1969_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$13840 ($sdffe) from module stream_buffer_3_0 (D = $procmux$1860_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$13830 ($sdffe) from module stream_buffer_3_0 (D = $procmux$1927_Y, Q = \C_counter).
Adding EN signal on $auto$ff.cc:262:slice$13828 ($sdffe) from module stream_buffer_3_0 (D = $procmux$1902_Y, Q = \base_addr_b1).
Handling D = Q on $auto$ff.cc:262:slice$13870 ($sdff) from module stream_buffer_3_1 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13870 ($sdff) from module stream_buffer_3_1.
Adding EN signal on $auto$ff.cc:262:slice$13869 ($sdffe) from module stream_buffer_3_1 (D = $procmux$2062_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$13863 ($sdffe) from module stream_buffer_3_1 (D = $procmux$2020_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$13859 ($sdffe) from module stream_buffer_3_1 (D = $procmux$2129_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$13853 ($sdffe) from module stream_buffer_3_1 (D = $procmux$2087_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14199 ($sdff) from module stream_buffer_4_0 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14199 ($sdff) from module stream_buffer_4_0.
Adding EN signal on $auto$ff.cc:262:slice$14198 ($sdffe) from module stream_buffer_4_0 (D = $procmux$3725_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14192 ($sdffe) from module stream_buffer_4_0 (D = $procmux$3683_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14188 ($sdffe) from module stream_buffer_4_0 (D = $procmux$3792_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14182 ($sdffe) from module stream_buffer_4_0 (D = $procmux$3750_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14176 ($sdff) from module stream_buffer_4_1 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14176 ($sdff) from module stream_buffer_4_1.
Adding EN signal on $auto$ff.cc:262:slice$14175 ($sdffe) from module stream_buffer_4_1 (D = $procmux$3565_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14169 ($sdffe) from module stream_buffer_4_1 (D = $procmux$3523_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14165 ($sdffe) from module stream_buffer_4_1 (D = $procmux$3632_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14159 ($sdffe) from module stream_buffer_4_1 (D = $procmux$3590_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14451 ($sdff) from module stream_buffer_5_0 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14451 ($sdff) from module stream_buffer_5_0.
Adding EN signal on $auto$ff.cc:262:slice$14450 ($sdffe) from module stream_buffer_5_0 (D = $procmux$4209_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14444 ($sdffe) from module stream_buffer_5_0 (D = $procmux$4167_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14440 ($sdffe) from module stream_buffer_5_0 (D = $procmux$4276_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14434 ($sdffe) from module stream_buffer_5_0 (D = $procmux$4234_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14474 ($sdff) from module stream_buffer_5_1 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14474 ($sdff) from module stream_buffer_5_1.
Adding EN signal on $auto$ff.cc:262:slice$14473 ($sdffe) from module stream_buffer_5_1 (D = $procmux$4369_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14467 ($sdffe) from module stream_buffer_5_1 (D = $procmux$4327_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14463 ($sdffe) from module stream_buffer_5_1 (D = $procmux$4436_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14457 ($sdffe) from module stream_buffer_5_1 (D = $procmux$4394_Y, Q = \C_counter).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
Finding unused cells or wires in module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram..
Finding unused cells or wires in module \DLA..
Finding unused cells or wires in module \accumulator_24_30_3..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_00..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_01..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_02..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_03..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_04..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_05..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_10..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_11..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_12..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_13..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_14..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_15..
Finding unused cells or wires in module \dot_product_16_8_30_2..
Finding unused cells or wires in module \dsp_block_16_8_false..
Finding unused cells or wires in module \inverse_winograd_0..
Finding unused cells or wires in module \inverse_winograd_1..
Finding unused cells or wires in module \inverse_winograd_10..
Finding unused cells or wires in module \inverse_winograd_11..
Finding unused cells or wires in module \inverse_winograd_2..
Finding unused cells or wires in module \inverse_winograd_3..
Finding unused cells or wires in module \inverse_winograd_4..
Finding unused cells or wires in module \inverse_winograd_5..
Finding unused cells or wires in module \inverse_winograd_6..
Finding unused cells or wires in module \inverse_winograd_7..
Finding unused cells or wires in module \inverse_winograd_8..
Finding unused cells or wires in module \inverse_winograd_9..
Finding unused cells or wires in module \inverse_winograd_adder_30_3..
Finding unused cells or wires in module \pipelined_xor_tree_16..
Finding unused cells or wires in module \pooling..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \signal_width_reducer..
Finding unused cells or wires in module \store_output..
Finding unused cells or wires in module \stream_buffer_0_0..
Finding unused cells or wires in module \stream_buffer_0_1..
Finding unused cells or wires in module \stream_buffer_1_0..
Finding unused cells or wires in module \stream_buffer_1_1..
Finding unused cells or wires in module \stream_buffer_2_0..
Finding unused cells or wires in module \stream_buffer_2_1..
Finding unused cells or wires in module \stream_buffer_3_0..
Finding unused cells or wires in module \stream_buffer_3_1..
Finding unused cells or wires in module \stream_buffer_4_0..
Finding unused cells or wires in module \stream_buffer_4_1..
Finding unused cells or wires in module \stream_buffer_5_0..
Finding unused cells or wires in module \stream_buffer_5_1..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_00..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_01..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_02..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_03..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_04..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_05..
Finding unused cells or wires in module \winograd_adder_16_20_4..
Finding unused cells or wires in module \winograd_dsp_16..
Finding unused cells or wires in module \winograd_transform_0..
Finding unused cells or wires in module \winograd_transform_1..
Removed 0 unused cells and 1546 unused wires.
<suppressed ~15 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Optimizing module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.
Optimizing module DLA.
Optimizing module accumulator_24_30_3.
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module dot_product_16_8_30_2.
Optimizing module dsp_block_16_8_false.
Optimizing module inverse_winograd_0.
Optimizing module inverse_winograd_1.
Optimizing module inverse_winograd_10.
Optimizing module inverse_winograd_11.
Optimizing module inverse_winograd_2.
Optimizing module inverse_winograd_3.
Optimizing module inverse_winograd_4.
Optimizing module inverse_winograd_5.
Optimizing module inverse_winograd_6.
Optimizing module inverse_winograd_7.
Optimizing module inverse_winograd_8.
Optimizing module inverse_winograd_9.
Optimizing module inverse_winograd_adder_30_3.
Optimizing module pipelined_xor_tree_16.
Optimizing module pooling.
Optimizing module processing_element.
Optimizing module signal_width_reducer.
Optimizing module store_output.
Optimizing module stream_buffer_0_0.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_0_1.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_1_0.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_1_1.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_2_0.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_2_1.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_3_0.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_3_1.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_4_0.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_4_1.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_5_0.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_5_1.
<suppressed ~14 debug messages>
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_dsp_16.
Optimizing module winograd_transform_0.
Optimizing module winograd_transform_1.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DLA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_24_30_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dot_product_16_8_30_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_false..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \inverse_winograd_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_adder_30_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pipelined_xor_tree_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pooling..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \signal_width_reducer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \store_output..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~984 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
  Optimizing cells in module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.
  Optimizing cells in module \DLA.
  Optimizing cells in module \accumulator_24_30_3.
  Optimizing cells in module \buffer_16_24200_buffer_init_00.
  Optimizing cells in module \buffer_16_24200_buffer_init_01.
  Optimizing cells in module \buffer_16_24200_buffer_init_02.
  Optimizing cells in module \buffer_16_24200_buffer_init_03.
  Optimizing cells in module \buffer_16_24200_buffer_init_04.
  Optimizing cells in module \buffer_16_24200_buffer_init_05.
  Optimizing cells in module \buffer_16_24200_buffer_init_10.
  Optimizing cells in module \buffer_16_24200_buffer_init_11.
  Optimizing cells in module \buffer_16_24200_buffer_init_12.
  Optimizing cells in module \buffer_16_24200_buffer_init_13.
  Optimizing cells in module \buffer_16_24200_buffer_init_14.
  Optimizing cells in module \buffer_16_24200_buffer_init_15.
  Optimizing cells in module \dot_product_16_8_30_2.
  Optimizing cells in module \dsp_block_16_8_false.
  Optimizing cells in module \inverse_winograd_0.
  Optimizing cells in module \inverse_winograd_1.
  Optimizing cells in module \inverse_winograd_10.
  Optimizing cells in module \inverse_winograd_11.
  Optimizing cells in module \inverse_winograd_2.
  Optimizing cells in module \inverse_winograd_3.
  Optimizing cells in module \inverse_winograd_4.
  Optimizing cells in module \inverse_winograd_5.
  Optimizing cells in module \inverse_winograd_6.
  Optimizing cells in module \inverse_winograd_7.
  Optimizing cells in module \inverse_winograd_8.
  Optimizing cells in module \inverse_winograd_9.
  Optimizing cells in module \inverse_winograd_adder_30_3.
  Optimizing cells in module \pipelined_xor_tree_16.
  Optimizing cells in module \pooling.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \signal_width_reducer.
  Optimizing cells in module \store_output.
  Optimizing cells in module \stream_buffer_0_0.
  Optimizing cells in module \stream_buffer_0_1.
  Optimizing cells in module \stream_buffer_1_0.
  Optimizing cells in module \stream_buffer_1_1.
  Optimizing cells in module \stream_buffer_2_0.
  Optimizing cells in module \stream_buffer_2_1.
  Optimizing cells in module \stream_buffer_3_0.
  Optimizing cells in module \stream_buffer_3_1.
  Optimizing cells in module \stream_buffer_4_0.
  Optimizing cells in module \stream_buffer_4_1.
  Optimizing cells in module \stream_buffer_5_0.
  Optimizing cells in module \stream_buffer_5_1.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_00.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_01.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_02.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_03.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_04.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_05.
  Optimizing cells in module \winograd_adder_16_20_4.
  Optimizing cells in module \winograd_dsp_16.
  Optimizing cells in module \winograd_transform_0.
  Optimizing cells in module \winograd_transform_1.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Finding identical cells in module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Finding identical cells in module `\DLA'.
Finding identical cells in module `\accumulator_24_30_3'.
Finding identical cells in module `\buffer_16_24200_buffer_init_00'.
Finding identical cells in module `\buffer_16_24200_buffer_init_01'.
Finding identical cells in module `\buffer_16_24200_buffer_init_02'.
Finding identical cells in module `\buffer_16_24200_buffer_init_03'.
Finding identical cells in module `\buffer_16_24200_buffer_init_04'.
Finding identical cells in module `\buffer_16_24200_buffer_init_05'.
Finding identical cells in module `\buffer_16_24200_buffer_init_10'.
Finding identical cells in module `\buffer_16_24200_buffer_init_11'.
Finding identical cells in module `\buffer_16_24200_buffer_init_12'.
Finding identical cells in module `\buffer_16_24200_buffer_init_13'.
Finding identical cells in module `\buffer_16_24200_buffer_init_14'.
Finding identical cells in module `\buffer_16_24200_buffer_init_15'.
Finding identical cells in module `\dot_product_16_8_30_2'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\inverse_winograd_0'.
Finding identical cells in module `\inverse_winograd_1'.
Finding identical cells in module `\inverse_winograd_10'.
Finding identical cells in module `\inverse_winograd_11'.
Finding identical cells in module `\inverse_winograd_2'.
Finding identical cells in module `\inverse_winograd_3'.
Finding identical cells in module `\inverse_winograd_4'.
Finding identical cells in module `\inverse_winograd_5'.
Finding identical cells in module `\inverse_winograd_6'.
Finding identical cells in module `\inverse_winograd_7'.
Finding identical cells in module `\inverse_winograd_8'.
Finding identical cells in module `\inverse_winograd_9'.
Finding identical cells in module `\inverse_winograd_adder_30_3'.
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\pooling'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\signal_width_reducer'.
Finding identical cells in module `\store_output'.
Finding identical cells in module `\stream_buffer_0_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_0_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_1_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_1_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_2_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_2_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_3_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_3_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_4_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_4_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_5_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_5_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_transform_0'.
Finding identical cells in module `\winograd_transform_1'.
Removed a total of 24 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:262:slice$14058 ($sdffe) from module stream_buffer_0_0.
Adding SRST signal on $auto$ff.cc:262:slice$14058 ($sdffe) from module stream_buffer_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13414$1547_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14056 ($sdffe) from module stream_buffer_0_0.
Adding SRST signal on $auto$ff.cc:262:slice$14056 ($sdffe) from module stream_buffer_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13415$1548_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14048 ($sdffe) from module stream_buffer_0_0.
Adding SRST signal on $auto$ff.cc:262:slice$14048 ($sdffe) from module stream_buffer_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13382$1530_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14046 ($sdffe) from module stream_buffer_0_0.
Adding SRST signal on $auto$ff.cc:262:slice$14046 ($sdffe) from module stream_buffer_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13383$1531_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14035 ($sdffe) from module stream_buffer_0_1.
Adding SRST signal on $auto$ff.cc:262:slice$14035 ($sdffe) from module stream_buffer_0_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13611$1596_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14033 ($sdffe) from module stream_buffer_0_1.
Adding SRST signal on $auto$ff.cc:262:slice$14033 ($sdffe) from module stream_buffer_0_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13612$1597_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14025 ($sdffe) from module stream_buffer_0_1.
Adding SRST signal on $auto$ff.cc:262:slice$14025 ($sdffe) from module stream_buffer_0_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13579$1579_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14023 ($sdffe) from module stream_buffer_0_1.
Adding SRST signal on $auto$ff.cc:262:slice$14023 ($sdffe) from module stream_buffer_0_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13580$1580_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14081 ($sdffe) from module stream_buffer_1_0.
Adding SRST signal on $auto$ff.cc:262:slice$14081 ($sdffe) from module stream_buffer_1_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13217$1498_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14079 ($sdffe) from module stream_buffer_1_0.
Adding SRST signal on $auto$ff.cc:262:slice$14079 ($sdffe) from module stream_buffer_1_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13218$1499_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14071 ($sdffe) from module stream_buffer_1_0.
Adding SRST signal on $auto$ff.cc:262:slice$14071 ($sdffe) from module stream_buffer_1_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13185$1481_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14069 ($sdffe) from module stream_buffer_1_0.
Adding SRST signal on $auto$ff.cc:262:slice$14069 ($sdffe) from module stream_buffer_1_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13186$1482_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14104 ($sdffe) from module stream_buffer_1_1.
Adding SRST signal on $auto$ff.cc:262:slice$14104 ($sdffe) from module stream_buffer_1_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13020$1449_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14102 ($sdffe) from module stream_buffer_1_1.
Adding SRST signal on $auto$ff.cc:262:slice$14102 ($sdffe) from module stream_buffer_1_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13021$1450_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14094 ($sdffe) from module stream_buffer_1_1.
Adding SRST signal on $auto$ff.cc:262:slice$14094 ($sdffe) from module stream_buffer_1_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12988$1432_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14092 ($sdffe) from module stream_buffer_1_1.
Adding SRST signal on $auto$ff.cc:262:slice$14092 ($sdffe) from module stream_buffer_1_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12989$1433_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14150 ($sdffe) from module stream_buffer_2_0.
Adding SRST signal on $auto$ff.cc:262:slice$14150 ($sdffe) from module stream_buffer_2_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12626$1351_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14148 ($sdffe) from module stream_buffer_2_0.
Adding SRST signal on $auto$ff.cc:262:slice$14148 ($sdffe) from module stream_buffer_2_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12627$1352_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14140 ($sdffe) from module stream_buffer_2_0.
Adding SRST signal on $auto$ff.cc:262:slice$14140 ($sdffe) from module stream_buffer_2_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12594$1334_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14138 ($sdffe) from module stream_buffer_2_0.
Adding SRST signal on $auto$ff.cc:262:slice$14138 ($sdffe) from module stream_buffer_2_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12595$1335_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14127 ($sdffe) from module stream_buffer_2_1.
Adding SRST signal on $auto$ff.cc:262:slice$14127 ($sdffe) from module stream_buffer_2_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12823$1400_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14125 ($sdffe) from module stream_buffer_2_1.
Adding SRST signal on $auto$ff.cc:262:slice$14125 ($sdffe) from module stream_buffer_2_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12824$1401_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14117 ($sdffe) from module stream_buffer_2_1.
Adding SRST signal on $auto$ff.cc:262:slice$14117 ($sdffe) from module stream_buffer_2_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12791$1383_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14115 ($sdffe) from module stream_buffer_2_1.
Adding SRST signal on $auto$ff.cc:262:slice$14115 ($sdffe) from module stream_buffer_2_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12792$1384_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13844 ($sdffe) from module stream_buffer_3_0.
Adding SRST signal on $auto$ff.cc:262:slice$13844 ($sdffe) from module stream_buffer_3_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14533$1766_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13842 ($sdffe) from module stream_buffer_3_0.
Adding SRST signal on $auto$ff.cc:262:slice$13842 ($sdffe) from module stream_buffer_3_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14534$1767_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13834 ($sdffe) from module stream_buffer_3_0.
Adding SRST signal on $auto$ff.cc:262:slice$13834 ($sdffe) from module stream_buffer_3_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14501$1749_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13832 ($sdffe) from module stream_buffer_3_0.
Adding SRST signal on $auto$ff.cc:262:slice$13832 ($sdffe) from module stream_buffer_3_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14502$1750_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13867 ($sdffe) from module stream_buffer_3_1.
Adding SRST signal on $auto$ff.cc:262:slice$13867 ($sdffe) from module stream_buffer_3_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14336$1717_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13865 ($sdffe) from module stream_buffer_3_1.
Adding SRST signal on $auto$ff.cc:262:slice$13865 ($sdffe) from module stream_buffer_3_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14337$1718_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13857 ($sdffe) from module stream_buffer_3_1.
Adding SRST signal on $auto$ff.cc:262:slice$13857 ($sdffe) from module stream_buffer_3_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14304$1700_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13855 ($sdffe) from module stream_buffer_3_1.
Adding SRST signal on $auto$ff.cc:262:slice$13855 ($sdffe) from module stream_buffer_3_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14305$1701_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14196 ($sdffe) from module stream_buffer_4_0.
Adding SRST signal on $auto$ff.cc:262:slice$14196 ($sdffe) from module stream_buffer_4_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12232$1253_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14194 ($sdffe) from module stream_buffer_4_0.
Adding SRST signal on $auto$ff.cc:262:slice$14194 ($sdffe) from module stream_buffer_4_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12233$1254_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14186 ($sdffe) from module stream_buffer_4_0.
Adding SRST signal on $auto$ff.cc:262:slice$14186 ($sdffe) from module stream_buffer_4_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12200$1236_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14184 ($sdffe) from module stream_buffer_4_0.
Adding SRST signal on $auto$ff.cc:262:slice$14184 ($sdffe) from module stream_buffer_4_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12201$1237_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14173 ($sdffe) from module stream_buffer_4_1.
Adding SRST signal on $auto$ff.cc:262:slice$14173 ($sdffe) from module stream_buffer_4_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12429$1302_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14171 ($sdffe) from module stream_buffer_4_1.
Adding SRST signal on $auto$ff.cc:262:slice$14171 ($sdffe) from module stream_buffer_4_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12430$1303_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14163 ($sdffe) from module stream_buffer_4_1.
Adding SRST signal on $auto$ff.cc:262:slice$14163 ($sdffe) from module stream_buffer_4_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12397$1285_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14161 ($sdffe) from module stream_buffer_4_1.
Adding SRST signal on $auto$ff.cc:262:slice$14161 ($sdffe) from module stream_buffer_4_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12398$1286_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14448 ($sdffe) from module stream_buffer_5_0.
Adding SRST signal on $auto$ff.cc:262:slice$14448 ($sdffe) from module stream_buffer_5_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11199$1152_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14446 ($sdffe) from module stream_buffer_5_0.
Adding SRST signal on $auto$ff.cc:262:slice$14446 ($sdffe) from module stream_buffer_5_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11200$1153_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14438 ($sdffe) from module stream_buffer_5_0.
Adding SRST signal on $auto$ff.cc:262:slice$14438 ($sdffe) from module stream_buffer_5_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11167$1135_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14436 ($sdffe) from module stream_buffer_5_0.
Adding SRST signal on $auto$ff.cc:262:slice$14436 ($sdffe) from module stream_buffer_5_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11168$1136_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14471 ($sdffe) from module stream_buffer_5_1.
Adding SRST signal on $auto$ff.cc:262:slice$14471 ($sdffe) from module stream_buffer_5_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11003$1103_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14469 ($sdffe) from module stream_buffer_5_1.
Adding SRST signal on $auto$ff.cc:262:slice$14469 ($sdffe) from module stream_buffer_5_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11004$1104_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14461 ($sdffe) from module stream_buffer_5_1.
Adding SRST signal on $auto$ff.cc:262:slice$14461 ($sdffe) from module stream_buffer_5_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10971$1086_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14459 ($sdffe) from module stream_buffer_5_1.
Adding SRST signal on $auto$ff.cc:262:slice$14459 ($sdffe) from module stream_buffer_5_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10972$1087_Y, Q = \L_counter, rval = 2'00).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
Finding unused cells or wires in module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram..
Finding unused cells or wires in module \DLA..
Finding unused cells or wires in module \accumulator_24_30_3..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_00..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_01..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_02..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_03..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_04..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_05..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_10..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_11..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_12..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_13..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_14..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_15..
Finding unused cells or wires in module \dot_product_16_8_30_2..
Finding unused cells or wires in module \dsp_block_16_8_false..
Finding unused cells or wires in module \inverse_winograd_0..
Finding unused cells or wires in module \inverse_winograd_1..
Finding unused cells or wires in module \inverse_winograd_10..
Finding unused cells or wires in module \inverse_winograd_11..
Finding unused cells or wires in module \inverse_winograd_2..
Finding unused cells or wires in module \inverse_winograd_3..
Finding unused cells or wires in module \inverse_winograd_4..
Finding unused cells or wires in module \inverse_winograd_5..
Finding unused cells or wires in module \inverse_winograd_6..
Finding unused cells or wires in module \inverse_winograd_7..
Finding unused cells or wires in module \inverse_winograd_8..
Finding unused cells or wires in module \inverse_winograd_9..
Finding unused cells or wires in module \inverse_winograd_adder_30_3..
Finding unused cells or wires in module \pipelined_xor_tree_16..
Finding unused cells or wires in module \pooling..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \signal_width_reducer..
Finding unused cells or wires in module \store_output..
Finding unused cells or wires in module \stream_buffer_0_0..
Finding unused cells or wires in module \stream_buffer_0_1..
Finding unused cells or wires in module \stream_buffer_1_0..
Finding unused cells or wires in module \stream_buffer_1_1..
Finding unused cells or wires in module \stream_buffer_2_0..
Finding unused cells or wires in module \stream_buffer_2_1..
Finding unused cells or wires in module \stream_buffer_3_0..
Finding unused cells or wires in module \stream_buffer_3_1..
Finding unused cells or wires in module \stream_buffer_4_0..
Finding unused cells or wires in module \stream_buffer_4_1..
Finding unused cells or wires in module \stream_buffer_5_0..
Finding unused cells or wires in module \stream_buffer_5_1..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_00..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_01..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_02..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_03..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_04..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_05..
Finding unused cells or wires in module \winograd_adder_16_20_4..
Finding unused cells or wires in module \winograd_dsp_16..
Finding unused cells or wires in module \winograd_transform_0..
Finding unused cells or wires in module \winograd_transform_1..
Removed 96 unused cells and 228 unused wires.
<suppressed ~108 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Optimizing module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.
Optimizing module DLA.
Optimizing module accumulator_24_30_3.
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module dot_product_16_8_30_2.
Optimizing module dsp_block_16_8_false.
Optimizing module inverse_winograd_0.
Optimizing module inverse_winograd_1.
Optimizing module inverse_winograd_10.
Optimizing module inverse_winograd_11.
Optimizing module inverse_winograd_2.
Optimizing module inverse_winograd_3.
Optimizing module inverse_winograd_4.
Optimizing module inverse_winograd_5.
Optimizing module inverse_winograd_6.
Optimizing module inverse_winograd_7.
Optimizing module inverse_winograd_8.
Optimizing module inverse_winograd_9.
Optimizing module inverse_winograd_adder_30_3.
Optimizing module pipelined_xor_tree_16.
Optimizing module pooling.
Optimizing module processing_element.
Optimizing module signal_width_reducer.
Optimizing module store_output.
Optimizing module stream_buffer_0_0.
Optimizing module stream_buffer_0_1.
Optimizing module stream_buffer_1_0.
Optimizing module stream_buffer_1_1.
Optimizing module stream_buffer_2_0.
Optimizing module stream_buffer_2_1.
Optimizing module stream_buffer_3_0.
Optimizing module stream_buffer_3_1.
Optimizing module stream_buffer_4_0.
Optimizing module stream_buffer_4_1.
Optimizing module stream_buffer_5_0.
Optimizing module stream_buffer_5_1.
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_dsp_16.
Optimizing module winograd_transform_0.
Optimizing module winograd_transform_1.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DLA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_24_30_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dot_product_16_8_30_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_false..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \inverse_winograd_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_adder_30_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pipelined_xor_tree_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pooling..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \signal_width_reducer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \store_output..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~936 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
  Optimizing cells in module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.
  Optimizing cells in module \DLA.
  Optimizing cells in module \accumulator_24_30_3.
  Optimizing cells in module \buffer_16_24200_buffer_init_00.
  Optimizing cells in module \buffer_16_24200_buffer_init_01.
  Optimizing cells in module \buffer_16_24200_buffer_init_02.
  Optimizing cells in module \buffer_16_24200_buffer_init_03.
  Optimizing cells in module \buffer_16_24200_buffer_init_04.
  Optimizing cells in module \buffer_16_24200_buffer_init_05.
  Optimizing cells in module \buffer_16_24200_buffer_init_10.
  Optimizing cells in module \buffer_16_24200_buffer_init_11.
  Optimizing cells in module \buffer_16_24200_buffer_init_12.
  Optimizing cells in module \buffer_16_24200_buffer_init_13.
  Optimizing cells in module \buffer_16_24200_buffer_init_14.
  Optimizing cells in module \buffer_16_24200_buffer_init_15.
  Optimizing cells in module \dot_product_16_8_30_2.
  Optimizing cells in module \dsp_block_16_8_false.
  Optimizing cells in module \inverse_winograd_0.
  Optimizing cells in module \inverse_winograd_1.
  Optimizing cells in module \inverse_winograd_10.
  Optimizing cells in module \inverse_winograd_11.
  Optimizing cells in module \inverse_winograd_2.
  Optimizing cells in module \inverse_winograd_3.
  Optimizing cells in module \inverse_winograd_4.
  Optimizing cells in module \inverse_winograd_5.
  Optimizing cells in module \inverse_winograd_6.
  Optimizing cells in module \inverse_winograd_7.
  Optimizing cells in module \inverse_winograd_8.
  Optimizing cells in module \inverse_winograd_9.
  Optimizing cells in module \inverse_winograd_adder_30_3.
  Optimizing cells in module \pipelined_xor_tree_16.
  Optimizing cells in module \pooling.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \signal_width_reducer.
  Optimizing cells in module \store_output.
  Optimizing cells in module \stream_buffer_0_0.
  Optimizing cells in module \stream_buffer_0_1.
  Optimizing cells in module \stream_buffer_1_0.
  Optimizing cells in module \stream_buffer_1_1.
  Optimizing cells in module \stream_buffer_2_0.
  Optimizing cells in module \stream_buffer_2_1.
  Optimizing cells in module \stream_buffer_3_0.
  Optimizing cells in module \stream_buffer_3_1.
  Optimizing cells in module \stream_buffer_4_0.
  Optimizing cells in module \stream_buffer_4_1.
  Optimizing cells in module \stream_buffer_5_0.
  Optimizing cells in module \stream_buffer_5_1.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_00.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_01.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_02.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_03.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_04.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_05.
  Optimizing cells in module \winograd_adder_16_20_4.
  Optimizing cells in module \winograd_dsp_16.
  Optimizing cells in module \winograd_transform_0.
  Optimizing cells in module \winograd_transform_1.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Finding identical cells in module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Finding identical cells in module `\DLA'.
Finding identical cells in module `\accumulator_24_30_3'.
Finding identical cells in module `\buffer_16_24200_buffer_init_00'.
Finding identical cells in module `\buffer_16_24200_buffer_init_01'.
Finding identical cells in module `\buffer_16_24200_buffer_init_02'.
Finding identical cells in module `\buffer_16_24200_buffer_init_03'.
Finding identical cells in module `\buffer_16_24200_buffer_init_04'.
Finding identical cells in module `\buffer_16_24200_buffer_init_05'.
Finding identical cells in module `\buffer_16_24200_buffer_init_10'.
Finding identical cells in module `\buffer_16_24200_buffer_init_11'.
Finding identical cells in module `\buffer_16_24200_buffer_init_12'.
Finding identical cells in module `\buffer_16_24200_buffer_init_13'.
Finding identical cells in module `\buffer_16_24200_buffer_init_14'.
Finding identical cells in module `\buffer_16_24200_buffer_init_15'.
Finding identical cells in module `\dot_product_16_8_30_2'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\inverse_winograd_0'.
Finding identical cells in module `\inverse_winograd_1'.
Finding identical cells in module `\inverse_winograd_10'.
Finding identical cells in module `\inverse_winograd_11'.
Finding identical cells in module `\inverse_winograd_2'.
Finding identical cells in module `\inverse_winograd_3'.
Finding identical cells in module `\inverse_winograd_4'.
Finding identical cells in module `\inverse_winograd_5'.
Finding identical cells in module `\inverse_winograd_6'.
Finding identical cells in module `\inverse_winograd_7'.
Finding identical cells in module `\inverse_winograd_8'.
Finding identical cells in module `\inverse_winograd_9'.
Finding identical cells in module `\inverse_winograd_adder_30_3'.
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\pooling'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\signal_width_reducer'.
Finding identical cells in module `\store_output'.
Finding identical cells in module `\stream_buffer_0_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_0_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_1_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_1_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_2_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_2_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_3_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_3_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_4_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_4_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_5_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_5_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_transform_0'.
Finding identical cells in module `\winograd_transform_1'.
Removed a total of 24 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
Finding unused cells or wires in module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram..
Finding unused cells or wires in module \DLA..
Finding unused cells or wires in module \accumulator_24_30_3..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_00..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_01..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_02..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_03..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_04..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_05..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_10..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_11..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_12..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_13..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_14..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_15..
Finding unused cells or wires in module \dot_product_16_8_30_2..
Finding unused cells or wires in module \dsp_block_16_8_false..
Finding unused cells or wires in module \inverse_winograd_0..
Finding unused cells or wires in module \inverse_winograd_1..
Finding unused cells or wires in module \inverse_winograd_10..
Finding unused cells or wires in module \inverse_winograd_11..
Finding unused cells or wires in module \inverse_winograd_2..
Finding unused cells or wires in module \inverse_winograd_3..
Finding unused cells or wires in module \inverse_winograd_4..
Finding unused cells or wires in module \inverse_winograd_5..
Finding unused cells or wires in module \inverse_winograd_6..
Finding unused cells or wires in module \inverse_winograd_7..
Finding unused cells or wires in module \inverse_winograd_8..
Finding unused cells or wires in module \inverse_winograd_9..
Finding unused cells or wires in module \inverse_winograd_adder_30_3..
Finding unused cells or wires in module \pipelined_xor_tree_16..
Finding unused cells or wires in module \pooling..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \signal_width_reducer..
Finding unused cells or wires in module \store_output..
Finding unused cells or wires in module \stream_buffer_0_0..
Finding unused cells or wires in module \stream_buffer_0_1..
Finding unused cells or wires in module \stream_buffer_1_0..
Finding unused cells or wires in module \stream_buffer_1_1..
Finding unused cells or wires in module \stream_buffer_2_0..
Finding unused cells or wires in module \stream_buffer_2_1..
Finding unused cells or wires in module \stream_buffer_3_0..
Finding unused cells or wires in module \stream_buffer_3_1..
Finding unused cells or wires in module \stream_buffer_4_0..
Finding unused cells or wires in module \stream_buffer_4_1..
Finding unused cells or wires in module \stream_buffer_5_0..
Finding unused cells or wires in module \stream_buffer_5_1..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_00..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_01..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_02..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_03..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_04..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_05..
Finding unused cells or wires in module \winograd_adder_16_20_4..
Finding unused cells or wires in module \winograd_dsp_16..
Finding unused cells or wires in module \winograd_transform_0..
Finding unused cells or wires in module \winograd_transform_1..
Removed 0 unused cells and 24 unused wires.
<suppressed ~12 debug messages>

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Optimizing module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.
Optimizing module DLA.
Optimizing module accumulator_24_30_3.
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module dot_product_16_8_30_2.
Optimizing module dsp_block_16_8_false.
Optimizing module inverse_winograd_0.
Optimizing module inverse_winograd_1.
Optimizing module inverse_winograd_10.
Optimizing module inverse_winograd_11.
Optimizing module inverse_winograd_2.
Optimizing module inverse_winograd_3.
Optimizing module inverse_winograd_4.
Optimizing module inverse_winograd_5.
Optimizing module inverse_winograd_6.
Optimizing module inverse_winograd_7.
Optimizing module inverse_winograd_8.
Optimizing module inverse_winograd_9.
Optimizing module inverse_winograd_adder_30_3.
Optimizing module pipelined_xor_tree_16.
Optimizing module pooling.
Optimizing module processing_element.
Optimizing module signal_width_reducer.
Optimizing module store_output.
Optimizing module stream_buffer_0_0.
Optimizing module stream_buffer_0_1.
Optimizing module stream_buffer_1_0.
Optimizing module stream_buffer_1_1.
Optimizing module stream_buffer_2_0.
Optimizing module stream_buffer_2_1.
Optimizing module stream_buffer_3_0.
Optimizing module stream_buffer_3_1.
Optimizing module stream_buffer_4_0.
Optimizing module stream_buffer_4_1.
Optimizing module stream_buffer_5_0.
Optimizing module stream_buffer_5_1.
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_dsp_16.
Optimizing module winograd_transform_0.
Optimizing module winograd_transform_1.

4.30. Rerunning OPT passes. (Maybe there is more to do..)

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DLA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_24_30_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dot_product_16_8_30_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_false..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \inverse_winograd_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_adder_30_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pipelined_xor_tree_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pooling..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \signal_width_reducer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \store_output..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~936 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
  Optimizing cells in module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.
  Optimizing cells in module \DLA.
  Optimizing cells in module \accumulator_24_30_3.
  Optimizing cells in module \buffer_16_24200_buffer_init_00.
  Optimizing cells in module \buffer_16_24200_buffer_init_01.
  Optimizing cells in module \buffer_16_24200_buffer_init_02.
  Optimizing cells in module \buffer_16_24200_buffer_init_03.
  Optimizing cells in module \buffer_16_24200_buffer_init_04.
  Optimizing cells in module \buffer_16_24200_buffer_init_05.
  Optimizing cells in module \buffer_16_24200_buffer_init_10.
  Optimizing cells in module \buffer_16_24200_buffer_init_11.
  Optimizing cells in module \buffer_16_24200_buffer_init_12.
  Optimizing cells in module \buffer_16_24200_buffer_init_13.
  Optimizing cells in module \buffer_16_24200_buffer_init_14.
  Optimizing cells in module \buffer_16_24200_buffer_init_15.
  Optimizing cells in module \dot_product_16_8_30_2.
  Optimizing cells in module \dsp_block_16_8_false.
  Optimizing cells in module \inverse_winograd_0.
  Optimizing cells in module \inverse_winograd_1.
  Optimizing cells in module \inverse_winograd_10.
  Optimizing cells in module \inverse_winograd_11.
  Optimizing cells in module \inverse_winograd_2.
  Optimizing cells in module \inverse_winograd_3.
  Optimizing cells in module \inverse_winograd_4.
  Optimizing cells in module \inverse_winograd_5.
  Optimizing cells in module \inverse_winograd_6.
  Optimizing cells in module \inverse_winograd_7.
  Optimizing cells in module \inverse_winograd_8.
  Optimizing cells in module \inverse_winograd_9.
  Optimizing cells in module \inverse_winograd_adder_30_3.
  Optimizing cells in module \pipelined_xor_tree_16.
  Optimizing cells in module \pooling.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \signal_width_reducer.
  Optimizing cells in module \store_output.
  Optimizing cells in module \stream_buffer_0_0.
  Optimizing cells in module \stream_buffer_0_1.
  Optimizing cells in module \stream_buffer_1_0.
  Optimizing cells in module \stream_buffer_1_1.
  Optimizing cells in module \stream_buffer_2_0.
  Optimizing cells in module \stream_buffer_2_1.
  Optimizing cells in module \stream_buffer_3_0.
  Optimizing cells in module \stream_buffer_3_1.
  Optimizing cells in module \stream_buffer_4_0.
  Optimizing cells in module \stream_buffer_4_1.
  Optimizing cells in module \stream_buffer_5_0.
  Optimizing cells in module \stream_buffer_5_1.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_00.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_01.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_02.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_03.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_04.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_05.
  Optimizing cells in module \winograd_adder_16_20_4.
  Optimizing cells in module \winograd_dsp_16.
  Optimizing cells in module \winograd_transform_0.
  Optimizing cells in module \winograd_transform_1.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Finding identical cells in module `$paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram'.
Finding identical cells in module `\DLA'.
Finding identical cells in module `\accumulator_24_30_3'.
Finding identical cells in module `\buffer_16_24200_buffer_init_00'.
Finding identical cells in module `\buffer_16_24200_buffer_init_01'.
Finding identical cells in module `\buffer_16_24200_buffer_init_02'.
Finding identical cells in module `\buffer_16_24200_buffer_init_03'.
Finding identical cells in module `\buffer_16_24200_buffer_init_04'.
Finding identical cells in module `\buffer_16_24200_buffer_init_05'.
Finding identical cells in module `\buffer_16_24200_buffer_init_10'.
Finding identical cells in module `\buffer_16_24200_buffer_init_11'.
Finding identical cells in module `\buffer_16_24200_buffer_init_12'.
Finding identical cells in module `\buffer_16_24200_buffer_init_13'.
Finding identical cells in module `\buffer_16_24200_buffer_init_14'.
Finding identical cells in module `\buffer_16_24200_buffer_init_15'.
Finding identical cells in module `\dot_product_16_8_30_2'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\inverse_winograd_0'.
Finding identical cells in module `\inverse_winograd_1'.
Finding identical cells in module `\inverse_winograd_10'.
Finding identical cells in module `\inverse_winograd_11'.
Finding identical cells in module `\inverse_winograd_2'.
Finding identical cells in module `\inverse_winograd_3'.
Finding identical cells in module `\inverse_winograd_4'.
Finding identical cells in module `\inverse_winograd_5'.
Finding identical cells in module `\inverse_winograd_6'.
Finding identical cells in module `\inverse_winograd_7'.
Finding identical cells in module `\inverse_winograd_8'.
Finding identical cells in module `\inverse_winograd_9'.
Finding identical cells in module `\inverse_winograd_adder_30_3'.
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\pooling'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\signal_width_reducer'.
Finding identical cells in module `\store_output'.
Finding identical cells in module `\stream_buffer_0_0'.
Finding identical cells in module `\stream_buffer_0_1'.
Finding identical cells in module `\stream_buffer_1_0'.
Finding identical cells in module `\stream_buffer_1_1'.
Finding identical cells in module `\stream_buffer_2_0'.
Finding identical cells in module `\stream_buffer_2_1'.
Finding identical cells in module `\stream_buffer_3_0'.
Finding identical cells in module `\stream_buffer_3_1'.
Finding identical cells in module `\stream_buffer_4_0'.
Finding identical cells in module `\stream_buffer_4_1'.
Finding identical cells in module `\stream_buffer_5_0'.
Finding identical cells in module `\stream_buffer_5_1'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_transform_0'.
Finding identical cells in module `\winograd_transform_1'.
Removed a total of 0 cells.

4.34. Executing OPT_DFF pass (perform DFF optimizations).

4.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
Finding unused cells or wires in module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram..
Finding unused cells or wires in module \DLA..
Finding unused cells or wires in module \accumulator_24_30_3..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_00..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_01..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_02..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_03..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_04..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_05..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_10..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_11..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_12..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_13..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_14..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_15..
Finding unused cells or wires in module \dot_product_16_8_30_2..
Finding unused cells or wires in module \dsp_block_16_8_false..
Finding unused cells or wires in module \inverse_winograd_0..
Finding unused cells or wires in module \inverse_winograd_1..
Finding unused cells or wires in module \inverse_winograd_10..
Finding unused cells or wires in module \inverse_winograd_11..
Finding unused cells or wires in module \inverse_winograd_2..
Finding unused cells or wires in module \inverse_winograd_3..
Finding unused cells or wires in module \inverse_winograd_4..
Finding unused cells or wires in module \inverse_winograd_5..
Finding unused cells or wires in module \inverse_winograd_6..
Finding unused cells or wires in module \inverse_winograd_7..
Finding unused cells or wires in module \inverse_winograd_8..
Finding unused cells or wires in module \inverse_winograd_9..
Finding unused cells or wires in module \inverse_winograd_adder_30_3..
Finding unused cells or wires in module \pipelined_xor_tree_16..
Finding unused cells or wires in module \pooling..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \signal_width_reducer..
Finding unused cells or wires in module \store_output..
Finding unused cells or wires in module \stream_buffer_0_0..
Finding unused cells or wires in module \stream_buffer_0_1..
Finding unused cells or wires in module \stream_buffer_1_0..
Finding unused cells or wires in module \stream_buffer_1_1..
Finding unused cells or wires in module \stream_buffer_2_0..
Finding unused cells or wires in module \stream_buffer_2_1..
Finding unused cells or wires in module \stream_buffer_3_0..
Finding unused cells or wires in module \stream_buffer_3_1..
Finding unused cells or wires in module \stream_buffer_4_0..
Finding unused cells or wires in module \stream_buffer_4_1..
Finding unused cells or wires in module \stream_buffer_5_0..
Finding unused cells or wires in module \stream_buffer_5_1..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_00..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_01..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_02..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_03..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_04..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_05..
Finding unused cells or wires in module \winograd_adder_16_20_4..
Finding unused cells or wires in module \winograd_dsp_16..
Finding unused cells or wires in module \winograd_transform_0..
Finding unused cells or wires in module \winograd_transform_1..

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Optimizing module $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram.
Optimizing module DLA.
Optimizing module accumulator_24_30_3.
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module dot_product_16_8_30_2.
Optimizing module dsp_block_16_8_false.
Optimizing module inverse_winograd_0.
Optimizing module inverse_winograd_1.
Optimizing module inverse_winograd_10.
Optimizing module inverse_winograd_11.
Optimizing module inverse_winograd_2.
Optimizing module inverse_winograd_3.
Optimizing module inverse_winograd_4.
Optimizing module inverse_winograd_5.
Optimizing module inverse_winograd_6.
Optimizing module inverse_winograd_7.
Optimizing module inverse_winograd_8.
Optimizing module inverse_winograd_9.
Optimizing module inverse_winograd_adder_30_3.
Optimizing module pipelined_xor_tree_16.
Optimizing module pooling.
Optimizing module processing_element.
Optimizing module signal_width_reducer.
Optimizing module store_output.
Optimizing module stream_buffer_0_0.
Optimizing module stream_buffer_0_1.
Optimizing module stream_buffer_1_0.
Optimizing module stream_buffer_1_1.
Optimizing module stream_buffer_2_0.
Optimizing module stream_buffer_2_1.
Optimizing module stream_buffer_3_0.
Optimizing module stream_buffer_3_1.
Optimizing module stream_buffer_4_0.
Optimizing module stream_buffer_4_1.
Optimizing module stream_buffer_5_0.
Optimizing module stream_buffer_5_1.
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_dsp_16.
Optimizing module winograd_transform_0.
Optimizing module winograd_transform_1.

4.37. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            127
   Number of public wires:           9
   Number of public wire bits:      57
   Number of memories:               1
   Number of memory bits:           88
   Number of processes:              0
   Number of cells:                 12
     $dffe                          16
     $mux                           40

=== $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            223
   Number of public wires:           9
   Number of public wire bits:      97
   Number of memories:               1
   Number of memory bits:          240
   Number of processes:              0
   Number of cells:                 12
     $dffe                          32
     $mux                           64

=== DLA ===

   Number of wires:                444
   Number of wire bits:           6686
   Number of public wires:         444
   Number of public wire bits:    6686
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52

=== accumulator_24_30_3 ===

   Number of wires:                 13
   Number of wire bits:            268
   Number of public wires:          10
   Number of public wire bits:     207
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           30
     $mux                           30
     $reduce_or                      2
     $sdff                         120
     $sdffe                         30

=== buffer_16_24200_buffer_init_00 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           47

=== buffer_16_24200_buffer_init_01 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           47

=== buffer_16_24200_buffer_init_02 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           47

=== buffer_16_24200_buffer_init_03 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           47

=== buffer_16_24200_buffer_init_04 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           47

=== buffer_16_24200_buffer_init_05 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           47

=== buffer_16_24200_buffer_init_10 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           47

=== buffer_16_24200_buffer_init_11 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           47

=== buffer_16_24200_buffer_init_12 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           47

=== buffer_16_24200_buffer_init_13 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           47

=== buffer_16_24200_buffer_init_14 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           47

=== buffer_16_24200_buffer_init_15 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           47

=== dot_product_16_8_30_2 ===

   Number of wires:                 14
   Number of wire bits:            211
   Number of public wires:          14
   Number of public wire bits:     211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $sdff                          48

=== dsp_block_16_8_false ===

   Number of wires:                 19
   Number of wire bits:            518
   Number of public wires:          15
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                          128
     $mul                          128
     $sdff                          72

=== inverse_winograd_0 ===

   Number of wires:                316
   Number of wire bits:           8108
   Number of public wires:         163
   Number of public wire bits:    4116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                300
     $add                            2
     $dff                         1939
     $dffe                        1320
     $eq                             8
     $logic_not                      3
     $lt                            32
     $mux                         4042
     $ne                             5
     $neg                          210
     $not                            3
     $reduce_and                    10
     $reduce_bool                    4
     $sdffe                          3

=== inverse_winograd_1 ===

   Number of wires:                311
   Number of wire bits:           7987
   Number of public wires:         158
   Number of public wire bits:    3995
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                295
     $add                            2
     $dff                         1818
     $dffe                        1320
     $eq                             8
     $logic_not                      3
     $lt                            32
     $mux                         4042
     $ne                             5
     $neg                          210
     $not                            3
     $reduce_and                    10
     $reduce_bool                    4
     $sdffe                          3

=== inverse_winograd_10 ===

   Number of wires:                266
   Number of wire bits:           6898
   Number of public wires:         113
   Number of public wire bits:    2906
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                250
     $add                            2
     $dff                          729
     $dffe                        1320
     $eq                             8
     $logic_not                      3
     $lt                            32
     $mux                         4042
     $ne                             5
     $neg                          210
     $not                            3
     $reduce_and                    10
     $reduce_bool                    4
     $sdffe                          3

=== inverse_winograd_11 ===

   Number of wires:                261
   Number of wire bits:           6777
   Number of public wires:         108
   Number of public wire bits:    2785
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                245
     $add                            2
     $dff                          608
     $dffe                        1320
     $eq                             8
     $logic_not                      3
     $lt                            32
     $mux                         4042
     $ne                             5
     $neg                          210
     $not                            3
     $reduce_and                    10
     $reduce_bool                    4
     $sdffe                          3

=== inverse_winograd_2 ===

   Number of wires:                306
   Number of wire bits:           7866
   Number of public wires:         153
   Number of public wire bits:    3874
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                290
     $add                            2
     $dff                         1697
     $dffe                        1320
     $eq                             8
     $logic_not                      3
     $lt                            32
     $mux                         4042
     $ne                             5
     $neg                          210
     $not                            3
     $reduce_and                    10
     $reduce_bool                    4
     $sdffe                          3

=== inverse_winograd_3 ===

   Number of wires:                301
   Number of wire bits:           7745
   Number of public wires:         148
   Number of public wire bits:    3753
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                285
     $add                            2
     $dff                         1576
     $dffe                        1320
     $eq                             8
     $logic_not                      3
     $lt                            32
     $mux                         4042
     $ne                             5
     $neg                          210
     $not                            3
     $reduce_and                    10
     $reduce_bool                    4
     $sdffe                          3

=== inverse_winograd_4 ===

   Number of wires:                296
   Number of wire bits:           7624
   Number of public wires:         143
   Number of public wire bits:    3632
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                280
     $add                            2
     $dff                         1455
     $dffe                        1320
     $eq                             8
     $logic_not                      3
     $lt                            32
     $mux                         4042
     $ne                             5
     $neg                          210
     $not                            3
     $reduce_and                    10
     $reduce_bool                    4
     $sdffe                          3

=== inverse_winograd_5 ===

   Number of wires:                291
   Number of wire bits:           7503
   Number of public wires:         138
   Number of public wire bits:    3511
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                275
     $add                            2
     $dff                         1334
     $dffe                        1320
     $eq                             8
     $logic_not                      3
     $lt                            32
     $mux                         4042
     $ne                             5
     $neg                          210
     $not                            3
     $reduce_and                    10
     $reduce_bool                    4
     $sdffe                          3

=== inverse_winograd_6 ===

   Number of wires:                286
   Number of wire bits:           7382
   Number of public wires:         133
   Number of public wire bits:    3390
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                270
     $add                            2
     $dff                         1213
     $dffe                        1320
     $eq                             8
     $logic_not                      3
     $lt                            32
     $mux                         4042
     $ne                             5
     $neg                          210
     $not                            3
     $reduce_and                    10
     $reduce_bool                    4
     $sdffe                          3

=== inverse_winograd_7 ===

   Number of wires:                281
   Number of wire bits:           7261
   Number of public wires:         128
   Number of public wire bits:    3269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                265
     $add                            2
     $dff                         1092
     $dffe                        1320
     $eq                             8
     $logic_not                      3
     $lt                            32
     $mux                         4042
     $ne                             5
     $neg                          210
     $not                            3
     $reduce_and                    10
     $reduce_bool                    4
     $sdffe                          3

=== inverse_winograd_8 ===

   Number of wires:                276
   Number of wire bits:           7140
   Number of public wires:         123
   Number of public wire bits:    3148
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                260
     $add                            2
     $dff                          971
     $dffe                        1320
     $eq                             8
     $logic_not                      3
     $lt                            32
     $mux                         4042
     $ne                             5
     $neg                          210
     $not                            3
     $reduce_and                    10
     $reduce_bool                    4
     $sdffe                          3

=== inverse_winograd_9 ===

   Number of wires:                271
   Number of wire bits:           7019
   Number of public wires:         118
   Number of public wire bits:    3027
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                255
     $add                            2
     $dff                          850
     $dffe                        1320
     $eq                             8
     $logic_not                      3
     $lt                            32
     $mux                         4042
     $ne                             5
     $neg                          210
     $not                            3
     $reduce_and                    10
     $reduce_bool                    4
     $sdffe                          3

=== inverse_winograd_adder_30_3 ===

   Number of wires:                 19
   Number of wire bits:            574
   Number of public wires:          14
   Number of public wire bits:     409
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                          165
     $dff                          198

=== pipelined_xor_tree_16 ===

   Number of wires:                 67
   Number of wire bits:             82
   Number of public wires:          52
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $sdff                          21
     $xor                           15

=== pooling ===

   Number of wires:                 35
   Number of wire bits:            275
   Number of public wires:          19
   Number of public wire bits:     184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $add                            1
     $dff                           35
     $dffe                          64
     $gt                            64
     $logic_or                       1
     $mux                           80
     $not                            2
     $reduce_and                     5
     $reduce_or                      3
     $sdff                           1

=== processing_element ===

   Number of wires:                167
   Number of wire bits:           1521
   Number of public wires:         108
   Number of public wire bits:    1271
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                119
     $add                           74
     $dff                            5
     $dffe                         192
     $eq                             2
     $le                            32
     $logic_and                      2
     $logic_not                      2
     $logic_or                       1
     $mux                          168
     $ne                            12
     $not                            5
     $reduce_and                    13
     $reduce_bool                    2
     $sdffce                        49
     $sdffe                         12

=== signal_width_reducer ===

   Number of wires:                 26
   Number of wire bits:            206
   Number of public wires:          26
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12

=== store_output ===

   Number of wires:                125
   Number of wire bits:           1034
   Number of public wires:          61
   Number of public wire bits:     682
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 91
     $add                           97
     $dff                          208
     $eq                            42
     $logic_and                      6
     $logic_not                      6
     $logic_or                       1
     $mux                          228
     $ne                            12
     $reduce_and                    17
     $reduce_bool                    4
     $sdffe                         60

=== stream_buffer_0_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          196
     $dff                            1
     $eq                             8
     $logic_and                      2
     $mux                           85
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                          36
     $sdffe                         34

=== stream_buffer_0_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          196
     $dff                            1
     $eq                             8
     $logic_and                      2
     $mux                           85
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                          36
     $sdffe                         34

=== stream_buffer_1_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          196
     $dff                            1
     $eq                             8
     $logic_and                      2
     $mux                           85
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                          36
     $sdffe                         34

=== stream_buffer_1_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          196
     $dff                            1
     $eq                             8
     $logic_and                      2
     $mux                           85
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                          36
     $sdffe                         34

=== stream_buffer_2_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          196
     $dff                            1
     $eq                             8
     $logic_and                      2
     $mux                           85
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                          36
     $sdffe                         34

=== stream_buffer_2_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          196
     $dff                            1
     $eq                             8
     $logic_and                      2
     $mux                           85
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                          36
     $sdffe                         34

=== stream_buffer_3_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          196
     $dff                            1
     $eq                             8
     $logic_and                      2
     $mux                           85
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                          36
     $sdffe                         34

=== stream_buffer_3_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          196
     $dff                            1
     $eq                             8
     $logic_and                      2
     $mux                           85
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                          36
     $sdffe                         34

=== stream_buffer_4_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          196
     $dff                            1
     $eq                             8
     $logic_and                      2
     $mux                           85
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                          36
     $sdffe                         34

=== stream_buffer_4_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          196
     $dff                            1
     $eq                             8
     $logic_and                      2
     $mux                           85
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                          36
     $sdffe                         34

=== stream_buffer_5_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          196
     $dff                            1
     $eq                             8
     $logic_and                      2
     $mux                           85
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                          36
     $sdffe                         34

=== stream_buffer_5_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          196
     $dff                            1
     $eq                             8
     $logic_and                      2
     $mux                           85
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                          36
     $sdffe                         34

=== weight_cache_2048_8_0_weight_init_00 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_01 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_02 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_03 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_04 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_05 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== winograd_adder_16_20_4 ===

   Number of wires:                 49
   Number of wire bits:            878
   Number of public wires:          34
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $add                          300
     $dff                          300

=== winograd_dsp_16 ===

   Number of wires:                 51
   Number of wire bits:            475
   Number of public wires:          15
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $eq                            42
     $logic_not                      6
     $mul                           32
     $mux                          256
     $reduce_or                      4
     $sdff                          96

=== winograd_transform_0 ===

   Number of wires:                516
   Number of wire bits:           8338
   Number of public wires:         482
   Number of public wire bits:    7732
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                            3
     $dff                         1285
     $dffe                         216
     $eq                             3
     $mux                          601
     $neg                         1152
     $reduce_or                      2
     $sdff                           4

=== winograd_transform_1 ===

   Number of wires:                516
   Number of wire bits:           8338
   Number of public wires:         482
   Number of public wire bits:    7732
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                            3
     $dff                         1285
     $dffe                         216
     $eq                             3
     $mux                          601
     $neg                         1152
     $reduce_or                      2
     $sdff                           4

=== design hierarchy ===

   DLA                               1
     inverse_winograd_0              0
       inverse_winograd_adder_30_3      0
     inverse_winograd_1              0
       inverse_winograd_adder_30_3      0
     inverse_winograd_10             0
       inverse_winograd_adder_30_3      0
     inverse_winograd_11             0
       inverse_winograd_adder_30_3      0
     inverse_winograd_2              0
       inverse_winograd_adder_30_3      0
     inverse_winograd_3              0
       inverse_winograd_adder_30_3      0
     inverse_winograd_4              0
       inverse_winograd_adder_30_3      0
     inverse_winograd_5              0
       inverse_winograd_adder_30_3      0
     inverse_winograd_6              0
       inverse_winograd_adder_30_3      0
     inverse_winograd_7              0
       inverse_winograd_adder_30_3      0
     inverse_winograd_8              0
       inverse_winograd_adder_30_3      0
     inverse_winograd_9              0
       inverse_winograd_adder_30_3      0
     pooling                         0
     processing_element              0
       accumulator_24_30_3           0
       dot_product_16_8_30_2         0
         dsp_block_16_8_false        0
       weight_cache_2048_8_0_weight_init_00      0
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
       weight_cache_2048_8_0_weight_init_01      0
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
       weight_cache_2048_8_0_weight_init_02      0
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
       weight_cache_2048_8_0_weight_init_03      0
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
       weight_cache_2048_8_0_weight_init_04      0
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
       weight_cache_2048_8_0_weight_init_05      0
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
     signal_width_reducer            0
       pipelined_xor_tree_16         0
     store_output                    0
     stream_buffer_0_0               0
       buffer_16_24200_buffer_init_00      0
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      0
     stream_buffer_0_1               0
       buffer_16_24200_buffer_init_10      0
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      0
     stream_buffer_1_0               0
       buffer_16_24200_buffer_init_01      0
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      0
     stream_buffer_1_1               0
       buffer_16_24200_buffer_init_11      0
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      0
     stream_buffer_2_0               0
       buffer_16_24200_buffer_init_02      0
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      0
     stream_buffer_2_1               0
       buffer_16_24200_buffer_init_12      0
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      0
     stream_buffer_3_0               0
       buffer_16_24200_buffer_init_03      0
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      0
     stream_buffer_3_1               0
       buffer_16_24200_buffer_init_13      0
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      0
     stream_buffer_4_0               0
       buffer_16_24200_buffer_init_04      0
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      0
     stream_buffer_4_1               0
       buffer_16_24200_buffer_init_14      0
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      0
     stream_buffer_5_0               0
       buffer_16_24200_buffer_init_05      0
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      0
     stream_buffer_5_1               0
       buffer_16_24200_buffer_init_15      0
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      0
     winograd_transform_0            0
       winograd_adder_16_20_4        0
       winograd_dsp_16               0
     winograd_transform_1            0
       winograd_adder_16_20_4        0
       winograd_dsp_16               0

   Number of wires:                444
   Number of wire bits:           6686
   Number of public wires:         444
   Number of public wire bits:    6686
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52

Warnings: 208 unique messages, 208 total
End of script. Logfile hash: 861ca51fd0, CPU: user 9.60s system 0.05s, MEM: 77.71 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 25% 5x opt_dff (2 sec), 24% 5x opt_clean (2 sec), 21% 7x opt_expr (2 sec), ...
