
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000083                       # Number of seconds simulated
sim_ticks                                    83054500                       # Number of ticks simulated
final_tick                                   83054500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61815                       # Simulator instruction rate (inst/s)
host_op_rate                                   115297                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               59373961                       # Simulator tick rate (ticks/s)
host_mem_usage                                 800368                       # Number of bytes of host memory used
host_seconds                                     1.40                       # Real time elapsed on the host
sim_insts                                       86465                       # Number of instructions simulated
sim_ops                                        161278                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           48064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           24704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              72768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        48064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48064                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1137                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          578704345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          297443245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             876147590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     578704345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        578704345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         578704345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         297443245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            876147590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1137                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1137                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  72768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   72768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      82942000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1137                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.985507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.769178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.839327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           99     35.87%     35.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           86     31.16%     67.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28     10.14%     77.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      5.80%     82.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      4.71%     87.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.17%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      4.35%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.09%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      4.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          276                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     17618250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                38937000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5685000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15495.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34245.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       876.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    876.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      845                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      72948.11                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1092420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   550275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3177300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              6686670                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               134880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        28283970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2309280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               48381195                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            582.519957                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             68005750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        59500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      6014000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      12340500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     62040500                       # Time in different power states
system.mem_ctrls_1.actEnergy                   992460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   497145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 4940880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              8762610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               170880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        25004760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3286560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               49801695                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            599.623081                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             63280500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       163000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2606000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      8557750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      16867250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     54860500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   30158                       # Number of BP lookups
system.cpu.branchPred.condPredicted             30158                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2296                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                24318                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3505                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                419                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           24318                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               9547                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14771                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1474                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   10                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        83054500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           166110                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              49219                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         138956                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       30158                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              13052                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         60526                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4793                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1069                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                     19273                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   903                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             113403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.329303                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.379166                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    71881     63.39%     63.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2735      2.41%     65.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2282      2.01%     67.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2460      2.17%     69.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1778      1.57%     71.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2427      2.14%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2375      2.09%     75.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3746      3.30%     79.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    23719     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               113403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.181554                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.836530                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    45111                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 28148                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     35120                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2628                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2396                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 250242                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2396                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    46749                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   13128                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1184                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     35917                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 14029                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 241050                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    36                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    616                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    273                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  12790                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              271818                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                591712                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           359562                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                179903                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    91915                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      8054                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                30470                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17241                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1513                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              686                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     221758                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 441                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    199964                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               567                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           60921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        93054                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            430                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        113403                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.763304                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.379174                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               63098     55.64%     55.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7217      6.36%     62.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                7220      6.37%     68.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6763      5.96%     74.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7568      6.67%     81.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                8452      7.45%     88.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                7812      6.89%     95.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3570      3.15%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1703      1.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          113403                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2010     72.48%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    368     13.27%     85.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   395     14.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1455      0.73%      0.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                153921     76.97%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  490      0.25%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   477      0.24%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   6      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                27799     13.90%     92.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               15809      7.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               6      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 199964                       # Type of FU issued
system.cpu.iq.rate                           1.203805                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        2773                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013867                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             516645                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            283124                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       192169                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  26                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 30                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            5                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 201269                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      13                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             5431                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         7825                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3176                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           187                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2396                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    9339                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2223                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              222199                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                82                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 30470                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                17241                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                169                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     39                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2176                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             36                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            587                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2375                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2962                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                194574                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 26815                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5390                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        42115                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    20221                       # Number of branches executed
system.cpu.iew.exec_stores                      15300                       # Number of stores executed
system.cpu.iew.exec_rate                     1.171356                       # Inst execution rate
system.cpu.iew.wb_sent                         193232                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        192174                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    132565                       # num instructions producing a value
system.cpu.iew.wb_consumers                    207775                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.156908                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.638022                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           60943                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2364                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       103973                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.551153                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.593082                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        64415     61.95%     61.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         9241      8.89%     70.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5753      5.53%     76.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6572      6.32%     82.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2982      2.87%     85.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2410      2.32%     87.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1482      1.43%     89.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          999      0.96%     90.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        10119      9.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       103973                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                86465                       # Number of instructions committed
system.cpu.commit.committedOps                 161278                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          36710                       # Number of memory references committed
system.cpu.commit.loads                         22645                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      18204                       # Number of branches committed
system.cpu.commit.fp_insts                          2                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    160620                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2119                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          511      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           123141     76.35%     76.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             452      0.28%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              462      0.29%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           22645     14.04%     91.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          14065      8.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            161278                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 10119                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       316075                       # The number of ROB reads
system.cpu.rob.rob_writes                      454029                       # The number of ROB writes
system.cpu.timesIdled                             405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           52707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       86465                       # Number of Instructions Simulated
system.cpu.committedOps                        161278                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.921124                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.921124                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.520529                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.520529                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   281450                       # number of integer regfile reads
system.cpu.int_regfile_writes                  157071                       # number of integer regfile writes
system.cpu.fp_regfile_reads                         8                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        7                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     89152                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    57404                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   85933                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 5                       # number of replacements
system.cpu.dcache.tags.tagsinuse           244.869666                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               34590                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               389                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.920308                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   244.869666                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.239131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.239131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             70677                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            70677                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        20734                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           20734                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        13855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13855                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         34589                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            34589                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        34589                       # number of overall hits
system.cpu.dcache.overall_hits::total           34589                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          341                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           341                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          214                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          555                       # number of overall misses
system.cpu.dcache.overall_misses::total           555                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     26357500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26357500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     19202998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     19202998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     45560498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45560498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     45560498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45560498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        21075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        14069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        35144                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        35144                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        35144                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        35144                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.016180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016180                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015211                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015792                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015792                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015792                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015792                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 77294.721408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77294.721408                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 89733.635514                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89733.635514                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 82090.987387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82090.987387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 82090.987387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82090.987387                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1642                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.733333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          162                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          165                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          165                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          211                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          211                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     16064000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16064000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     18800499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18800499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     34864499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     34864499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     34864499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     34864499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.014998                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014998                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011097                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011097                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011097                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 89743.016760                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89743.016760                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 89101.890995                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89101.890995                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89396.151282                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89396.151282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89396.151282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89396.151282                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               337                       # number of replacements
system.cpu.icache.tags.tagsinuse           313.671302                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               18260                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               792                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.055556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   313.671302                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.612639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.612639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             39337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            39337                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        18260                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           18260                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         18260                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            18260                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        18260                       # number of overall hits
system.cpu.icache.overall_hits::total           18260                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1012                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1012                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1012                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1012                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1012                       # number of overall misses
system.cpu.icache.overall_misses::total          1012                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78256500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78256500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78256500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78256500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78256500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78256500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        19272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        19272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        19272                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        19272                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        19272                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        19272                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.052511                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052511                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.052511                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052511                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.052511                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052511                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77328.557312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77328.557312                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77328.557312                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77328.557312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77328.557312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77328.557312                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          211                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          337                       # number of writebacks
system.cpu.icache.writebacks::total               337                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          218                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          218                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          218                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          218                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          218                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          794                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          794                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          794                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          794                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          794                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          794                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     64523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     64523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     64523000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64523000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.041200                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041200                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.041200                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041200                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.041200                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041200                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 81263.224181                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81263.224181                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 81263.224181                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81263.224181                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 81263.224181                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81263.224181                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   658.689703                       # Cycle average of tags in use
system.l2.tags.total_refs                         378                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1137                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.332454                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        413.852408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        244.837295                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.012630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.007472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020102                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1046                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.034698                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13273                       # Number of tag accesses
system.l2.tags.data_accesses                    13273                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                2                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          333                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              333                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadCleanReq_hits::cpu.inst              36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 36                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    36                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     3                       # number of demand (read+write) hits
system.l2.demand_hits::total                       39                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   36                       # number of overall hits
system.l2.overall_hits::cpu.data                    3                       # number of overall hits
system.l2.overall_hits::total                      39                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 210                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           753                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              753                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             176                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 753                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 386                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1139                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                753                       # number of overall misses
system.l2.overall_misses::cpu.data                386                       # number of overall misses
system.l2.overall_misses::total                  1139                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     18472000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      18472000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     62932000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62932000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     15756500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15756500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      62932000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      34228500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         97160500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     62932000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     34228500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        97160500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          333                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          333                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               789                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               389                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1178                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              789                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              389                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1178                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.954373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.954373                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.983240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.983240                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.954373                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.992288                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.966893                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.954373                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.992288                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.966893                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 87961.904762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87961.904762                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83575.033201                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83575.033201                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89525.568182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89525.568182                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83575.033201                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88674.870466                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85303.336260                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83575.033201                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88674.870466                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85303.336260                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            210                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          752                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          176                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1138                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     16372000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     16372000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     55343500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55343500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     13996500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13996500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     55343500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     30368500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     85712000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     55343500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     30368500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     85712000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.953105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.983240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.983240                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.953105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.992288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.966044                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.953105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.992288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.966044                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77961.904762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77961.904762                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73595.079787                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73595.079787                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79525.568182                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79525.568182                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73595.079787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78674.870466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75318.101933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73595.079787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78674.870466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75318.101933                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1137                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                927                       # Transaction distribution
system.membus.trans_dist::ReadExReq               210                       # Transaction distribution
system.membus.trans_dist::ReadExResp              210                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           927                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        72768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        72768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   72768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1137                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1137    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1137                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1390500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6049500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1526                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     83054500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          337                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             210                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           794                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          179                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        72000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        25024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  97024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoopTraffic                       320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1184                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011824                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.108141                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1170     98.82%     98.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     14      1.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1184                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1102000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1189999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            584000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
