

================================================================
== Vivado HLS Report for 'reduce_add_sub'
================================================================
* Date:           Sat Jun  3 22:30:19 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  130|  130|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        |- Loop 2  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     192|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      24|       8|    -|
|Multiplexer      |        -|      -|       -|      96|    -|
|Register         |        -|      -|      75|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      99|     296|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+------------------+---------+----+----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+----+----+------+-----+------+-------------+
    |m_U    |reduce_add_sub_m  |        0|   8|   4|    32|    8|     1|          256|
    |t_U    |reduce_add_sub_t  |        0|  16|   4|    32|    8|     1|          256|
    +-------+------------------+---------+----+----+------+-----+------+-------------+
    |Total  |                  |        0|  24|   8|    64|   16|     2|          512|
    +-------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_20_fu_130_p2              |     +    |      0|  0|  15|           6|           1|
    |i_21_fu_207_p2              |     +    |      0|  0|  15|           6|           1|
    |pb_1_fu_153_p2              |     +    |      0|  0|  15|           8|           8|
    |x_1_fu_163_p2               |     -    |      0|  0|  39|          32|          32|
    |tmp_740_fu_229_p2           |    and   |      0|  0|  32|          32|          32|
    |exitcond2_fu_124_p2         |   icmp   |      0|  0|   4|           6|           7|
    |exitcond_fu_201_p2          |   icmp   |      0|  0|   4|           6|           7|
    |phitmp_cast_cast_fu_188_p3  |  select  |      0|  0|   2|           1|           2|
    |phitmp_fu_182_p2            |    xor   |      0|  0|   2|           1|           2|
    |r_v_d0                      |    xor   |      0|  0|  32|          32|          32|
    |tmp_739_fu_223_p2           |    xor   |      0|  0|  32|          32|          32|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 192|         162|         156|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  33|          6|    1|          6|
    |i_1_reg_113   |   9|          2|    6|         12|
    |i_reg_102     |   9|          2|    6|         12|
    |pb_reg_90     |   9|          2|    1|          2|
    |r_v_address0  |  21|          4|    5|         20|
    |t_address0    |  15|          3|    5|         15|
    +--------------+----+-----------+-----+-----------+
    |Total         |  96|         19|   24|         67|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   5|   0|    5|          0|
    |i_1_reg_113         |   6|   0|    6|          0|
    |i_20_reg_250        |   6|   0|    6|          0|
    |i_21_reg_283        |   6|   0|    6|          0|
    |i_reg_102           |   6|   0|    6|          0|
    |mask_cast_reg_270   |  32|   0|   32|          0|
    |mask_fu_32          |   2|   0|    2|          0|
    |pb_reg_90           |   1|   0|    1|          0|
    |r_v_addr_1_reg_288  |   5|   0|    5|          0|
    |tmp_reg_255         |   6|   0|   64|         58|
    +--------------------+----+----+-----+-----------+
    |Total               |  75|   0|  133|         58|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | reduce_add_sub | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | reduce_add_sub | return value |
|ap_start      |  in |    1| ap_ctrl_hs | reduce_add_sub | return value |
|ap_done       | out |    1| ap_ctrl_hs | reduce_add_sub | return value |
|ap_idle       | out |    1| ap_ctrl_hs | reduce_add_sub | return value |
|ap_ready      | out |    1| ap_ctrl_hs | reduce_add_sub | return value |
|r_v_address0  | out |    5|  ap_memory |       r_v      |     array    |
|r_v_ce0       | out |    1|  ap_memory |       r_v      |     array    |
|r_v_we0       | out |    1|  ap_memory |       r_v      |     array    |
|r_v_d0        | out |   32|  ap_memory |       r_v      |     array    |
|r_v_q0        |  in |   32|  ap_memory |       r_v      |     array    |
+--------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	4  / (exitcond2)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 0.68ns
ST_1: mask (3)  [1/1] 0.00ns
:0  %mask = alloca i2

ST_1: t (4)  [1/1] 0.68ns  loc: ed25519_ref/src/sc25519.c:26
:1  %t = alloca [32 x i8], align 16

ST_1: StgValue_8 (5)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:28
:2  br label %1


 <State 2>: 1.24ns
ST_2: pb (7)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:15->ed25519_ref/src/sc25519.c:31
:0  %pb = phi i1 [ false, %0 ], [ %tmp_756, %2 ]

ST_2: i (8)  [1/1] 0.00ns
:1  %i = phi i6 [ 0, %0 ], [ %i_20, %2 ]

ST_2: exitcond2 (9)  [1/1] 0.71ns  loc: ed25519_ref/src/sc25519.c:28
:2  %exitcond2 = icmp eq i6 %i, -32

ST_2: empty (10)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_2: i_20 (11)  [1/1] 1.11ns  loc: ed25519_ref/src/sc25519.c:28
:4  %i_20 = add i6 %i, 1

ST_2: StgValue_14 (12)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:28
:5  br i1 %exitcond2, label %.preheader.preheader, label %2

ST_2: tmp (14)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:30
:0  %tmp = zext i6 %i to i64

ST_2: m_addr (15)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:30
:1  %m_addr = getelementptr [32 x i8]* @m, i64 0, i64 %tmp

ST_2: m_load (16)  [2/2] 0.57ns  loc: ed25519_ref/src/sc25519.c:30
:2  %m_load = load i8* %m_addr, align 1

ST_2: r_v_addr (20)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:31
:6  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp

ST_2: x (21)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:31
:7  %x = load i32* %r_v_addr, align 4

ST_2: mask_load (32)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:35
.preheader.preheader:0  %mask_load = load i2* %mask

ST_2: mask_cast (33)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:35
.preheader.preheader:1  %mask_cast = sext i2 %mask_load to i32

ST_2: StgValue_22 (34)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:36
.preheader.preheader:2  br label %.preheader


 <State 3>: 3.69ns
ST_3: m_load (16)  [1/2] 0.57ns  loc: ed25519_ref/src/sc25519.c:30
:2  %m_load = load i8* %m_addr, align 1

ST_3: pb_cast1 (17)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:35
:3  %pb_cast1 = zext i1 %pb to i8

ST_3: pb_1 (18)  [1/1] 1.09ns  loc: ed25519_ref/src/sc25519.c:30
:4  %pb_1 = add i8 %m_load, %pb_cast1

ST_3: pb_3_cast (19)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:30
:5  %pb_3_cast = zext i8 %pb_1 to i32

ST_3: x (21)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:31
:7  %x = load i32* %r_v_addr, align 4

ST_3: x_1 (22)  [1/1] 1.34ns  loc: ed25519_ref/src/sc25519.c:14->ed25519_ref/src/sc25519.c:31
:8  %x_1 = sub i32 %x, %pb_3_cast

ST_3: tmp_756 (23)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:15->ed25519_ref/src/sc25519.c:31
:9  %tmp_756 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)

ST_3: tmp_757 (24)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:32
:10  %tmp_757 = trunc i32 %x_1 to i8

ST_3: t_addr (25)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:32
:11  %t_addr = getelementptr inbounds [32 x i8]* %t, i64 0, i64 %tmp

ST_3: StgValue_32 (26)  [1/1] 0.68ns  loc: ed25519_ref/src/sc25519.c:32
:12  store i8 %tmp_757, i8* %t_addr, align 1

ST_3: phitmp (27)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:28 (grouped into LUT with out node phitmp_cast_cast)
:13  %phitmp = xor i1 %tmp_756, true

ST_3: phitmp_cast_cast (28)  [1/1] 0.08ns  loc: ed25519_ref/src/sc25519.c:28 (out node of the LUT)
:14  %phitmp_cast_cast = select i1 %phitmp, i2 -1, i2 0

ST_3: StgValue_35 (29)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:28
:15  store i2 %phitmp_cast_cast, i2* %mask

ST_3: StgValue_36 (30)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:28
:16  br label %1


 <State 4>: 1.24ns
ST_4: i_1 (36)  [1/1] 0.00ns
.preheader:0  %i_1 = phi i6 [ %i_21, %3 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (37)  [1/1] 0.71ns  loc: ed25519_ref/src/sc25519.c:36
.preheader:1  %exitcond = icmp eq i6 %i_1, -32

ST_4: empty_41 (38)  [1/1] 0.00ns
.preheader:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_4: i_21 (39)  [1/1] 1.11ns  loc: ed25519_ref/src/sc25519.c:36
.preheader:3  %i_21 = add i6 %i_1, 1

ST_4: StgValue_41 (40)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:36
.preheader:4  br i1 %exitcond, label %4, label %3

ST_4: tmp_s (42)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:37
:0  %tmp_s = zext i6 %i_1 to i64

ST_4: r_v_addr_1 (43)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:37
:1  %r_v_addr_1 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_s

ST_4: r_v_load (44)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:37
:2  %r_v_load = load i32* %r_v_addr_1, align 4

ST_4: t_addr_1 (45)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:37
:3  %t_addr_1 = getelementptr inbounds [32 x i8]* %t, i64 0, i64 %tmp_s

ST_4: t_load (46)  [2/2] 0.68ns  loc: ed25519_ref/src/sc25519.c:37
:4  %t_load = load i8* %t_addr_1, align 1

ST_4: StgValue_47 (54)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:38
:0  ret void


 <State 5>: 2.53ns
ST_5: r_v_load (44)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:37
:2  %r_v_load = load i32* %r_v_addr_1, align 4

ST_5: t_load (46)  [1/2] 0.68ns  loc: ed25519_ref/src/sc25519.c:37
:4  %t_load = load i8* %t_addr_1, align 1

ST_5: tmp_738 (47)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:37 (grouped into LUT with out node tmp_741)
:5  %tmp_738 = zext i8 %t_load to i32

ST_5: tmp_739 (48)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:37 (grouped into LUT with out node tmp_741)
:6  %tmp_739 = xor i32 %r_v_load, %tmp_738

ST_5: tmp_740 (49)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:37 (grouped into LUT with out node tmp_741)
:7  %tmp_740 = and i32 %tmp_739, %mask_cast

ST_5: tmp_741 (50)  [1/1] 0.05ns  loc: ed25519_ref/src/sc25519.c:37 (out node of the LUT)
:8  %tmp_741 = xor i32 %r_v_load, %tmp_740

ST_5: StgValue_54 (51)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:37
:9  store i32 %tmp_741, i32* %r_v_addr_1, align 4

ST_5: StgValue_55 (52)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:36
:10  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ m]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mask             (alloca           ) [ 001100]
t                (alloca           ) [ 001111]
StgValue_8       (br               ) [ 011100]
pb               (phi              ) [ 001100]
i                (phi              ) [ 001000]
exitcond2        (icmp             ) [ 001100]
empty            (speclooptripcount) [ 000000]
i_20             (add              ) [ 011100]
StgValue_14      (br               ) [ 000000]
tmp              (zext             ) [ 000100]
m_addr           (getelementptr    ) [ 000100]
r_v_addr         (getelementptr    ) [ 000100]
mask_load        (load             ) [ 000000]
mask_cast        (sext             ) [ 000011]
StgValue_22      (br               ) [ 001111]
m_load           (load             ) [ 000000]
pb_cast1         (zext             ) [ 000000]
pb_1             (add              ) [ 000000]
pb_3_cast        (zext             ) [ 000000]
x                (load             ) [ 000000]
x_1              (sub              ) [ 000000]
tmp_756          (bitselect        ) [ 011100]
tmp_757          (trunc            ) [ 000000]
t_addr           (getelementptr    ) [ 000000]
StgValue_32      (store            ) [ 000000]
phitmp           (xor              ) [ 000000]
phitmp_cast_cast (select           ) [ 000000]
StgValue_35      (store            ) [ 000000]
StgValue_36      (br               ) [ 011100]
i_1              (phi              ) [ 000010]
exitcond         (icmp             ) [ 000011]
empty_41         (speclooptripcount) [ 000000]
i_21             (add              ) [ 001011]
StgValue_41      (br               ) [ 000000]
tmp_s            (zext             ) [ 000000]
r_v_addr_1       (getelementptr    ) [ 000001]
t_addr_1         (getelementptr    ) [ 000001]
StgValue_47      (ret              ) [ 000000]
r_v_load         (load             ) [ 000000]
t_load           (load             ) [ 000000]
tmp_738          (zext             ) [ 000000]
tmp_739          (xor              ) [ 000000]
tmp_740          (and              ) [ 000000]
tmp_741          (xor              ) [ 000000]
StgValue_54      (store            ) [ 000000]
StgValue_55      (br               ) [ 001011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_v"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="mask_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mask/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="t_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="m_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="6" slack="0"/>
<pin id="44" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="5" slack="0"/>
<pin id="49" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="50" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="r_v_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="0"/>
<pin id="56" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="5" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x/2 r_v_load/4 StgValue_54/5 "/>
</bind>
</comp>

<comp id="64" class="1004" name="t_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="6" slack="1"/>
<pin id="68" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_32/3 t_load/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="r_v_addr_1_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_1/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="t_addr_1_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="6" slack="0"/>
<pin id="87" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_1/4 "/>
</bind>
</comp>

<comp id="90" class="1005" name="pb_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="pb (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="pb_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pb/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="1"/>
<pin id="104" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_1_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="1"/>
<pin id="115" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_1_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="exitcond2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_20_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mask_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="1"/>
<pin id="144" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask_load/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="mask_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mask_cast/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="pb_cast1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pb_cast1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="pb_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pb_1/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="pb_3_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pb_3_cast/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="x_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_756_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_756/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_757_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_757/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="phitmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="phitmp/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="phitmp_cast_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="0" index="2" bw="2" slack="0"/>
<pin id="192" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_cast_cast/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="StgValue_35_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="2"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="exitcond_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_21_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_21/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_738_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_738/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_739_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_739/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_740_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2"/>
<pin id="232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_740/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_741_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_741/5 "/>
</bind>
</comp>

<comp id="241" class="1005" name="mask_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="1"/>
<pin id="243" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mask "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_20_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="260" class="1005" name="m_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="1"/>
<pin id="262" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="r_v_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="1"/>
<pin id="267" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr "/>
</bind>
</comp>

<comp id="270" class="1005" name="mask_cast_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2"/>
<pin id="272" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mask_cast "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_756_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_756 "/>
</bind>
</comp>

<comp id="283" class="1005" name="i_21_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="288" class="1005" name="r_v_addr_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="1"/>
<pin id="290" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="t_addr_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="1"/>
<pin id="295" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="20" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="64" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="75" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="83" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="94" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="106" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="106" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="106" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="148"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="90" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="47" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="149" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="59" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="163" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="163" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="186"><net_src comp="169" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="117" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="117" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="117" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="222"><net_src comp="70" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="59" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="59" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="244"><net_src comp="32" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="253"><net_src comp="130" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="258"><net_src comp="136" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="263"><net_src comp="40" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="268"><net_src comp="52" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="273"><net_src comp="145" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="278"><net_src comp="169" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="286"><net_src comp="207" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="291"><net_src comp="75" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="296"><net_src comp="83" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="70" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_v | {5 }
	Port: m | {}
 - Input state : 
	Port: reduce_add_sub : r_v | {2 3 4 5 }
	Port: reduce_add_sub : m | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_20 : 1
		StgValue_14 : 2
		tmp : 1
		m_addr : 2
		m_load : 3
		r_v_addr : 2
		x : 3
		mask_cast : 1
	State 3
		pb_1 : 1
		pb_3_cast : 2
		x_1 : 3
		tmp_756 : 4
		tmp_757 : 4
		StgValue_32 : 5
		phitmp : 5
		phitmp_cast_cast : 5
		StgValue_35 : 6
	State 4
		exitcond : 1
		i_21 : 1
		StgValue_41 : 2
		tmp_s : 1
		r_v_addr_1 : 2
		r_v_load : 3
		t_addr_1 : 2
		t_load : 3
	State 5
		tmp_738 : 1
		tmp_739 : 2
		tmp_740 : 2
		tmp_741 : 2
		StgValue_54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |      phitmp_fu_182      |    0    |    2    |
|    xor   |      tmp_739_fu_223     |    0    |    32   |
|          |      tmp_741_fu_234     |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |       i_20_fu_130       |    0    |    15   |
|    add   |       pb_1_fu_153       |    0    |    15   |
|          |       i_21_fu_207       |    0    |    15   |
|----------|-------------------------|---------|---------|
|    sub   |        x_1_fu_163       |    0    |    39   |
|----------|-------------------------|---------|---------|
|    and   |      tmp_740_fu_229     |    0    |    32   |
|----------|-------------------------|---------|---------|
|   icmp   |     exitcond2_fu_124    |    0    |    3    |
|          |     exitcond_fu_201     |    0    |    3    |
|----------|-------------------------|---------|---------|
|  select  | phitmp_cast_cast_fu_188 |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_136       |    0    |    0    |
|          |     pb_cast1_fu_149     |    0    |    0    |
|   zext   |     pb_3_cast_fu_159    |    0    |    0    |
|          |       tmp_s_fu_213      |    0    |    0    |
|          |      tmp_738_fu_219     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |     mask_cast_fu_145    |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|      tmp_756_fu_169     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |      tmp_757_fu_177     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   190   |
|----------|-------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    0   |   16   |    4   |
+----+--------+--------+--------+
|Total|    0   |   16   |    4   |
+----+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_113   |    6   |
|   i_20_reg_250   |    6   |
|   i_21_reg_283   |    6   |
|     i_reg_102    |    6   |
|  m_addr_reg_260  |    5   |
| mask_cast_reg_270|   32   |
|   mask_reg_241   |    2   |
|     pb_reg_90    |    1   |
|r_v_addr_1_reg_288|    5   |
| r_v_addr_reg_265 |    5   |
| t_addr_1_reg_293 |    5   |
|  tmp_756_reg_275 |    1   |
|    tmp_reg_255   |   64   |
+------------------+--------+
|       Total      |   144  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_59 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_70 |  p0  |   3  |   5  |   15   ||    15   |
|     pb_reg_90    |  p0  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   47   || 2.68025 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   190  |
|   Memory  |    0   |    -   |   16   |    4   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   144  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   160  |   248  |
+-----------+--------+--------+--------+--------+
