AX51 MACRO ASSEMBLER  BLINKY                                                                05/23/24 02:18:58 PAGE     1


MACRO ASSEMBLER AX51 V3.15.3.0
OBJECT MODULE PLACED IN .\src\blinky.OBJ
ASSEMBLER INVOKED BY: C:\SiliconLabs\SimplicityStudio\v5\developer\toolchains\keil_8051\9.60\BIN\AX51.exe C:\Users\konra
                      \SimplicityStudio\v5_workspace\USBXpressVoltmeter\src\blinky.asm ERRORPRINT SET(SMALL,SILABS_START
                      UP=1) DEBUG MACRO NOMOD51 INCDIR(C:\Users\konra\SimplicityStudio\v5_workspace\USBXpressVoltmeter\s
                      rc;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.3.1//examples/C8051F320DK/USB/USBXpre
                      ss/C8051F320_USBXpress_Echo/src;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.3.1//Lib
                      /USBXpress;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.3.1//Device/shared/si8051Base
                      ;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.3.1//Device/C8051F320/inc) PRINT(.\src\
                      blinky.lst) COND SYMBOLS PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\blinky.OBJ) 

LOC    OBJ             LINE     SOURCE

                          1     $nomod51 
                          2     
                          3     ;$include (SI_C8051F320_Defs.inc)
                    +1    4     ;------------------------------------------------------------------------------
                    +1    5     ; Copyright 2014 Silicon Laboratories, Inc.
                    +1    6     ; All rights reserved. This program and the accompanying materials
                    +1    7     ; are made available under the terms of the Silicon Laboratories End User
                    +1    8     ; License Agreement which accompanies this distribution, and is available at
                    +1    9     ; http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.
                               txt
                    +1   10     ; Original content and implementation provided by Silicon Laboratories.
                    +1   11     ;------------------------------------------------------------------------------
                    +1   12     ;Supported Devices:
                    +1   13     ;  C8051F320_GQ
                    +1   14     ;  C8051F321_GM
                    +1   15     
                    +1   16     ;-----------------------------------------------------------------------------
                    +1   17     ; Register Definitions
                    +1   18     ;-----------------------------------------------------------------------------
 00E0               +1   19     ACC      DATA 0E0H; Accumulator                           
 00BC               +1   20     ADC0CF   DATA 0BCH; ADC0 Configuration                    
 00E8               +1   21     ADC0CN   DATA 0E8H; ADC0 Control                          
 00C4               +1   22     ADC0GTH  DATA 0C4H; ADC0 Greater-Than High Byte           
 00C3               +1   23     ADC0GTL  DATA 0C3H; ADC0 Greater-Than Low Byte            
 00BE               +1   24     ADC0H    DATA 0BEH; ADC0 Data Word High Byte              
 00BD               +1   25     ADC0L    DATA 0BDH; ADC0 Data Word Low Byte               
 00C6               +1   26     ADC0LTH  DATA 0C6H; ADC0 Less-Than High Byte              
 00C5               +1   27     ADC0LTL  DATA 0C5H; ADC0 Less-Than Low Byte               
 00BA               +1   28     AMX0N    DATA 0BAH; AMUX0 Negative Multiplexer Selection  
 00BB               +1   29     AMX0P    DATA 0BBH; AMUX0 Positive Multiplexer Selection  
 00F0               +1   30     B        DATA 0F0H; B Register                            
 008E               +1   31     CKCON    DATA 08EH; Clock Control                         
 00B9               +1   32     CLKMUL   DATA 0B9H; Clock Multiplier Control              
 00A9               +1   33     CLKSEL   DATA 0A9H; Clock Select                          
 009B               +1   34     CPT0CN   DATA 09BH; Comparator 0 Control                  
 009D               +1   35     CPT0MD   DATA 09DH; Comparator 0 Mode                     
 009F               +1   36     CPT0MX   DATA 09FH; Comparator 0 Multiplexer Selection    
 009A               +1   37     CPT1CN   DATA 09AH; Comparator 1 Control                  
 009C               +1   38     CPT1MD   DATA 09CH; Comparator 1 Mode                     
 009E               +1   39     CPT1MX   DATA 09EH; Comparator 1 Multiplexer Selection    
 0083               +1   40     DPH      DATA 083H; Data Pointer High                     
 0082               +1   41     DPL      DATA 082H; Data Pointer Low                      
 00E6               +1   42     EIE1     DATA 0E6H; Extended Interrupt Enable 1           
 00E7               +1   43     EIE2     DATA 0E7H; Extended Interrupt Enable 2           
 00F6               +1   44     EIP1     DATA 0F6H; Extended Interrupt Priority 1         
 00F7               +1   45     EIP2     DATA 0F7H; Extended Interrupt Priority 2         
 00AA               +1   46     EMI0CN   DATA 0AAH; External Memory Interface Control     
 00B7               +1   47     FLKEY    DATA 0B7H; Flash Lock and Key                    
AX51 MACRO ASSEMBLER  BLINKY                                                                05/23/24 02:18:58 PAGE     2

 00B6               +1   48     FLSCL    DATA 0B6H; Flash Scale                           
 00A8               +1   49     IE       DATA 0A8H; Interrupt Enable                      
 00B8               +1   50     IP       DATA 0B8H; Interrupt Priority                    
 00E4               +1   51     IT01CF   DATA 0E4H; INT0/INT1 Configuration               
 00B3               +1   52     OSCICL   DATA 0B3H; High Frequency Oscillator Calibration 
 00B2               +1   53     OSCICN   DATA 0B2H; High Frequency Oscillator Control     
 00B1               +1   54     OSCXCN   DATA 0B1H; External Oscillator Control           
 0080               +1   55     P0       DATA 080H; Port 0 Pin Latch                      
 00F1               +1   56     P0MDIN   DATA 0F1H; Port 0 Input Mode                     
 00A4               +1   57     P0MDOUT  DATA 0A4H; Port 0 Output Mode                    
 00D4               +1   58     P0SKIP   DATA 0D4H; Port 0 Skip                           
 0090               +1   59     P1       DATA 090H; Port 1 Pin Latch                      
 00F2               +1   60     P1MDIN   DATA 0F2H; Port 1 Input Mode                     
 00A5               +1   61     P1MDOUT  DATA 0A5H; Port 1 Output Mode                    
 00D5               +1   62     P1SKIP   DATA 0D5H; Port 1 Skip                           
 00A0               +1   63     P2       DATA 0A0H; Port 2 Pin Latch                      
 00F3               +1   64     P2MDIN   DATA 0F3H; Port 2 Input Mode                     
 00A6               +1   65     P2MDOUT  DATA 0A6H; Port 2 Output Mode                    
 00D6               +1   66     P2SKIP   DATA 0D6H; Port 2 Skip                           
 00B0               +1   67     P3       DATA 0B0H; Port 3 Pin Latch                      
 00F4               +1   68     P3MDIN   DATA 0F4H; Port 3 Input Mode                     
 00A7               +1   69     P3MDOUT  DATA 0A7H; Port 3 Output Mode                    
 00D8               +1   70     PCA0CN   DATA 0D8H; PCA Control                           
 00FC               +1   71     PCA0CPH0 DATA 0FCH; PCA Channel 0 Capture Module High Byte
 00EA               +1   72     PCA0CPH1 DATA 0EAH; PCA Channel 1 Capture Module High Byte
 00EC               +1   73     PCA0CPH2 DATA 0ECH; PCA Channel 2 Capture Module High Byte
 00EE               +1   74     PCA0CPH3 DATA 0EEH; PCA Channel 3 Capture Module High Byte
 00FE               +1   75     PCA0CPH4 DATA 0FEH; PCA Channel 4 Capture Module High Byte
 00FB               +1   76     PCA0CPL0 DATA 0FBH; PCA Channel 0 Capture Module Low Byte 
 00E9               +1   77     PCA0CPL1 DATA 0E9H; PCA Channel 1 Capture Module Low Byte 
 00EB               +1   78     PCA0CPL2 DATA 0EBH; PCA Channel 2 Capture Module Low Byte 
 00ED               +1   79     PCA0CPL3 DATA 0EDH; PCA Channel 3 Capture Module Low Byte 
 00FD               +1   80     PCA0CPL4 DATA 0FDH; PCA Channel 4 Capture Module Low Byte 
 00DA               +1   81     PCA0CPM0 DATA 0DAH; PCA Channel 0 Capture/Compare Mode 0  
 00DB               +1   82     PCA0CPM1 DATA 0DBH; PCA Channel 1 Capture/Compare Mode    
 00DC               +1   83     PCA0CPM2 DATA 0DCH; PCA Channel 2 Capture/Compare Mode    
 00DD               +1   84     PCA0CPM3 DATA 0DDH; PCA Channel 3 Capture/Compare Mode    
 00DE               +1   85     PCA0CPM4 DATA 0DEH; PCA Channel 4 Capture/Compare Mode    
 00FA               +1   86     PCA0H    DATA 0FAH; PCA Counter/Timer High Byte           
 00F9               +1   87     PCA0L    DATA 0F9H; PCA Counter/Timer Low Byte            
 00D9               +1   88     PCA0MD   DATA 0D9H; PCA Mode                              
 0087               +1   89     PCON     DATA 087H; Power Control                         
 008F               +1   90     PSCTL    DATA 08FH; Program Store Control                 
 00D0               +1   91     PSW      DATA 0D0H; Program Status Word                   
 00D1               +1   92     REF0CN   DATA 0D1H; Voltage Reference Control             
 00C9               +1   93     REG0CN   DATA 0C9H; Voltage Regulator Control             
 00EF               +1   94     RSTSRC   DATA 0EFH; Reset Source                          
 0099               +1   95     SBUF0    DATA 099H; UART0 Serial Port Data Buffer         
 0098               +1   96     SCON0    DATA 098H; UART0 Serial Port Control             
 00C1               +1   97     SMB0CF   DATA 0C1H; SMBus 0 Configuration                 
 00C0               +1   98     SMB0CN   DATA 0C0H; SMBus 0 Control                       
 00C2               +1   99     SMB0DAT  DATA 0C2H; SMBus 0 Data                          
 0081               +1  100     SP       DATA 081H; Stack Pointer                         
 00A1               +1  101     SPI0CFG  DATA 0A1H; SPI0 Configuration                    
 00A2               +1  102     SPI0CKR  DATA 0A2H; SPI0 Clock Rate                       
 00F8               +1  103     SPI0CN   DATA 0F8H; SPI0 Control                          
 00A3               +1  104     SPI0DAT  DATA 0A3H; SPI0 Data                             
 0088               +1  105     TCON     DATA 088H; Timer 0/1 Control                     
 008C               +1  106     TH0      DATA 08CH; Timer 0 High Byte                     
 008D               +1  107     TH1      DATA 08DH; Timer 1 High Byte                     
 008A               +1  108     TL0      DATA 08AH; Timer 0 Low Byte                      
 008B               +1  109     TL1      DATA 08BH; Timer 1 Low Byte                      
 0089               +1  110     TMOD     DATA 089H; Timer 0/1 Mode                        
AX51 MACRO ASSEMBLER  BLINKY                                                                05/23/24 02:18:58 PAGE     3

 00C8               +1  111     TMR2CN   DATA 0C8H; Timer 2 Control                       
 00CD               +1  112     TMR2H    DATA 0CDH; Timer 2 High Byte                     
 00CC               +1  113     TMR2L    DATA 0CCH; Timer 2 Low Byte                      
 00CB               +1  114     TMR2RLH  DATA 0CBH; Timer 2 Reload High Byte              
 00CA               +1  115     TMR2RLL  DATA 0CAH; Timer 2 Reload Low Byte               
 0091               +1  116     TMR3CN   DATA 091H; Timer 3 Control                       
 0095               +1  117     TMR3H    DATA 095H; Timer 3 High Byte                     
 0094               +1  118     TMR3L    DATA 094H; Timer 3 Low Byte                      
 0093               +1  119     TMR3RLH  DATA 093H; Timer 3 Reload High Byte              
 0092               +1  120     TMR3RLL  DATA 092H; Timer 3 Reload Low Byte               
 0096               +1  121     USB0ADR  DATA 096H; USB0 Indirect Address                 
 0097               +1  122     USB0DAT  DATA 097H; USB0 Data                             
 00D7               +1  123     USB0XCN  DATA 0D7H; USB0 Transceiver Control              
 00FF               +1  124     VDM0CN   DATA 0FFH; VDD Supply Monitor Control            
 00E1               +1  125     XBR0     DATA 0E1H; Port I/O Crossbar 0                   
 00E2               +1  126     XBR1     DATA 0E2H; Port I/O Crossbar 1                   
                    +1  127     
                    +1  128     ;------------------------------------------------------------------------------
                    +1  129     ; 16-bit Register Definitions (may not work on all compilers)
                    +1  130     ;------------------------------------------------------------------------------
 00C3               +1  131     ADC0GT  DATA 0C3H ; ADC0 Greater-Than Low Byte           
 00BD               +1  132     ADC0    DATA 0BDH ; ADC0 Data Word Low Byte              
 00C5               +1  133     ADC0LT  DATA 0C5H ; ADC0 Less-Than Low Byte              
 0082               +1  134     DP      DATA 082H ; Data Pointer Low                     
 00FB               +1  135     PCA0CP0 DATA 0FBH ; PCA Channel 0 Capture Module Low Byte
 00E9               +1  136     PCA0CP1 DATA 0E9H ; PCA Channel 1 Capture Module Low Byte
 00EB               +1  137     PCA0CP2 DATA 0EBH ; PCA Channel 2 Capture Module Low Byte
 00ED               +1  138     PCA0CP3 DATA 0EDH ; PCA Channel 3 Capture Module Low Byte
 00FD               +1  139     PCA0CP4 DATA 0FDH ; PCA Channel 4 Capture Module Low Byte
 00F9               +1  140     PCA0    DATA 0F9H ; PCA Counter/Timer Low Byte           
 00CC               +1  141     TMR2    DATA 0CCH ; Timer 2 Low Byte                     
 00CA               +1  142     TMR2RL  DATA 0CAH ; Timer 2 Reload Low Byte              
 0094               +1  143     TMR3    DATA 094H ; Timer 3 Low Byte                     
 0092               +1  144     TMR3RL  DATA 092H ; Timer 3 Reload Low Byte              
                    +1  145     
                    +1  146     ;------------------------------------------------------------------------------
                    +1  147     ; Indirect Register Definitions
                    +1  148     ;------------------------------------------------------------------------------
 000F               +1  149     CLKREC    EQU 00FH ; USB0 Clock Recovery Control       
 000B               +1  150     CMIE      EQU 00BH ; USB0 Common Interrupt Enable      
 0006               +1  151     CMINT     EQU 006H ; USB0 Common Interrupt             
 0016               +1  152     E0CNT     EQU 016H ; USB0 Endpoint0 Data Count         
 0011               +1  153     E0CSR     EQU 011H ; USB0 Endpoint0 Control            
 0012               +1  154     EINCSRH   EQU 012H ; USB0 IN Endpoint Control High     
 0011               +1  155     EINCSRL   EQU 011H ; USB0 IN Endpoint Control          
 0017               +1  156     EOUTCNTH  EQU 017H ; USB0 OUT Endpoint Count High      
 0016               +1  157     EOUTCNTL  EQU 016H ; USB0 OUT Endpoint Count           
 0015               +1  158     EOUTCSRH  EQU 015H ; USB0 OUT Endpoint Control High    
 0014               +1  159     EOUTCSRL  EQU 014H ; USB0 OUT Endpoint Control         
 0000               +1  160     FADDR     EQU 000H ; USB0 Function Address             
 0020               +1  161     FIFO0     EQU 020H ; USB0 Endpoint 0 FIFO Access       
 0021               +1  162     FIFO1     EQU 021H ; USB0 Endpoint 1 FIFO Access       
 0022               +1  163     FIFO2     EQU 022H ; USB0 Endpoint 2 FIFO Access       
 0023               +1  164     FIFO3     EQU 023H ; USB0 Endpoint 3 FIFO Access       
 000D               +1  165     FRAMEH    EQU 00DH ; USB0 Frame Number High            
 000C               +1  166     FRAMEL    EQU 00CH ; USB0 Frame Number                 
 0007               +1  167     IN1IE     EQU 007H ; USB0 IN Endpoint Interrupt Enable 
 0002               +1  168     IN1INT    EQU 002H ; USB0 IN Endpoint Interrupt        
 000E               +1  169     INDEX     EQU 00EH ; USB0 Endpoint Index               
 0009               +1  170     OUT1IE    EQU 009H ; USB0 OUT Endpoint Interrupt Enable
 0004               +1  171     OUT1INT   EQU 004H ; USB0 OUT Endpoint Interrupt       
 0001               +1  172     POWER     EQU 001H ; USB0 Power                        
                    +1  173     
AX51 MACRO ASSEMBLER  BLINKY                                                                05/23/24 02:18:58 PAGE     4

                    +1  174     ;------------------------------------------------------------------------------
                    +1  175     ; Bit Definitions
                    +1  176     ;------------------------------------------------------------------------------
                    +1  177     
                    +1  178     ; ACC 0xE0 (Accumulator)
 00E0.0             +1  179     ACC_ACC0 BIT ACC.0 ; Accumulator Bit 0
 00E0.1             +1  180     ACC_ACC1 BIT ACC.1 ; Accumulator Bit 1
 00E0.2             +1  181     ACC_ACC2 BIT ACC.2 ; Accumulator Bit 2
 00E0.3             +1  182     ACC_ACC3 BIT ACC.3 ; Accumulator Bit 3
 00E0.4             +1  183     ACC_ACC4 BIT ACC.4 ; Accumulator Bit 4
 00E0.5             +1  184     ACC_ACC5 BIT ACC.5 ; Accumulator Bit 5
 00E0.6             +1  185     ACC_ACC6 BIT ACC.6 ; Accumulator Bit 6
 00E0.7             +1  186     ACC_ACC7 BIT ACC.7 ; Accumulator Bit 7
                    +1  187     
                    +1  188     ; ADC0CN 0xE8 (ADC0 Control)
 00E8.0             +1  189     ADC0CN_ADCM0  BIT ADC0CN.0 ; Start of Conversion Mode Select Bit 0
 00E8.1             +1  190     ADC0CN_ADCM1  BIT ADC0CN.1 ; Start of Conversion Mode Select Bit 1
 00E8.2             +1  191     ADC0CN_ADCM2  BIT ADC0CN.2 ; Start of Conversion Mode Select Bit 2
 00E8.3             +1  192     ADC0CN_ADWINT BIT ADC0CN.3 ; Window Compare Interrupt Flag        
 00E8.4             +1  193     ADC0CN_ADBUSY BIT ADC0CN.4 ; ADC Busy                             
 00E8.5             +1  194     ADC0CN_ADINT  BIT ADC0CN.5 ; Conversion Complete Interrupt Flag   
 00E8.6             +1  195     ADC0CN_ADTM   BIT ADC0CN.6 ; Track Mode                           
 00E8.7             +1  196     ADC0CN_ADEN   BIT ADC0CN.7 ; ADC Enable                           
                    +1  197     
                    +1  198     ; B 0xF0 (B Register)
 00F0.0             +1  199     B_B0 BIT B.0 ; B Register Bit 0
 00F0.1             +1  200     B_B1 BIT B.1 ; B Register Bit 1
 00F0.2             +1  201     B_B2 BIT B.2 ; B Register Bit 2
 00F0.3             +1  202     B_B3 BIT B.3 ; B Register Bit 3
 00F0.4             +1  203     B_B4 BIT B.4 ; B Register Bit 4
 00F0.5             +1  204     B_B5 BIT B.5 ; B Register Bit 5
 00F0.6             +1  205     B_B6 BIT B.6 ; B Register Bit 6
 00F0.7             +1  206     B_B7 BIT B.7 ; B Register Bit 7
                    +1  207     
                    +1  208     ; IE 0xA8 (Interrupt Enable)
 00A8.0             +1  209     IE_EX0   BIT IE.0 ; External Interrupt 0 Enable
 00A8.1             +1  210     IE_ET0   BIT IE.1 ; Timer 0 Interrupt Enable   
 00A8.2             +1  211     IE_EX1   BIT IE.2 ; External Interrupt 1 Enable
 00A8.3             +1  212     IE_ET1   BIT IE.3 ; Timer 1 Interrupt Enable   
 00A8.4             +1  213     IE_ES0   BIT IE.4 ; UART0 Interrupt Enable     
 00A8.5             +1  214     IE_ET2   BIT IE.5 ; Timer 2 Interrupt Enable   
 00A8.6             +1  215     IE_ESPI0 BIT IE.6 ; SPI0 Interrupt Enable      
 00A8.7             +1  216     IE_EA    BIT IE.7 ; All Interrupts Enable      
                    +1  217     
                    +1  218     ; IP 0xB8 (Interrupt Priority)
 00B8.0             +1  219     IP_PX0   BIT IP.0 ; External Interrupt 0 Priority Control                        
 00B8.1             +1  220     IP_PT0   BIT IP.1 ; Timer 0 Interrupt Priority Control                           
 00B8.2             +1  221     IP_PX1   BIT IP.2 ; External Interrupt 1 Priority Control                        
 00B8.3             +1  222     IP_PT1   BIT IP.3 ; Timer 1 Interrupt Priority Control                           
 00B8.4             +1  223     IP_PS0   BIT IP.4 ; UART0 Interrupt Priority Control                             
 00B8.5             +1  224     IP_PT2   BIT IP.5 ; Timer 2 Interrupt Priority Control                           
 00B8.6             +1  225     IP_PSPI0 BIT IP.6 ; Serial Peripheral Interface (SPI0) Interrupt Priority Control
                    +1  226     
                    +1  227     ; P0 0x80 (Port 0 Pin Latch)
 0080.0             +1  228     P0_B0 BIT P0.0 ; Port 0 Bit 0 Latch
 0080.1             +1  229     P0_B1 BIT P0.1 ; Port 0 Bit 1 Latch
 0080.2             +1  230     P0_B2 BIT P0.2 ; Port 0 Bit 2 Latch
 0080.3             +1  231     P0_B3 BIT P0.3 ; Port 0 Bit 3 Latch
 0080.4             +1  232     P0_B4 BIT P0.4 ; Port 0 Bit 4 Latch
 0080.5             +1  233     P0_B5 BIT P0.5 ; Port 0 Bit 5 Latch
 0080.6             +1  234     P0_B6 BIT P0.6 ; Port 0 Bit 6 Latch
 0080.7             +1  235     P0_B7 BIT P0.7 ; Port 0 Bit 7 Latch
                    +1  236     
AX51 MACRO ASSEMBLER  BLINKY                                                                05/23/24 02:18:58 PAGE     5

                    +1  237     ; P1 0x90 (Port 1 Pin Latch)
 0090.0             +1  238     P1_B0 BIT P1.0 ; Port 1 Bit 0 Latch
 0090.1             +1  239     P1_B1 BIT P1.1 ; Port 1 Bit 1 Latch
 0090.2             +1  240     P1_B2 BIT P1.2 ; Port 1 Bit 2 Latch
 0090.3             +1  241     P1_B3 BIT P1.3 ; Port 1 Bit 3 Latch
 0090.4             +1  242     P1_B4 BIT P1.4 ; Port 1 Bit 4 Latch
 0090.5             +1  243     P1_B5 BIT P1.5 ; Port 1 Bit 5 Latch
 0090.6             +1  244     P1_B6 BIT P1.6 ; Port 1 Bit 6 Latch
 0090.7             +1  245     P1_B7 BIT P1.7 ; Port 1 Bit 7 Latch
                    +1  246     
                    +1  247     ; P2 0xA0 (Port 2 Pin Latch)
 00A0.0             +1  248     P2_B0 BIT P2.0 ; Port 2 Bit 0 Latch
 00A0.1             +1  249     P2_B1 BIT P2.1 ; Port 2 Bit 1 Latch
 00A0.2             +1  250     P2_B2 BIT P2.2 ; Port 2 Bit 2 Latch
 00A0.3             +1  251     P2_B3 BIT P2.3 ; Port 2 Bit 3 Latch
 00A0.4             +1  252     P2_B4 BIT P2.4 ; Port 2 Bit 4 Latch
 00A0.5             +1  253     P2_B5 BIT P2.5 ; Port 2 Bit 5 Latch
 00A0.6             +1  254     P2_B6 BIT P2.6 ; Port 2 Bit 6 Latch
 00A0.7             +1  255     P2_B7 BIT P2.7 ; Port 2 Bit 7 Latch
                    +1  256     
                    +1  257     ; P3 0xB0 (Port 3 Pin Latch)
 00B0.0             +1  258     P3_B0 BIT P3.0 ; Port 3 Bit 0 Latch
                    +1  259     
                    +1  260     ; PCA0CN 0xD8 (PCA Control)
 00D8.0             +1  261     PCA0CN_CCF0 BIT PCA0CN.0 ; PCA Module 0 Capture/Compare Flag
 00D8.1             +1  262     PCA0CN_CCF1 BIT PCA0CN.1 ; PCA Module 1 Capture/Compare Flag
 00D8.2             +1  263     PCA0CN_CCF2 BIT PCA0CN.2 ; PCA Module 2 Capture/Compare Flag
 00D8.3             +1  264     PCA0CN_CCF3 BIT PCA0CN.3 ; PCA Module 3 Capture/Compare Flag
 00D8.4             +1  265     PCA0CN_CCF4 BIT PCA0CN.4 ; PCA Module 4 Capture/Compare Flag
 00D8.6             +1  266     PCA0CN_CR   BIT PCA0CN.6 ; PCA Counter/Timer Run Control    
 00D8.7             +1  267     PCA0CN_CF   BIT PCA0CN.7 ; PCA Counter/Timer Overflow Flag  
                    +1  268     
                    +1  269     ; PSW 0xD0 (Program Status Word)
 00D0.0             +1  270     PSW_PARITY BIT PSW.0 ; Parity Flag               
 00D0.1             +1  271     PSW_F1     BIT PSW.1 ; User Flag 1               
 00D0.2             +1  272     PSW_OV     BIT PSW.2 ; Overflow Flag             
 00D0.3             +1  273     PSW_RS0    BIT PSW.3 ; Register Bank Select Bit 0
 00D0.4             +1  274     PSW_RS1    BIT PSW.4 ; Register Bank Select Bit 1
 00D0.5             +1  275     PSW_F0     BIT PSW.5 ; User Flag 0               
 00D0.6             +1  276     PSW_AC     BIT PSW.6 ; Auxiliary Carry Flag      
 00D0.7             +1  277     PSW_CY     BIT PSW.7 ; Carry Flag                
                    +1  278     
                    +1  279     ; SCON0 0x98 (UART0 Serial Port Control)
 0098.0             +1  280     SCON0_RI    BIT SCON0.0 ; Receive Interrupt Flag             
 0098.1             +1  281     SCON0_TI    BIT SCON0.1 ; Transmit Interrupt Flag            
 0098.2             +1  282     SCON0_RB8   BIT SCON0.2 ; Ninth Receive Bit                  
 0098.3             +1  283     SCON0_TB8   BIT SCON0.3 ; Ninth Transmission Bit             
 0098.4             +1  284     SCON0_REN   BIT SCON0.4 ; Receive Enable                     
 0098.5             +1  285     SCON0_MCE   BIT SCON0.5 ; Multiprocessor Communication Enable
 0098.7             +1  286     SCON0_SMODE BIT SCON0.7 ; Serial Port 0 Operation Mode       
                    +1  287     
                    +1  288     ; SMB0CN 0xC0 (SMBus 0 Control)
 00C0.0             +1  289     SMB0CN_SI      BIT SMB0CN.0 ; SMBus Interrupt Flag            
 00C0.1             +1  290     SMB0CN_ACK     BIT SMB0CN.1 ; SMBus Acknowledge               
 00C0.2             +1  291     SMB0CN_ARBLOST BIT SMB0CN.2 ; SMBus Arbitration Lost Indicator
 00C0.3             +1  292     SMB0CN_ACKRQ   BIT SMB0CN.3 ; SMBus Acknowledge Request       
 00C0.4             +1  293     SMB0CN_STO     BIT SMB0CN.4 ; SMBus Stop Flag                 
 00C0.5             +1  294     SMB0CN_STA     BIT SMB0CN.5 ; SMBus Start Flag                
 00C0.6             +1  295     SMB0CN_TXMODE  BIT SMB0CN.6 ; SMBus Transmit Mode Indicator   
 00C0.7             +1  296     SMB0CN_MASTER  BIT SMB0CN.7 ; SMBus Master/Slave Indicator    
                    +1  297     
                    +1  298     ; SPI0CN 0xF8 (SPI0 Control)
 00F8.0             +1  299     SPI0CN_SPIEN  BIT SPI0CN.0 ; SPI0 Enable            
AX51 MACRO ASSEMBLER  BLINKY                                                                05/23/24 02:18:58 PAGE     6

 00F8.1             +1  300     SPI0CN_TXBMT  BIT SPI0CN.1 ; Transmit Buffer Empty  
 00F8.2             +1  301     SPI0CN_NSSMD0 BIT SPI0CN.2 ; Slave Select Mode Bit 0
 00F8.3             +1  302     SPI0CN_NSSMD1 BIT SPI0CN.3 ; Slave Select Mode Bit 1
 00F8.4             +1  303     SPI0CN_RXOVRN BIT SPI0CN.4 ; Receive Overrun Flag   
 00F8.5             +1  304     SPI0CN_MODF   BIT SPI0CN.5 ; Mode Fault Flag        
 00F8.6             +1  305     SPI0CN_WCOL   BIT SPI0CN.6 ; Write Collision Flag   
 00F8.7             +1  306     SPI0CN_SPIF   BIT SPI0CN.7 ; SPI0 Interrupt Flag    
                    +1  307     
                    +1  308     ; TCON 0x88 (Timer 0/1 Control)
 0088.0             +1  309     TCON_IT0 BIT TCON.0 ; Interrupt 0 Type Select
 0088.1             +1  310     TCON_IE0 BIT TCON.1 ; External Interrupt 0   
 0088.2             +1  311     TCON_IT1 BIT TCON.2 ; Interrupt 1 Type Select
 0088.3             +1  312     TCON_IE1 BIT TCON.3 ; External Interrupt 1   
 0088.4             +1  313     TCON_TR0 BIT TCON.4 ; Timer 0 Run Control    
 0088.5             +1  314     TCON_TF0 BIT TCON.5 ; Timer 0 Overflow Flag  
 0088.6             +1  315     TCON_TR1 BIT TCON.6 ; Timer 1 Run Control    
 0088.7             +1  316     TCON_TF1 BIT TCON.7 ; Timer 1 Overflow Flag  
                    +1  317     
                    +1  318     ; TMR2CN 0xC8 (Timer 2 Control)
 00C8.0             +1  319     TMR2CN_T2XCLK  BIT TMR2CN.0 ; Timer 2 External Clock Select    
 00C8.2             +1  320     TMR2CN_TR2     BIT TMR2CN.2 ; Timer 2 Run Control              
 00C8.3             +1  321     TMR2CN_T2SPLIT BIT TMR2CN.3 ; Timer 2 Split Mode Enable        
 00C8.4             +1  322     TMR2CN_TF2CEN  BIT TMR2CN.4 ; Timer 2 Capture Enable           
 00C8.5             +1  323     TMR2CN_TF2LEN  BIT TMR2CN.5 ; Timer 2 Low Byte Interrupt Enable
 00C8.6             +1  324     TMR2CN_TF2L    BIT TMR2CN.6 ; Timer 2 Low Byte Overflow Flag   
 00C8.7             +1  325     TMR2CN_TF2H    BIT TMR2CN.7 ; Timer 2 High Byte Overflow Flag  
                    +1  326     
                    +1  327     ;------------------------------------------------------------------------------
                    +1  328     ; Interrupt Definitions
                    +1  329     ;------------------------------------------------------------------------------
 0000               +1  330     INT0_IRQn    EQU 0  ; External Interrupt 0  
 0001               +1  331     TIMER0_IRQn  EQU 1  ; Timer 0 Overflow      
 0002               +1  332     INT1_IRQn    EQU 2  ; External Interrupt 1  
 0003               +1  333     TIMER1_IRQn  EQU 3  ; Timer 1 Overflow      
 0004               +1  334     UART0_IRQn   EQU 4  ; UART 0                
 0005               +1  335     TIMER2_IRQn  EQU 5  ; Timer 2 Overflow      
 0006               +1  336     SPI0_IRQn    EQU 6  ; SPI0                  
 0007               +1  337     SMBUS0_IRQn  EQU 7  ; SMBus 0               
 0008               +1  338     USB0_IRQn    EQU 8  ; USB0                  
 0009               +1  339     ADC0WC_IRQn  EQU 9  ; ADC0 Window Compare   
 000A               +1  340     ADC0EOC_IRQn EQU 10 ; ADC0 End of Conversion
 000B               +1  341     PCA0_IRQn    EQU 11 ; PCA0                  
 000C               +1  342     CMP0_IRQn    EQU 12 ; Comparator 0          
 000D               +1  343     CMP1_IRQn    EQU 13 ; Comparator 1          
 000E               +1  344     TIMER3_IRQn  EQU 14 ; Timer 3 Overflow      
 000F               +1  345     VBUSLVL_IRQn EQU 15 ; VBUS Level            
                        346     
                        347     
                        348     ;-----------------------------------------------------------------------------
                        349     ; EQUATES
                        350     ;-----------------------------------------------------------------------------
                        351     
                        352     ;POT                             equ   P1.7
00A0.0                  353     BUTTON           equ   P2.0
                        354     ;GREEN_LED1       equ   P2.2
                        355     ;GREEN_LED2       equ   P2.3
                        356     
                        357     ;-----------------------------------------------------------------------------
                        358     ; RESET and INTERRUPT VECTORS
                        359     ;-----------------------------------------------------------------------------
                        360     
                        361                 ; Reset Vector
000000                  362                 cseg AT 0
AX51 MACRO ASSEMBLER  BLINKY                                                                05/23/24 02:18:58 PAGE     7

000000 020000     F     363                 ljmp Main                     ; Locate a jump to the start of
                        364                                               ; code at the reset vector.
                        365     
                        366     ;-----------------------------------------------------------------------------
                        367     ; CODE SEGMENT
                        368     ;-----------------------------------------------------------------------------
                        369     
                        370     
------                  371     Blink       segment  CODE
                        372     
------                  373                 rseg     Blink                ; Switch to this code segment.
                        374                 using    0                    ; Specify register bank for the
                        375                                               ; following program code.
                        376     
000000                  377     Main:
                        378                 ; Disable the WDT.
000000 53D9BF           379                 anl   PCA0MD, #NOT(040h)      ; clear Watchdog Enable bit
                        380     
000003 120000     F     381                             call    CLKsetup
000006 120000     F     382                             call    IOsetup
000009 120000     F     383                             call    ADCsetup
00000C 120000     F     384                             call    PWMsetup
                        385     
                        386     
00000F                  387     btnon:
00000F 30A007           388                             jnb BUTTON, ledon
000012 80FB             389                             sjmp btnon
                        390     
000014                  391     btnoff:
000014 20A004           392                             jb BUTTON, ledoff
000017 80FB             393                             sjmp btnoff
000019                  394     ledon:
000019 D2EC             395                             setb ADC0CN_ADBUSY
                        396                 ;sjmp btnoff
                        397     
00001B                  398     ledoff:
00001B E5BD             399                             mov A, ADC0L
00001D 75F004           400                             mov B, #4h
000020 84               401                             div AB
000021 F8               402                             mov R0, A
000022 E5BE             403                             mov A, ADC0H
000024 75F040           404                             mov B, #40h
000027 A4               405                             mul AB
000028 48               406                             orl A, R0
000029 F5FC             407                             mov PCA0CPH0, A
00002B 80EC             408                             sjmp ledon
                        409     
00002D                  410     CLKsetup:
00002D 75B283           411                             mov     OSCICN, #83h            ; Set internal oscillator to run
                        412                                             ; at its maximum frequency
                        413     
000030 75A900           414                             mov     CLKSEL, #00h            ; Select the internal osc. as
000033 22               415                 ret                         ; the SYSCLK source
                        416     
                        417     
000034                  418     IOsetup:
                        419                     ; Enable the Port I/O Crossbar
000034 75E100           420                 mov         XBR0, #00h
000037 75E241           421                 mov         XBR1, #41h              ; enable Crossbar and CEX0
                        422     
00003A 75D4FF           423                             mov     P0SKIP, #0ffh                   ; skip all 0
00003D 75D5FF           424                             mov     P1SKIP, #0ffh                   ; all 1
000040 75D6FB           425                             mov     P2SKIP, #0fbh                   ; and 2 port Pins for CE
AX51 MACRO ASSEMBLER  BLINKY                                                                05/23/24 02:18:58 PAGE     8

                               X0 be routed to P2.2 - GREEN_LED1
                        426     
000043 75A604           427                 mov         P2MDOUT, #04h           ; make LED pin output push-pull
000046 75F200           428                             mov             P1MDIN, #00h
000049 22               429                             ret
                        430     
00004A                  431     ADCsetup:
00004A 75BB07           432                             mov   AMX0P,  #07h                        ; Positive input P1.7
00004D 75BA1F           433                             mov   AMX0N,  #1fh                        ; Negative input GND
000050 43E8C0           434                             orl       ADC0CN, #0c0h                   ; Enable conversion an
                               d track mode (conversion only when "1" is written to AD0BUSY bit)
000053 22               435                             ret
000054                  436     PWMsetup:
                        437                             ; Configure PCA time base; overflow interrupt disabled
000054 75D800           438                             mov PCA0CN, #00h;               ; Stop counter; clear all flags
000057 75D908           439                             mov PCA0MD, #08h;               ; Use SYSCLK as time base
00005A 75DA42           440                             mov PCA0CPM0, #42h                              ; Module 0 = 8-b
                               it PWM mode
                        441     
                        442                             ; Configure initial PWM duty cycle = 50%
00005D 75FC3F           443                             mov PCA0CPH0, #3fh
                        444     
                        445                                
000060 75D840           446                             mov PCA0CN, #40h
000063 22               447                             ret
                        448     
                        449     ;-----------------------------------------------------------------------------
                        450     ; End of file.
                        451     
                        452     END
AX51 MACRO ASSEMBLER  BLINKY                                                                05/23/24 02:18:58 PAGE     9

SYMBOL TABLE LISTING
------ ----- -------


N A M E                       T Y P E  V A L U E     ATTRIBUTES

ACC. . . . . . . . . . . . .  D  ADDR  00E0H     A   
ACC_ACC0 . . . . . . . . . .  B  ADDR  00E0H.0   A   
ACC_ACC1 . . . . . . . . . .  B  ADDR  00E0H.1   A   
ACC_ACC2 . . . . . . . . . .  B  ADDR  00E0H.2   A   
ACC_ACC3 . . . . . . . . . .  B  ADDR  00E0H.3   A   
ACC_ACC4 . . . . . . . . . .  B  ADDR  00E0H.4   A   
ACC_ACC5 . . . . . . . . . .  B  ADDR  00E0H.5   A   
ACC_ACC6 . . . . . . . . . .  B  ADDR  00E0H.6   A   
ACC_ACC7 . . . . . . . . . .  B  ADDR  00E0H.7   A   
ADC0 . . . . . . . . . . . .  D  ADDR  00BDH     A   
ADC0CF . . . . . . . . . . .  D  ADDR  00BCH     A   
ADC0CN . . . . . . . . . . .  D  ADDR  00E8H     A   
ADC0CN_ADBUSY. . . . . . . .  B  ADDR  00E8H.4   A   
ADC0CN_ADCM0 . . . . . . . .  B  ADDR  00E8H.0   A   
ADC0CN_ADCM1 . . . . . . . .  B  ADDR  00E8H.1   A   
ADC0CN_ADCM2 . . . . . . . .  B  ADDR  00E8H.2   A   
ADC0CN_ADEN. . . . . . . . .  B  ADDR  00E8H.7   A   
ADC0CN_ADINT . . . . . . . .  B  ADDR  00E8H.5   A   
ADC0CN_ADTM. . . . . . . . .  B  ADDR  00E8H.6   A   
ADC0CN_ADWINT. . . . . . . .  B  ADDR  00E8H.3   A   
ADC0EOC_IRQN . . . . . . . .  N  NUMB  000AH     A   
ADC0GT . . . . . . . . . . .  D  ADDR  00C3H     A   
ADC0GTH. . . . . . . . . . .  D  ADDR  00C4H     A   
ADC0GTL. . . . . . . . . . .  D  ADDR  00C3H     A   
ADC0H. . . . . . . . . . . .  D  ADDR  00BEH     A   
ADC0L. . . . . . . . . . . .  D  ADDR  00BDH     A   
ADC0LT . . . . . . . . . . .  D  ADDR  00C5H     A   
ADC0LTH. . . . . . . . . . .  D  ADDR  00C6H     A   
ADC0LTL. . . . . . . . . . .  D  ADDR  00C5H     A   
ADC0WC_IRQN. . . . . . . . .  N  NUMB  0009H     A   
ADCSETUP . . . . . . . . . .  C  ADDR  004AH     R   SEG=BLINK
AMX0N. . . . . . . . . . . .  D  ADDR  00BAH     A   
AMX0P. . . . . . . . . . . .  D  ADDR  00BBH     A   
B. . . . . . . . . . . . . .  D  ADDR  00F0H     A   
B_B0 . . . . . . . . . . . .  B  ADDR  00F0H.0   A   
B_B1 . . . . . . . . . . . .  B  ADDR  00F0H.1   A   
B_B2 . . . . . . . . . . . .  B  ADDR  00F0H.2   A   
B_B3 . . . . . . . . . . . .  B  ADDR  00F0H.3   A   
B_B4 . . . . . . . . . . . .  B  ADDR  00F0H.4   A   
B_B5 . . . . . . . . . . . .  B  ADDR  00F0H.5   A   
B_B6 . . . . . . . . . . . .  B  ADDR  00F0H.6   A   
B_B7 . . . . . . . . . . . .  B  ADDR  00F0H.7   A   
BLINK. . . . . . . . . . . .  C  SEG   000064H       REL=UNIT, ALN=BYTE
BTNOFF . . . . . . . . . . .  C  ADDR  0014H     R   SEG=BLINK
BTNON. . . . . . . . . . . .  C  ADDR  000FH     R   SEG=BLINK
BUTTON . . . . . . . . . . .  B  ADDR  00A0H.0   A   
CKCON. . . . . . . . . . . .  D  ADDR  008EH     A   
CLKMUL . . . . . . . . . . .  D  ADDR  00B9H     A   
CLKREC . . . . . . . . . . .  N  NUMB  000FH     A   
CLKSEL . . . . . . . . . . .  D  ADDR  00A9H     A   
CLKSETUP . . . . . . . . . .  C  ADDR  002DH     R   SEG=BLINK
CMIE . . . . . . . . . . . .  N  NUMB  000BH     A   
CMINT. . . . . . . . . . . .  N  NUMB  0006H     A   
CMP0_IRQN. . . . . . . . . .  N  NUMB  000CH     A   
CMP1_IRQN. . . . . . . . . .  N  NUMB  000DH     A   
CPT0CN . . . . . . . . . . .  D  ADDR  009BH     A   
CPT0MD . . . . . . . . . . .  D  ADDR  009DH     A   
AX51 MACRO ASSEMBLER  BLINKY                                                                05/23/24 02:18:58 PAGE    10

CPT0MX . . . . . . . . . . .  D  ADDR  009FH     A   
CPT1CN . . . . . . . . . . .  D  ADDR  009AH     A   
CPT1MD . . . . . . . . . . .  D  ADDR  009CH     A   
CPT1MX . . . . . . . . . . .  D  ADDR  009EH     A   
DP . . . . . . . . . . . . .  D  ADDR  0082H     A   
DPH. . . . . . . . . . . . .  D  ADDR  0083H     A   
DPL. . . . . . . . . . . . .  D  ADDR  0082H     A   
E0CNT. . . . . . . . . . . .  N  NUMB  0016H     A   
E0CSR. . . . . . . . . . . .  N  NUMB  0011H     A   
EIE1 . . . . . . . . . . . .  D  ADDR  00E6H     A   
EIE2 . . . . . . . . . . . .  D  ADDR  00E7H     A   
EINCSRH. . . . . . . . . . .  N  NUMB  0012H     A   
EINCSRL. . . . . . . . . . .  N  NUMB  0011H     A   
EIP1 . . . . . . . . . . . .  D  ADDR  00F6H     A   
EIP2 . . . . . . . . . . . .  D  ADDR  00F7H     A   
EMI0CN . . . . . . . . . . .  D  ADDR  00AAH     A   
EOUTCNTH . . . . . . . . . .  N  NUMB  0017H     A   
EOUTCNTL . . . . . . . . . .  N  NUMB  0016H     A   
EOUTCSRH . . . . . . . . . .  N  NUMB  0015H     A   
EOUTCSRL . . . . . . . . . .  N  NUMB  0014H     A   
FADDR. . . . . . . . . . . .  N  NUMB  0000H     A   
FIFO0. . . . . . . . . . . .  N  NUMB  0020H     A   
FIFO1. . . . . . . . . . . .  N  NUMB  0021H     A   
FIFO2. . . . . . . . . . . .  N  NUMB  0022H     A   
FIFO3. . . . . . . . . . . .  N  NUMB  0023H     A   
FLKEY. . . . . . . . . . . .  D  ADDR  00B7H     A   
FLSCL. . . . . . . . . . . .  D  ADDR  00B6H     A   
FRAMEH . . . . . . . . . . .  N  NUMB  000DH     A   
FRAMEL . . . . . . . . . . .  N  NUMB  000CH     A   
IE . . . . . . . . . . . . .  D  ADDR  00A8H     A   
IE_EA. . . . . . . . . . . .  B  ADDR  00A8H.7   A   
IE_ES0 . . . . . . . . . . .  B  ADDR  00A8H.4   A   
IE_ESPI0 . . . . . . . . . .  B  ADDR  00A8H.6   A   
IE_ET0 . . . . . . . . . . .  B  ADDR  00A8H.1   A   
IE_ET1 . . . . . . . . . . .  B  ADDR  00A8H.3   A   
IE_ET2 . . . . . . . . . . .  B  ADDR  00A8H.5   A   
IE_EX0 . . . . . . . . . . .  B  ADDR  00A8H.0   A   
IE_EX1 . . . . . . . . . . .  B  ADDR  00A8H.2   A   
IN1IE. . . . . . . . . . . .  N  NUMB  0007H     A   
IN1INT . . . . . . . . . . .  N  NUMB  0002H     A   
INDEX. . . . . . . . . . . .  N  NUMB  000EH     A   
INT0_IRQN. . . . . . . . . .  N  NUMB  0000H     A   
INT1_IRQN. . . . . . . . . .  N  NUMB  0002H     A   
IOSETUP. . . . . . . . . . .  C  ADDR  0034H     R   SEG=BLINK
IP . . . . . . . . . . . . .  D  ADDR  00B8H     A   
IP_PS0 . . . . . . . . . . .  B  ADDR  00B8H.4   A   
IP_PSPI0 . . . . . . . . . .  B  ADDR  00B8H.6   A   
IP_PT0 . . . . . . . . . . .  B  ADDR  00B8H.1   A   
IP_PT1 . . . . . . . . . . .  B  ADDR  00B8H.3   A   
IP_PT2 . . . . . . . . . . .  B  ADDR  00B8H.5   A   
IP_PX0 . . . . . . . . . . .  B  ADDR  00B8H.0   A   
IP_PX1 . . . . . . . . . . .  B  ADDR  00B8H.2   A   
IT01CF . . . . . . . . . . .  D  ADDR  00E4H     A   
LEDOFF . . . . . . . . . . .  C  ADDR  001BH     R   SEG=BLINK
LEDON. . . . . . . . . . . .  C  ADDR  0019H     R   SEG=BLINK
MAIN . . . . . . . . . . . .  C  ADDR  0000H     R   SEG=BLINK
OSCICL . . . . . . . . . . .  D  ADDR  00B3H     A   
OSCICN . . . . . . . . . . .  D  ADDR  00B2H     A   
OSCXCN . . . . . . . . . . .  D  ADDR  00B1H     A   
OUT1IE . . . . . . . . . . .  N  NUMB  0009H     A   
OUT1INT. . . . . . . . . . .  N  NUMB  0004H     A   
P0 . . . . . . . . . . . . .  D  ADDR  0080H     A   
P0_B0. . . . . . . . . . . .  B  ADDR  0080H.0   A   
AX51 MACRO ASSEMBLER  BLINKY                                                                05/23/24 02:18:58 PAGE    11

P0_B1. . . . . . . . . . . .  B  ADDR  0080H.1   A   
P0_B2. . . . . . . . . . . .  B  ADDR  0080H.2   A   
P0_B3. . . . . . . . . . . .  B  ADDR  0080H.3   A   
P0_B4. . . . . . . . . . . .  B  ADDR  0080H.4   A   
P0_B5. . . . . . . . . . . .  B  ADDR  0080H.5   A   
P0_B6. . . . . . . . . . . .  B  ADDR  0080H.6   A   
P0_B7. . . . . . . . . . . .  B  ADDR  0080H.7   A   
P0MDIN . . . . . . . . . . .  D  ADDR  00F1H     A   
P0MDOUT. . . . . . . . . . .  D  ADDR  00A4H     A   
P0SKIP . . . . . . . . . . .  D  ADDR  00D4H     A   
P1 . . . . . . . . . . . . .  D  ADDR  0090H     A   
P1_B0. . . . . . . . . . . .  B  ADDR  0090H.0   A   
P1_B1. . . . . . . . . . . .  B  ADDR  0090H.1   A   
P1_B2. . . . . . . . . . . .  B  ADDR  0090H.2   A   
P1_B3. . . . . . . . . . . .  B  ADDR  0090H.3   A   
P1_B4. . . . . . . . . . . .  B  ADDR  0090H.4   A   
P1_B5. . . . . . . . . . . .  B  ADDR  0090H.5   A   
P1_B6. . . . . . . . . . . .  B  ADDR  0090H.6   A   
P1_B7. . . . . . . . . . . .  B  ADDR  0090H.7   A   
P1MDIN . . . . . . . . . . .  D  ADDR  00F2H     A   
P1MDOUT. . . . . . . . . . .  D  ADDR  00A5H     A   
P1SKIP . . . . . . . . . . .  D  ADDR  00D5H     A   
P2 . . . . . . . . . . . . .  D  ADDR  00A0H     A   
P2_B0. . . . . . . . . . . .  B  ADDR  00A0H.0   A   
P2_B1. . . . . . . . . . . .  B  ADDR  00A0H.1   A   
P2_B2. . . . . . . . . . . .  B  ADDR  00A0H.2   A   
P2_B3. . . . . . . . . . . .  B  ADDR  00A0H.3   A   
P2_B4. . . . . . . . . . . .  B  ADDR  00A0H.4   A   
P2_B5. . . . . . . . . . . .  B  ADDR  00A0H.5   A   
P2_B6. . . . . . . . . . . .  B  ADDR  00A0H.6   A   
P2_B7. . . . . . . . . . . .  B  ADDR  00A0H.7   A   
P2MDIN . . . . . . . . . . .  D  ADDR  00F3H     A   
P2MDOUT. . . . . . . . . . .  D  ADDR  00A6H     A   
P2SKIP . . . . . . . . . . .  D  ADDR  00D6H     A   
P3 . . . . . . . . . . . . .  D  ADDR  00B0H     A   
P3_B0. . . . . . . . . . . .  B  ADDR  00B0H.0   A   
P3MDIN . . . . . . . . . . .  D  ADDR  00F4H     A   
P3MDOUT. . . . . . . . . . .  D  ADDR  00A7H     A   
PCA0 . . . . . . . . . . . .  D  ADDR  00F9H     A   
PCA0_IRQN. . . . . . . . . .  N  NUMB  000BH     A   
PCA0CN . . . . . . . . . . .  D  ADDR  00D8H     A   
PCA0CN_CCF0. . . . . . . . .  B  ADDR  00D8H.0   A   
PCA0CN_CCF1. . . . . . . . .  B  ADDR  00D8H.1   A   
PCA0CN_CCF2. . . . . . . . .  B  ADDR  00D8H.2   A   
PCA0CN_CCF3. . . . . . . . .  B  ADDR  00D8H.3   A   
PCA0CN_CCF4. . . . . . . . .  B  ADDR  00D8H.4   A   
PCA0CN_CF. . . . . . . . . .  B  ADDR  00D8H.7   A   
PCA0CN_CR. . . . . . . . . .  B  ADDR  00D8H.6   A   
PCA0CP0. . . . . . . . . . .  D  ADDR  00FBH     A   
PCA0CP1. . . . . . . . . . .  D  ADDR  00E9H     A   
PCA0CP2. . . . . . . . . . .  D  ADDR  00EBH     A   
PCA0CP3. . . . . . . . . . .  D  ADDR  00EDH     A   
PCA0CP4. . . . . . . . . . .  D  ADDR  00FDH     A   
PCA0CPH0 . . . . . . . . . .  D  ADDR  00FCH     A   
PCA0CPH1 . . . . . . . . . .  D  ADDR  00EAH     A   
PCA0CPH2 . . . . . . . . . .  D  ADDR  00ECH     A   
PCA0CPH3 . . . . . . . . . .  D  ADDR  00EEH     A   
PCA0CPH4 . . . . . . . . . .  D  ADDR  00FEH     A   
PCA0CPL0 . . . . . . . . . .  D  ADDR  00FBH     A   
PCA0CPL1 . . . . . . . . . .  D  ADDR  00E9H     A   
PCA0CPL2 . . . . . . . . . .  D  ADDR  00EBH     A   
PCA0CPL3 . . . . . . . . . .  D  ADDR  00EDH     A   
PCA0CPL4 . . . . . . . . . .  D  ADDR  00FDH     A   
AX51 MACRO ASSEMBLER  BLINKY                                                                05/23/24 02:18:58 PAGE    12

PCA0CPM0 . . . . . . . . . .  D  ADDR  00DAH     A   
PCA0CPM1 . . . . . . . . . .  D  ADDR  00DBH     A   
PCA0CPM2 . . . . . . . . . .  D  ADDR  00DCH     A   
PCA0CPM3 . . . . . . . . . .  D  ADDR  00DDH     A   
PCA0CPM4 . . . . . . . . . .  D  ADDR  00DEH     A   
PCA0H. . . . . . . . . . . .  D  ADDR  00FAH     A   
PCA0L. . . . . . . . . . . .  D  ADDR  00F9H     A   
PCA0MD . . . . . . . . . . .  D  ADDR  00D9H     A   
PCON . . . . . . . . . . . .  D  ADDR  0087H     A   
POWER. . . . . . . . . . . .  N  NUMB  0001H     A   
PSCTL. . . . . . . . . . . .  D  ADDR  008FH     A   
PSW. . . . . . . . . . . . .  D  ADDR  00D0H     A   
PSW_AC . . . . . . . . . . .  B  ADDR  00D0H.6   A   
PSW_CY . . . . . . . . . . .  B  ADDR  00D0H.7   A   
PSW_F0 . . . . . . . . . . .  B  ADDR  00D0H.5   A   
PSW_F1 . . . . . . . . . . .  B  ADDR  00D0H.1   A   
PSW_OV . . . . . . . . . . .  B  ADDR  00D0H.2   A   
PSW_PARITY . . . . . . . . .  B  ADDR  00D0H.0   A   
PSW_RS0. . . . . . . . . . .  B  ADDR  00D0H.3   A   
PSW_RS1. . . . . . . . . . .  B  ADDR  00D0H.4   A   
PWMSETUP . . . . . . . . . .  C  ADDR  0054H     R   SEG=BLINK
REF0CN . . . . . . . . . . .  D  ADDR  00D1H     A   
REG0CN . . . . . . . . . . .  D  ADDR  00C9H     A   
RSTSRC . . . . . . . . . . .  D  ADDR  00EFH     A   
SBUF0. . . . . . . . . . . .  D  ADDR  0099H     A   
SCON0. . . . . . . . . . . .  D  ADDR  0098H     A   
SCON0_MCE. . . . . . . . . .  B  ADDR  0098H.5   A   
SCON0_RB8. . . . . . . . . .  B  ADDR  0098H.2   A   
SCON0_REN. . . . . . . . . .  B  ADDR  0098H.4   A   
SCON0_RI . . . . . . . . . .  B  ADDR  0098H.0   A   
SCON0_SMODE. . . . . . . . .  B  ADDR  0098H.7   A   
SCON0_TB8. . . . . . . . . .  B  ADDR  0098H.3   A   
SCON0_TI . . . . . . . . . .  B  ADDR  0098H.1   A   
SMB0CF . . . . . . . . . . .  D  ADDR  00C1H     A   
SMB0CN . . . . . . . . . . .  D  ADDR  00C0H     A   
SMB0CN_ACK . . . . . . . . .  B  ADDR  00C0H.1   A   
SMB0CN_ACKRQ . . . . . . . .  B  ADDR  00C0H.3   A   
SMB0CN_ARBLOST . . . . . . .  B  ADDR  00C0H.2   A   
SMB0CN_MASTER. . . . . . . .  B  ADDR  00C0H.7   A   
SMB0CN_SI. . . . . . . . . .  B  ADDR  00C0H.0   A   
SMB0CN_STA . . . . . . . . .  B  ADDR  00C0H.5   A   
SMB0CN_STO . . . . . . . . .  B  ADDR  00C0H.4   A   
SMB0CN_TXMODE. . . . . . . .  B  ADDR  00C0H.6   A   
SMB0DAT. . . . . . . . . . .  D  ADDR  00C2H     A   
SMBUS0_IRQN. . . . . . . . .  N  NUMB  0007H     A   
SP . . . . . . . . . . . . .  D  ADDR  0081H     A   
SPI0_IRQN. . . . . . . . . .  N  NUMB  0006H     A   
SPI0CFG. . . . . . . . . . .  D  ADDR  00A1H     A   
SPI0CKR. . . . . . . . . . .  D  ADDR  00A2H     A   
SPI0CN . . . . . . . . . . .  D  ADDR  00F8H     A   
SPI0CN_MODF. . . . . . . . .  B  ADDR  00F8H.5   A   
SPI0CN_NSSMD0. . . . . . . .  B  ADDR  00F8H.2   A   
SPI0CN_NSSMD1. . . . . . . .  B  ADDR  00F8H.3   A   
SPI0CN_RXOVRN. . . . . . . .  B  ADDR  00F8H.4   A   
SPI0CN_SPIEN . . . . . . . .  B  ADDR  00F8H.0   A   
SPI0CN_SPIF. . . . . . . . .  B  ADDR  00F8H.7   A   
SPI0CN_TXBMT . . . . . . . .  B  ADDR  00F8H.1   A   
SPI0CN_WCOL. . . . . . . . .  B  ADDR  00F8H.6   A   
SPI0DAT. . . . . . . . . . .  D  ADDR  00A3H     A   
TCON . . . . . . . . . . . .  D  ADDR  0088H     A   
TCON_IE0 . . . . . . . . . .  B  ADDR  0088H.1   A   
TCON_IE1 . . . . . . . . . .  B  ADDR  0088H.3   A   
TCON_IT0 . . . . . . . . . .  B  ADDR  0088H.0   A   
AX51 MACRO ASSEMBLER  BLINKY                                                                05/23/24 02:18:58 PAGE    13

TCON_IT1 . . . . . . . . . .  B  ADDR  0088H.2   A   
TCON_TF0 . . . . . . . . . .  B  ADDR  0088H.5   A   
TCON_TF1 . . . . . . . . . .  B  ADDR  0088H.7   A   
TCON_TR0 . . . . . . . . . .  B  ADDR  0088H.4   A   
TCON_TR1 . . . . . . . . . .  B  ADDR  0088H.6   A   
TH0. . . . . . . . . . . . .  D  ADDR  008CH     A   
TH1. . . . . . . . . . . . .  D  ADDR  008DH     A   
TIMER0_IRQN. . . . . . . . .  N  NUMB  0001H     A   
TIMER1_IRQN. . . . . . . . .  N  NUMB  0003H     A   
TIMER2_IRQN. . . . . . . . .  N  NUMB  0005H     A   
TIMER3_IRQN. . . . . . . . .  N  NUMB  000EH     A   
TL0. . . . . . . . . . . . .  D  ADDR  008AH     A   
TL1. . . . . . . . . . . . .  D  ADDR  008BH     A   
TMOD . . . . . . . . . . . .  D  ADDR  0089H     A   
TMR2 . . . . . . . . . . . .  D  ADDR  00CCH     A   
TMR2CN . . . . . . . . . . .  D  ADDR  00C8H     A   
TMR2CN_T2SPLIT . . . . . . .  B  ADDR  00C8H.3   A   
TMR2CN_T2XCLK. . . . . . . .  B  ADDR  00C8H.0   A   
TMR2CN_TF2CEN. . . . . . . .  B  ADDR  00C8H.4   A   
TMR2CN_TF2H. . . . . . . . .  B  ADDR  00C8H.7   A   
TMR2CN_TF2L. . . . . . . . .  B  ADDR  00C8H.6   A   
TMR2CN_TF2LEN. . . . . . . .  B  ADDR  00C8H.5   A   
TMR2CN_TR2 . . . . . . . . .  B  ADDR  00C8H.2   A   
TMR2H. . . . . . . . . . . .  D  ADDR  00CDH     A   
TMR2L. . . . . . . . . . . .  D  ADDR  00CCH     A   
TMR2RL . . . . . . . . . . .  D  ADDR  00CAH     A   
TMR2RLH. . . . . . . . . . .  D  ADDR  00CBH     A   
TMR2RLL. . . . . . . . . . .  D  ADDR  00CAH     A   
TMR3 . . . . . . . . . . . .  D  ADDR  0094H     A   
TMR3CN . . . . . . . . . . .  D  ADDR  0091H     A   
TMR3H. . . . . . . . . . . .  D  ADDR  0095H     A   
TMR3L. . . . . . . . . . . .  D  ADDR  0094H     A   
TMR3RL . . . . . . . . . . .  D  ADDR  0092H     A   
TMR3RLH. . . . . . . . . . .  D  ADDR  0093H     A   
TMR3RLL. . . . . . . . . . .  D  ADDR  0092H     A   
UART0_IRQN . . . . . . . . .  N  NUMB  0004H     A   
USB0_IRQN. . . . . . . . . .  N  NUMB  0008H     A   
USB0ADR. . . . . . . . . . .  D  ADDR  0096H     A   
USB0DAT. . . . . . . . . . .  D  ADDR  0097H     A   
USB0XCN. . . . . . . . . . .  D  ADDR  00D7H     A   
VBUSLVL_IRQN . . . . . . . .  N  NUMB  000FH     A   
VDM0CN . . . . . . . . . . .  D  ADDR  00FFH     A   
XBR0 . . . . . . . . . . . .  D  ADDR  00E1H     A   
XBR1 . . . . . . . . . . . .  D  ADDR  00E2H     A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S).
