vendor_name = ModelSim
source_file = 1, C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd
source_file = 1, C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_5.vhd
source_file = 1, C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_4.vhd
source_file = 1, C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_3.vhd
source_file = 1, C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_2.vhd
source_file = 1, C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/not_1.vhd
source_file = 1, C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_3.vhd
source_file = 1, C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_2.vhd
source_file = 1, C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/FlipFlopD.vhd
source_file = 1, C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd
source_file = 1, C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/zeroAnove.vhd
source_file = 1, C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/db/sevensegmentwclockflipflop.cbx.xml
design_name = sevensegmentwclockflipflop
instance = comp, \abcdefg[0]~output\, abcdefg[0]~output, sevensegmentwclockflipflop, 1
instance = comp, \abcdefg[1]~output\, abcdefg[1]~output, sevensegmentwclockflipflop, 1
instance = comp, \abcdefg[2]~output\, abcdefg[2]~output, sevensegmentwclockflipflop, 1
instance = comp, \abcdefg[3]~output\, abcdefg[3]~output, sevensegmentwclockflipflop, 1
instance = comp, \abcdefg[4]~output\, abcdefg[4]~output, sevensegmentwclockflipflop, 1
instance = comp, \abcdefg[5]~output\, abcdefg[5]~output, sevensegmentwclockflipflop, 1
instance = comp, \abcdefg[6]~output\, abcdefg[6]~output, sevensegmentwclockflipflop, 1
instance = comp, \clock~input\, clock~input, sevensegmentwclockflipflop, 1
instance = comp, \clock~inputclkctrl\, clock~inputclkctrl, sevensegmentwclockflipflop, 1
instance = comp, \habilita~input\, habilita~input, sevensegmentwclockflipflop, 1
instance = comp, \display|C32|output\, display|C32|output, sevensegmentwclockflipflop, 1
instance = comp, \counter|WXYZ_FFD[0]~feeder\, counter|WXYZ_FFD[0]~feeder, sevensegmentwclockflipflop, 1
instance = comp, \counter|WXYZ_FFD[0]\, counter|WXYZ_FFD[0], sevensegmentwclockflipflop, 1
instance = comp, \counter|FFD1|Q\, counter|FFD1|Q, sevensegmentwclockflipflop, 1
instance = comp, \display|C34|output\, display|C34|output, sevensegmentwclockflipflop, 1
