{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632501938923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632501938924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 24 13:45:38 2021 " "Processing started: Fri Sep 24 13:45:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632501938924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632501938924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Divisor_Frecuencia -c Divisor_Frecuencia " "Command: quartus_map --read_settings_files=on --write_settings_files=off Divisor_Frecuencia -c Divisor_Frecuencia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632501938924 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1632501939383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/tesis/archivos_vhdl/package_tesis.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/rodri/documents/tesis/archivos_vhdl/package_tesis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_tesis " "Found design unit 1: package_tesis" {  } { { "../Archivos_VHDL/package_tesis.vhd" "" { Text "C:/Users/rodri/Documents/Tesis/Archivos_VHDL/package_tesis.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632501939863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632501939863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/tesis/archivos_vhdl/divisor_frecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/tesis/archivos_vhdl/divisor_frecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_frecuencia-arch_divisor_frec " "Found design unit 1: divisor_frecuencia-arch_divisor_frec" {  } { { "../Archivos_VHDL/divisor_frecuencia.vhd" "" { Text "C:/Users/rodri/Documents/Tesis/Archivos_VHDL/divisor_frecuencia.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632501939867 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_frecuencia " "Found entity 1: divisor_frecuencia" {  } { { "../Archivos_VHDL/divisor_frecuencia.vhd" "" { Text "C:/Users/rodri/Documents/Tesis/Archivos_VHDL/divisor_frecuencia.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632501939867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632501939867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/tesis/archivos_vhdl/tb_divisor_frecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/tesis/archivos_vhdl/tb_divisor_frecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_divisor_frecuencia-arch_tb_divisor_frecuencia " "Found design unit 1: tb_divisor_frecuencia-arch_tb_divisor_frecuencia" {  } { { "../Archivos_VHDL/tb_divisor_frecuencia.vhd" "" { Text "C:/Users/rodri/Documents/Tesis/Archivos_VHDL/tb_divisor_frecuencia.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632501939870 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_divisor_frecuencia " "Found entity 1: tb_divisor_frecuencia" {  } { { "../Archivos_VHDL/tb_divisor_frecuencia.vhd" "" { Text "C:/Users/rodri/Documents/Tesis/Archivos_VHDL/tb_divisor_frecuencia.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632501939870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632501939870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divisor_frecuencia " "Elaborating entity \"divisor_frecuencia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1632501939909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1632501940469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632501940469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1632501940500 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1632501940500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1632501940500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1632501940500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632501940522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 24 13:45:40 2021 " "Processing ended: Fri Sep 24 13:45:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632501940522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632501940522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632501940522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632501940522 ""}
