# Component constraints for C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_Full_Duplex.cydsn\TopDesign\TopDesign.cysch
# Project: C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_Full_Duplex.cydsn\UART_Full_Duplex.cyprj
# Date: Sun, 20 May 2018 08:32:49 GMT
