# VHDL-for-FPGAs
Introductory VHDL Designs for learning to prototype with Field Programmable Gate Arrays (FPGAs)<br>
Software: Xilinx Vivado ISE & SDK<br>
Hardware: Xilinx Zynq-7000 SoC (Digilent Arty Z7-20 FPGA Dev Board)<br>
### List of Designs:
- [8-bit Barrel Shifter](https://github.com/ARZ3N/VHDL-for-FPGAs/tree/main/Barrel_Shifter)
- [Dual Priority Encoder](https://github.com/ARZ3N/VHDL-for-FPGAs/tree/main/Dual_Priority_Encoder)
- [12-bit BCD Incrementor](https://github.com/ARZ3N/VHDL-for-FPGAs/tree/main/BCD_Inc)
  
