{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563181395604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563181395605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 05:03:15 2019 " "Processing started: Mon Jul 15 05:03:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563181395605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181395605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_CTL -c VGA_CTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_CTL -c VGA_CTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181395605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563181395984 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "10 " "Parallel compilation is enabled and will use up to 10 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1563181395984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_generator " "Found entity 1: sync_generator" {  } { { "VGA_sync_generator.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563181403484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_modes.v 2 2 " "Found 2 design units, including 2 entities, in source file VGA_modes.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mode_txt " "Found entity 1: vga_mode_txt" {  } { { "VGA_modes.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563181403485 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mode_320x240_bmp " "Found entity 2: vga_mode_320x240_bmp" {  } { { "VGA_modes.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563181403485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403485 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VGA_CTL.v(48) " "Verilog HDL warning at VGA_CTL.v(48): extended using \"x\" or \"z\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1563181403485 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VGA_CTL.v(56) " "Verilog HDL warning at VGA_CTL.v(56): extended using \"x\" or \"z\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1563181403485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_CTL.v 2 2 " "Found 2 design units, including 2 entities, in source file VGA_CTL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CTL " "Found entity 1: VGA_CTL" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563181403486 ""} { "Info" "ISGN_ENTITY_NAME" "2 charmem " "Found entity 2: charmem" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563181403486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Misc.v 1 1 " "Found 1 design units, including 1 entities, in source file Misc.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_x2 " "Found entity 1: clk_div_x2" {  } { { "Misc.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/Misc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563181403486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_CTL " "Elaborating entity \"VGA_CTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563181403723 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_UNUSED_0 VGA_CTL.v(75) " "Verilog HDL or VHDL warning at VGA_CTL.v(75): object \"REG_UNUSED_0\" assigned a value but never read" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563181403724 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_scroll_x_bit9 VGA_CTL.v(76) " "Verilog HDL or VHDL warning at VGA_CTL.v(76): object \"reg_scroll_x_bit9\" assigned a value but never read" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563181403724 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_scroll_y_bit9 VGA_CTL.v(77) " "Verilog HDL or VHDL warning at VGA_CTL.v(77): object \"reg_scroll_y_bit9\" assigned a value but never read" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563181403724 "|VGA_CTL"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "VGA_CTL.v(97) " "Verilog HDL Case Statement warning at VGA_CTL.v(97): case item expression covers a value already covered by a previous case item" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 97 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1563181403726 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_scroll_x VGA_CTL.v(158) " "Verilog HDL Always Construct warning at VGA_CTL.v(158): inferring latch(es) for variable \"reg_scroll_x\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563181403728 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_scroll_y VGA_CTL.v(158) " "Verilog HDL Always Construct warning at VGA_CTL.v(158): inferring latch(es) for variable \"reg_scroll_y\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563181403728 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_CTL.v(166) " "Verilog HDL assignment warning at VGA_CTL.v(166): truncated value with size 32 to match size of target (8)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563181403728 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_CTL.v(167) " "Verilog HDL assignment warning at VGA_CTL.v(167): truncated value with size 32 to match size of target (8)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563181403728 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_system VGA_CTL.v(14) " "Output port \"clk_system\" at VGA_CTL.v(14) has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1563181403730 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_interrupt VGA_CTL.v(26) " "Output port \"vga_interrupt\" at VGA_CTL.v(26) has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1563181403730 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_blank VGA_CTL.v(29) " "Output port \"vga_blank\" at VGA_CTL.v(29) has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1563181403730 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[0\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[0\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403731 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[1\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[1\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403731 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[2\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[2\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403731 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[3\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[3\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403731 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[4\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[4\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403731 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[5\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[5\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403731 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[6\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[6\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403731 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[7\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[7\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403731 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[0\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[0\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403732 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[1\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[1\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403732 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[2\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[2\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403732 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[3\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[3\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403732 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[4\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[4\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403732 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[5\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[5\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403732 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[6\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[6\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403732 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[7\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[7\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403732 "|VGA_CTL"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_x\[7\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_x\[7\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "VGA_CTL.v(158) " "Constant driver at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_x\[6\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_x\[6\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_x\[5\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_x\[5\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_x\[4\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_x\[4\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_x\[3\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_x\[3\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_x\[2\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_x\[2\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_x\[1\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_x\[1\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_y\[7\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_y\[7\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_y\[6\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_y\[6\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_y\[5\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_y\[5\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_y\[4\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_y\[4\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_y\[3\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_y\[3\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_y\[2\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_y\[2\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_scroll_y\[1\] VGA_CTL.v(165) " "Can't resolve multiple constant drivers for net \"reg_scroll_y\[1\]\" at VGA_CTL.v(165)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403746 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563181403747 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "861 " "Peak virtual memory: 861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563181403800 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 15 05:03:23 2019 " "Processing ended: Mon Jul 15 05:03:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563181403800 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563181403800 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563181403800 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403800 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181403943 ""}
