# 02203 Lab 1 - SystemVerilog Implementation

This repository contains the System Verilog version of the first lab assignment for the 02203 course. Only the system verilog source code, for Lab 1 is included here.

*This repository is inteded to work with Verilator, but is still missing a System Verilog implementation of the debouncer in task 2* 

## WARNING

Using this version for your assignment is at your own risk

## Purpose

The repository is intended to provide a System Verilog alternative of Lab 1, following the requirements and guidelines provided in the course.

## TODO

- [x] Create SystemVerilog version of the debouncer
- [ ] Add Verilator Makefile
