<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='ncore.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: ncore
    <br/>
    Created: Oct 27, 2006
    <br/>
    Updated: Oct 28, 2007
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Alpha
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This is a little-little processor core. It has 16 instructions. It is under developement again, since the latest version is deleted... It is not yet verified, tested, etc.
     <br/>
     It's written in Verilog, generaly for Spartan.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     -It's very little.
     <br/>
     -Easy to understand.
     <br/>
     -Easy to convert.
     <br/>
     -Easy to compile the RISC or CISC instructions into this small set of commands.
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     Ver 0.1
     <br/>
     "post-alfa"
     <br/>
     Ver 0.2
     <br/>
     There was many errors of syntax...
     <br/>
     So now there are corrected, it's ready to synthesize.
     <br/>
     Not yet wholly tested.
     <br/>
     New in downloads:
     <br/>
     asm compiler C and Yacc/Lex versions (Alpha)
     <br/>
     simple simulator to verify the compiled code
     <br/>
     nCore 2: more procedure-capability
     <br/>
     nCore 3: safe multi-tasking-capability
     <br/>
     <br/>
     Under developement:
     <br/>
     C, asm compilers, emulator, BIOS
     <br/>
     Under planning:
     <br/>
     OS with cooperativ/hybrid multitasking, handling the configuration of  the multicore system.
     <br/>
     Wishbone
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
