\hypertarget{structSPI__Type}{}\section{S\+P\+I\+\_\+\+Type Struct Reference}
\label{structSPI__Type}\index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSPI__Type_a651ac70598a7c82ab57fc9eb672f3d70}{M\+CR}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}\hypertarget{structSPI__Type_a4d7b2766488f717642c08706d93e4dd6}{}\label{structSPI__Type_a4d7b2766488f717642c08706d93e4dd6}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSPI__Type_af7eab4d0bc295e978e3c0c28d7129481}{T\+CR}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structSPI__Type_a9bbdd6aba74a5acac2353d20f69cba9c}{CTAR} \mbox{[}2\mbox{]}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structSPI__Type_a201c3b1742bb0ed045008977151113fa}{CTAR\_SLAVE} \mbox{[}1\mbox{]}\\
\}; \hypertarget{structSPI__Type_ad766ce0a70f9095400ada915961d51e9}{}\label{structSPI__Type_ad766ce0a70f9095400ada915961d51e9}
\\

\end{tabbing}\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}24\mbox{]}\hypertarget{structSPI__Type_a936c99e0be944bb0dac3e4ff123c8656}{}\label{structSPI__Type_a936c99e0be944bb0dac3e4ff123c8656}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSPI__Type_ad088a564a1fe1bdbf211c57a2a782139}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSPI__Type_a107d9410bde132e409d2238beea64d07}{R\+S\+ER}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structSPI__Type_a6c80b733dbeb338bd00a076a787d1586}{PUSHR}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structSPI__Type_a333d186477ff4f51d447d342354aaead}{PUSHR\_SLAVE}\\
\}; \hypertarget{structSPI__Type_a14cc8823fbf5d9e37bd787118fc783ae}{}\label{structSPI__Type_a14cc8823fbf5d9e37bd787118fc783ae}
\\

\end{tabbing}\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSPI__Type_a05364b40687e08bc41dac6e8c36c902e}{P\+O\+PR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSPI__Type_a249653bf4e8d64e2c4c5936421ea9927}{T\+X\+F\+R0}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSPI__Type_abb8a5ba4a6ec647e27fa59f3d9657dc6}{T\+X\+F\+R1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSPI__Type_a0f0d6e3942d20c38cdf19ef8c48116d2}{T\+X\+F\+R2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSPI__Type_a67d77705e336870c3747e28d1f549b1d}{T\+X\+F\+R3}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}48\mbox{]}\hypertarget{structSPI__Type_a7f3882deac60d2a1e3486213ef08f6f9}{}\label{structSPI__Type_a7f3882deac60d2a1e3486213ef08f6f9}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSPI__Type_af53d225f3bd16875b4fcf2f9e6e0cfdc}{R\+X\+F\+R0}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSPI__Type_a8c3198672d66f0035b4d22a9ca93d8ed}{R\+X\+F\+R1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSPI__Type_a9f8fcb4decbddd5297058b2c5409a8aa}{R\+X\+F\+R2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSPI__Type_aeb39b56090b9626153ac0501c17ed1cc}{R\+X\+F\+R3}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structSPI__Type_a9bbdd6aba74a5acac2353d20f69cba9c}{CTAR} \mbox{[}2\mbox{]}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structSPI__Type_a201c3b1742bb0ed045008977151113fa}{CTAR\_SLAVE} \mbox{[}1\mbox{]}\\
\}; \hypertarget{structSPI__Type_ad6c56715fe9913ffed33bf63887ad554}{}\label{structSPI__Type_ad6c56715fe9913ffed33bf63887ad554}
\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structSPI__Type_a6c80b733dbeb338bd00a076a787d1586}{PUSHR}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structSPI__Type_a333d186477ff4f51d447d342354aaead}{PUSHR\_SLAVE}\\
\}; \hypertarget{structSPI__Type_a383a0c6ec95bd9f4a4917637c29060cb}{}\label{structSPI__Type_a383a0c6ec95bd9f4a4917637c29060cb}
\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+PI -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!C\+T\+AR@{C\+T\+AR}}
\index{C\+T\+AR@{C\+T\+AR}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+T\+AR}{CTAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+C\+T\+AR\mbox{[}2\mbox{]}}\hypertarget{structSPI__Type_a9bbdd6aba74a5acac2353d20f69cba9c}{}\label{structSPI__Type_a9bbdd6aba74a5acac2353d20f69cba9c}
Clock and Transfer Attributes Register (In Master Mode), array offset\+: 0xC, array step\+: 0x4 \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!C\+T\+A\+R\+\_\+\+S\+L\+A\+VE@{C\+T\+A\+R\+\_\+\+S\+L\+A\+VE}}
\index{C\+T\+A\+R\+\_\+\+S\+L\+A\+VE@{C\+T\+A\+R\+\_\+\+S\+L\+A\+VE}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+T\+A\+R\+\_\+\+S\+L\+A\+VE}{CTAR_SLAVE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+C\+T\+A\+R\+\_\+\+S\+L\+A\+VE\mbox{[}1\mbox{]}}\hypertarget{structSPI__Type_a201c3b1742bb0ed045008977151113fa}{}\label{structSPI__Type_a201c3b1742bb0ed045008977151113fa}
Clock and Transfer Attributes Register (In Slave Mode), array offset\+: 0xC, array step\+: 0x4 \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+CR}{MCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+M\+CR}\hypertarget{structSPI__Type_a651ac70598a7c82ab57fc9eb672f3d70}{}\label{structSPI__Type_a651ac70598a7c82ab57fc9eb672f3d70}
Module Configuration Register, offset\+: 0x0 \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!P\+O\+PR@{P\+O\+PR}}
\index{P\+O\+PR@{P\+O\+PR}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+O\+PR}{POPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+P\+O\+PR}\hypertarget{structSPI__Type_a05364b40687e08bc41dac6e8c36c902e}{}\label{structSPI__Type_a05364b40687e08bc41dac6e8c36c902e}
P\+OP RX F\+I\+FO Register, offset\+: 0x38 \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!P\+U\+S\+HR@{P\+U\+S\+HR}}
\index{P\+U\+S\+HR@{P\+U\+S\+HR}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+U\+S\+HR}{PUSHR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+P\+U\+S\+HR}\hypertarget{structSPI__Type_a6c80b733dbeb338bd00a076a787d1586}{}\label{structSPI__Type_a6c80b733dbeb338bd00a076a787d1586}
P\+U\+SH TX F\+I\+FO Register In Master Mode, offset\+: 0x34 \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE@{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}}
\index{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE@{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}{PUSHR_SLAVE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}\hypertarget{structSPI__Type_a333d186477ff4f51d447d342354aaead}{}\label{structSPI__Type_a333d186477ff4f51d447d342354aaead}
P\+U\+SH TX F\+I\+FO Register In Slave Mode, offset\+: 0x34 \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!R\+S\+ER@{R\+S\+ER}}
\index{R\+S\+ER@{R\+S\+ER}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+S\+ER}{RSER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+R\+S\+ER}\hypertarget{structSPI__Type_a107d9410bde132e409d2238beea64d07}{}\label{structSPI__Type_a107d9410bde132e409d2238beea64d07}
D\+M\+A/\+Interrupt Request Select and Enable Register, offset\+: 0x30 \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!R\+X\+F\+R0@{R\+X\+F\+R0}}
\index{R\+X\+F\+R0@{R\+X\+F\+R0}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+X\+F\+R0}{RXFR0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+R\+X\+F\+R0}\hypertarget{structSPI__Type_af53d225f3bd16875b4fcf2f9e6e0cfdc}{}\label{structSPI__Type_af53d225f3bd16875b4fcf2f9e6e0cfdc}
Receive F\+I\+FO Registers, offset\+: 0x7C \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!R\+X\+F\+R1@{R\+X\+F\+R1}}
\index{R\+X\+F\+R1@{R\+X\+F\+R1}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+X\+F\+R1}{RXFR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+R\+X\+F\+R1}\hypertarget{structSPI__Type_a8c3198672d66f0035b4d22a9ca93d8ed}{}\label{structSPI__Type_a8c3198672d66f0035b4d22a9ca93d8ed}
Receive F\+I\+FO Registers, offset\+: 0x80 \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!R\+X\+F\+R2@{R\+X\+F\+R2}}
\index{R\+X\+F\+R2@{R\+X\+F\+R2}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+X\+F\+R2}{RXFR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+R\+X\+F\+R2}\hypertarget{structSPI__Type_a9f8fcb4decbddd5297058b2c5409a8aa}{}\label{structSPI__Type_a9f8fcb4decbddd5297058b2c5409a8aa}
Receive F\+I\+FO Registers, offset\+: 0x84 \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!R\+X\+F\+R3@{R\+X\+F\+R3}}
\index{R\+X\+F\+R3@{R\+X\+F\+R3}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+X\+F\+R3}{RXFR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+R\+X\+F\+R3}\hypertarget{structSPI__Type_aeb39b56090b9626153ac0501c17ed1cc}{}\label{structSPI__Type_aeb39b56090b9626153ac0501c17ed1cc}
Receive F\+I\+FO Registers, offset\+: 0x88 \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!SR@{SR}}
\index{SR@{SR}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+SR}\hypertarget{structSPI__Type_ad088a564a1fe1bdbf211c57a2a782139}{}\label{structSPI__Type_ad088a564a1fe1bdbf211c57a2a782139}
Status Register, offset\+: 0x2C \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+CR}{TCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+T\+CR}\hypertarget{structSPI__Type_af7eab4d0bc295e978e3c0c28d7129481}{}\label{structSPI__Type_af7eab4d0bc295e978e3c0c28d7129481}
Transfer Count Register, offset\+: 0x8 \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!T\+X\+F\+R0@{T\+X\+F\+R0}}
\index{T\+X\+F\+R0@{T\+X\+F\+R0}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+X\+F\+R0}{TXFR0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+T\+X\+F\+R0}\hypertarget{structSPI__Type_a249653bf4e8d64e2c4c5936421ea9927}{}\label{structSPI__Type_a249653bf4e8d64e2c4c5936421ea9927}
Transmit F\+I\+FO Registers, offset\+: 0x3C \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!T\+X\+F\+R1@{T\+X\+F\+R1}}
\index{T\+X\+F\+R1@{T\+X\+F\+R1}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+X\+F\+R1}{TXFR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+T\+X\+F\+R1}\hypertarget{structSPI__Type_abb8a5ba4a6ec647e27fa59f3d9657dc6}{}\label{structSPI__Type_abb8a5ba4a6ec647e27fa59f3d9657dc6}
Transmit F\+I\+FO Registers, offset\+: 0x40 \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!T\+X\+F\+R2@{T\+X\+F\+R2}}
\index{T\+X\+F\+R2@{T\+X\+F\+R2}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+X\+F\+R2}{TXFR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+T\+X\+F\+R2}\hypertarget{structSPI__Type_a0f0d6e3942d20c38cdf19ef8c48116d2}{}\label{structSPI__Type_a0f0d6e3942d20c38cdf19ef8c48116d2}
Transmit F\+I\+FO Registers, offset\+: 0x44 \index{S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}!T\+X\+F\+R3@{T\+X\+F\+R3}}
\index{T\+X\+F\+R3@{T\+X\+F\+R3}!S\+P\+I\+\_\+\+Type@{S\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+X\+F\+R3}{TXFR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+P\+I\+\_\+\+Type\+::\+T\+X\+F\+R3}\hypertarget{structSPI__Type_a67d77705e336870c3747e28d1f549b1d}{}\label{structSPI__Type_a67d77705e336870c3747e28d1f549b1d}
Transmit F\+I\+FO Registers, offset\+: 0x48 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
