<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libTriton: /Users/jonathan/Works/Tools/Triton/src/libtriton/includes/triton/riscv64Cpu.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libTriton<span id="projectnumber">&#160;version 1.0 build 1599</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_6826be0f3781bbf5456339e274d7c653.html">libtriton</a></li><li class="navelem"><a class="el" href="dir_0a436fc82d73b0b9b664d07557632391.html">includes</a></li><li class="navelem"><a class="el" href="dir_bfc2015e50a23296f50c7a4fbc72cfae.html">triton</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">riscv64Cpu.hpp</div></div>
</div><!--header-->
<div class="contents">
<a href="riscv64Cpu_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">/*</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">**  Copyright (C) - Triton</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">**</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">**  This program is under the terms of the Apache License 2.0.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">*/</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef TRITON_RISCV64CPU_HPP</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define TRITON_RISCV64CPU_HPP</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &lt;set&gt;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &lt;unordered_map&gt;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &lt;<a class="code" href="archEnums_8hpp.html">triton/archEnums.hpp</a>&gt;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &lt;<a class="code" href="callbacks_8hpp.html">triton/callbacks.hpp</a>&gt;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &lt;<a class="code" href="cpuInterface_8hpp.html">triton/cpuInterface.hpp</a>&gt;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &lt;<a class="code" href="dllexport_8hpp.html">triton/dllexport.hpp</a>&gt;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &lt;<a class="code" href="instruction_8hpp.html">triton/instruction.hpp</a>&gt;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &lt;<a class="code" href="memoryAccess_8hpp.html">triton/memoryAccess.hpp</a>&gt;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &lt;<a class="code" href="register_8hpp.html">triton/register.hpp</a>&gt;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &lt;<a class="code" href="tritonTypes_8hpp.html">triton/tritonTypes.hpp</a>&gt;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &lt;<a class="code" href="riscvSpecifications_8hpp.html">triton/riscvSpecifications.hpp</a>&gt;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacetriton.html">triton</a> {</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  <span class="keyword">namespace </span>arch {</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    <span class="keyword">namespace </span>riscv {</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="foldopen" id="foldopen00053" data-start="{" data-end="};">
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">   53</a></span>      <span class="keyword">class </span><a class="code hl_class" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">riscv64Cpu</a> : <span class="keyword">public</span> <a class="code hl_interface" href="classtriton_1_1arch_1_1CpuInterface.html">CpuInterface</a>, <span class="keyword">public</span> <a class="code hl_class" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">riscvSpecifications</a> {</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>        <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> pcId = triton::arch::ID_REG_RV64_PC;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>        <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> spId = triton::arch::ID_REG_RV64_SP;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>        <span class="keyword">private</span>:</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>          <a class="code hl_class" href="classtriton_1_1callbacks_1_1Callbacks.html">triton::callbacks::Callbacks</a>* callbacks;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>          std::size_t handle;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>          <span class="keywordtype">void</span> copy(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">riscv64Cpu</a>&amp; other);</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>          <span class="keywordtype">void</span> disassInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>        <span class="keyword">protected</span>:</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#abad8e36f50eab146d4f7cae580f876d6">   79</a></span>          std::unordered_map&lt;triton::uint64, triton::uint8, IdentityHash&lt;triton::uint64&gt;&gt; <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#abad8e36f50eab146d4f7cae580f876d6">memory</a>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac32c132fc275ae2dabc0cf96be010837">   82</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac32c132fc275ae2dabc0cf96be010837">x0</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a482e52e2a9dba966fa2b4dbfcb59f738">   84</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a482e52e2a9dba966fa2b4dbfcb59f738">x1</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aab701f3ebab1b868651846acd56d3e69">   86</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aab701f3ebab1b868651846acd56d3e69">sp</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5f0e5359eb7c7144e077ed02e20720b5">   88</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5f0e5359eb7c7144e077ed02e20720b5">x3</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a4ba389652bffd229aee65c658e4dd237">   90</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a4ba389652bffd229aee65c658e4dd237">x4</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2d63adf6469b63fa99a498fca191d771">   92</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2d63adf6469b63fa99a498fca191d771">x5</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a009a05246038c8895818c39bebc058d3">   94</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a009a05246038c8895818c39bebc058d3">x6</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8150eae4ffed8d3beeff5760e9d3f9a6">   96</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8150eae4ffed8d3beeff5760e9d3f9a6">x7</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a9027dc2c0f41f6d2178920707926f2a3">   98</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a9027dc2c0f41f6d2178920707926f2a3">x8</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af55e1443e0cd266ca5632baadb225969">  100</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af55e1443e0cd266ca5632baadb225969">x9</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ab50a92691a05180e7e184cfad5b68c68">  102</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ab50a92691a05180e7e184cfad5b68c68">x10</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ae6c7a947b8fab11db999953268653c17">  104</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ae6c7a947b8fab11db999953268653c17">x11</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7ebc19b00b002395a4c8fedb2149248c">  106</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7ebc19b00b002395a4c8fedb2149248c">x12</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a38ed5f9b98e5e7ed7dc8aa7841642c85">  108</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a38ed5f9b98e5e7ed7dc8aa7841642c85">x13</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a51fdba963fe687de845f91b668988b7d">  110</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a51fdba963fe687de845f91b668988b7d">x14</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2330644b767df6e60693b0605e9f6572">  112</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2330644b767df6e60693b0605e9f6572">x15</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ada5da61138875a91ee132147ff4bee84">  114</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ada5da61138875a91ee132147ff4bee84">x16</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3b31e59e51365bee4dcff8f2b61c4ab4">  116</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3b31e59e51365bee4dcff8f2b61c4ab4">x17</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5f222fe9f34f6368ae24647fc5a01b7d">  118</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5f222fe9f34f6368ae24647fc5a01b7d">x18</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ab7c0c8c179a185810de67e231855a63e">  120</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ab7c0c8c179a185810de67e231855a63e">x19</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5090d11073417eb2645af3dddfc1db83">  122</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5090d11073417eb2645af3dddfc1db83">x20</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3c5b39754708a5b5ffa0898a728984b1">  124</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3c5b39754708a5b5ffa0898a728984b1">x21</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8b04dee8cd49d667bee34dd0b98b3c23">  126</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8b04dee8cd49d667bee34dd0b98b3c23">x22</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7348dee83229d0ac64a4328babbbcde6">  128</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7348dee83229d0ac64a4328babbbcde6">x23</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8d09d0399528640ca46d2398892bdd55">  130</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8d09d0399528640ca46d2398892bdd55">x24</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7c5036e787d0e22d44e84385b3205580">  132</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7c5036e787d0e22d44e84385b3205580">x25</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af9b6c8f46808f8d753e5dc9af41999c2">  134</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af9b6c8f46808f8d753e5dc9af41999c2">x26</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#acc9b85eae569a6b2fa57d762fcd673fe">  136</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#acc9b85eae569a6b2fa57d762fcd673fe">x27</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a28027a3936a396df1dfc98c3b7ac4fd4">  138</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a28027a3936a396df1dfc98c3b7ac4fd4">x28</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a9018ccddc09a09f4c6c77fe3552faba2">  140</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a9018ccddc09a09f4c6c77fe3552faba2">x29</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a1acc5fe9c21a5c83bf55ca085704c69b">  142</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a1acc5fe9c21a5c83bf55ca085704c69b">x30</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aa4139c5cf8690ab18ec8e2eeaa538236">  144</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aa4139c5cf8690ab18ec8e2eeaa538236">x31</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aca1b5f369379d7a2285ea5ca3b0bdfa5">  146</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aca1b5f369379d7a2285ea5ca3b0bdfa5">f0</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8f9a02f31af42f7757ce6b37dd2134cd">  148</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8f9a02f31af42f7757ce6b37dd2134cd">f1</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7950d831e4b23d6cea180a56d9754c48">  150</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7950d831e4b23d6cea180a56d9754c48">f2</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7904083e55c48abcecd9183d05556516">  152</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7904083e55c48abcecd9183d05556516">f3</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2e52504effd10964f79cc4ed49f7b19d">  154</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2e52504effd10964f79cc4ed49f7b19d">f4</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af71b1c48f96f33c96983c0c62e961aec">  156</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af71b1c48f96f33c96983c0c62e961aec">f5</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aa7153c7e154f5cdd18acb240052de38c">  158</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aa7153c7e154f5cdd18acb240052de38c">f6</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a02dca0137df74a7d0aeb6ced305a0086">  160</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a02dca0137df74a7d0aeb6ced305a0086">f7</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8ba296394fd9fe6565c961f2f6b799b4">  162</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8ba296394fd9fe6565c961f2f6b799b4">f8</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a13a09f264458c572c4cb12d71380b7cd">  164</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a13a09f264458c572c4cb12d71380b7cd">f9</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a98e69b6543c6a0ead58be6899aa98c87">  166</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a98e69b6543c6a0ead58be6899aa98c87">f10</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a21a6f559c2d98b031d7a489e5ad804fb">  168</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a21a6f559c2d98b031d7a489e5ad804fb">f11</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a1b313c6843b94b6ae686ece069faab7e">  170</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a1b313c6843b94b6ae686ece069faab7e">f12</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af578de8d2d6a821e996544b98e85122f">  172</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af578de8d2d6a821e996544b98e85122f">f13</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aab2a44255b2a5a50aa3af19f719b3888">  174</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aab2a44255b2a5a50aa3af19f719b3888">f14</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a435c1e49a5e1a0d9794c950c1d77f879">  176</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a435c1e49a5e1a0d9794c950c1d77f879">f15</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ab30d17b62417a51e491886424f6cc8be">  178</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ab30d17b62417a51e491886424f6cc8be">f16</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a414147c26f90572dde44c4b0e26b7d61">  180</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a414147c26f90572dde44c4b0e26b7d61">f17</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a9972ce8cf7a5c3498ff5acecd22cedcc">  182</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a9972ce8cf7a5c3498ff5acecd22cedcc">f18</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a04ad148ef7cf69ed7e4945660cc795b0">  184</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a04ad148ef7cf69ed7e4945660cc795b0">f19</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a92324090593b8f02cf863b1f2ee562da">  186</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a92324090593b8f02cf863b1f2ee562da">f20</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a395802d4197d940c00697e8d27530759">  188</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a395802d4197d940c00697e8d27530759">f21</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a4e64cfad27208a996d3c4f87490fd670">  190</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a4e64cfad27208a996d3c4f87490fd670">f22</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#afdec6cb50a52c81fe72e0b9de1a8df31">  192</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#afdec6cb50a52c81fe72e0b9de1a8df31">f23</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a88caa2cec5eae535fe6a757c5eda62c2">  194</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a88caa2cec5eae535fe6a757c5eda62c2">f24</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a64f7509beea88fd4aa7fd1876ee9f5c9">  196</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a64f7509beea88fd4aa7fd1876ee9f5c9">f25</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ae506b003411dd52c81e8fe67e3006d38">  198</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ae506b003411dd52c81e8fe67e3006d38">f26</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#abec2096348fb1455f924650395c23601">  200</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#abec2096348fb1455f924650395c23601">f27</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac53849eeab9657fccec562ff5840e477">  202</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac53849eeab9657fccec562ff5840e477">f28</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3baf146518d7ebf1bbb9e2deac3f83d1">  204</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3baf146518d7ebf1bbb9e2deac3f83d1">f29</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a33b3a393a77e6db2280f6cb763b91e08">  206</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a33b3a393a77e6db2280f6cb763b91e08">f30</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6619def11b2f18c78e4265c90c903f84">  208</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6619def11b2f18c78e4265c90c903f84">f31</a>[<a class="code hl_variable" href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a>];</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6ff1831b013c7688adfdabbdd2675629">  210</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6ff1831b013c7688adfdabbdd2675629">pc</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="foldopen" id="foldopen00213" data-start="" data-end="">
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="riscv64Cpu_8hpp.html#a418d459cecae13028b5f1d74e03b5046">  213</a></span><span class="preprocessor">          #define SYS_REG_SPEC(_, LOWER_NAME, _2, _3, _4, _5, _6) \</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">          triton::uint8 LOWER_NAME[triton::size::qword];</span></div>
</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">          #define REG_SPEC(_1, _2, _3, _4, _5, _6, _7)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">          #define REG_SPEC_NO_CAPSTONE(_1, _2, _3, _4, _5, _6, _7)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">          #include &quot;triton/riscv64.spec&quot;</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>        <span class="keyword">public</span>:</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>          TRITON_EXPORT <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a19e8f39b3511f12885a6bb974dd5716e">riscv64Cpu</a>(<a class="code hl_class" href="classtriton_1_1callbacks_1_1Callbacks.html">triton::callbacks::Callbacks</a>* callbacks=<span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>          TRITON_EXPORT <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a19e8f39b3511f12885a6bb974dd5716e">riscv64Cpu</a>(<span class="keyword">const</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a19e8f39b3511f12885a6bb974dd5716e">riscv64Cpu</a>&amp; other);</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>          TRITON_EXPORT <span class="keyword">virtual</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac341ed1c60737bb7946074eddb33cb1f">~riscv64Cpu</a>();</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>          TRITON_EXPORT <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a19e8f39b3511f12885a6bb974dd5716e">riscv64Cpu</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#acbd31bb5e02cf847c0d980ead9d937ff">operator=</a>(<span class="keyword">const</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a19e8f39b3511f12885a6bb974dd5716e">riscv64Cpu</a>&amp; other);</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a16c9b3cd29d646a33097145da1e7f791">isGPR</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6b6b5ec5a4a7e06d4a8e2eb2c79426be">isFPU</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>          <span class="comment">/* Virtual pure inheritance ================================================= */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a91890f49eca812850cb2525dbcc2a2c2">isFlag</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a69e4b033ac78faedad43e49069e2ad4b">isRegister</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a54d40e85d00d76c2c6d074431d81b0b5">isRegisterValid</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a89178367a67d816339c1ef5054bde9da">isThumb</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6e0049ef0ae1afb049370d17e19bbfcb">isMemoryExclusive</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a>&amp; mem) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>          TRITON_EXPORT <span class="keyword">const</span> std::unordered_map&lt;triton::arch::register_e, const triton::arch::Register&gt;&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a4df584ea0ad4e58b25725a61ca40e43a">getAllRegisters</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>          TRITON_EXPORT <span class="keyword">const</span> std::unordered_map&lt;triton::uint64, triton::uint8, IdentityHash&lt;triton::uint64&gt;&gt;&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a721e76cbd3fb2d56721480cd9aad13f3">getConcreteMemory</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>          TRITON_EXPORT <span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8c38a7fcccb950f0049a6d5d2e8ac265">getParentRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; reg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>          TRITON_EXPORT <span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8c38a7fcccb950f0049a6d5d2e8ac265">getParentRegister</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> <span class="keywordtype">id</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>          TRITON_EXPORT <span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6207a13678bc461807450f71c0946cbe">getProgramCounter</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>          TRITON_EXPORT <span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3d5c2479c527965ee8fb787c6e4c9b90">getRegister</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> <span class="keywordtype">id</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>          TRITON_EXPORT <span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3d5c2479c527965ee8fb787c6e4c9b90">getRegister</a>(<span class="keyword">const</span> std::string&amp; name) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>          TRITON_EXPORT <span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a43a6dab9b3e5e8e3e5143b5a85ef45d2">getStackPointer</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>          TRITON_EXPORT std::set&lt;const triton::arch::Register*&gt; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a856338e44c3e7ec4e2a04f1dd60a936d">getParentRegisters</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>          TRITON_EXPORT std::vector&lt;triton::uint8&gt; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a64f5d8b7c11c77987fb54fb6baf1ac61">getConcreteMemoryAreaValue</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="code hl_typedef" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>          TRITON_EXPORT <a class="code hl_enumeration" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a510bc521ffbe4dbb33a26e64cde476fb">getEndianness</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>          TRITON_EXPORT <a class="code hl_typedef" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2e5750a175528497e15f2af17ceff591">numberOfRegisters</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>          TRITON_EXPORT <a class="code hl_typedef" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a34789664432d724e399268319d0349eb">gprBitSize</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>          TRITON_EXPORT <a class="code hl_typedef" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ad8ba4c720afa38b75c8ea5cc1958569a">gprSize</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>          TRITON_EXPORT <a class="code hl_class" href="classmath_1_1wide__integer_1_1uintwide__t.html">triton::uint512</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a412d2835094e30fbddadf08b70523add">getConcreteMemoryValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a>&amp; mem, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>          TRITON_EXPORT <a class="code hl_class" href="classmath_1_1wide__integer_1_1uintwide__t.html">triton::uint512</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ae429855197771cee5222bd348b0ed676">getConcreteRegisterValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; reg, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>          TRITON_EXPORT <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a412d2835094e30fbddadf08b70523add">getConcreteMemoryValue</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3885dd90796ce879fbabe454cac12fd3">clear</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac6b45e9fdcb88b5f60250a7eec154130">disassembly</a>(<a class="code hl_class" href="classtriton_1_1arch_1_1Instruction.html">triton::arch::Instruction</a>&amp; inst);</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a0c35be7b8b3fcb7d5404f03d9705657e">setConcreteMemoryAreaValue</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <span class="keyword">const</span> std::vector&lt;triton::uint8&gt;&amp; values, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>);</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a0c35be7b8b3fcb7d5404f03d9705657e">setConcreteMemoryAreaValue</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <span class="keyword">const</span> <span class="keywordtype">void</span>* area, <a class="code hl_typedef" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>);</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#addc89ecebe64619cee7f723b5368334e">setConcreteMemoryValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a>&amp; mem, <span class="keyword">const</span> <a class="code hl_class" href="classmath_1_1wide__integer_1_1uintwide__t.html">triton::uint512</a>&amp; value, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>);</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#addc89ecebe64619cee7f723b5368334e">setConcreteMemoryValue</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> value, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>);</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6804cb9a4dde03d15d4f8ad37941e3b6">setConcreteRegisterValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; reg, <span class="keyword">const</span> <a class="code hl_class" href="classmath_1_1wide__integer_1_1uintwide__t.html">triton::uint512</a>&amp; value, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>);</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af6356ea57e43f28afff19faa03c9ca62">setThumb</a>(<span class="keywordtype">bool</span> state);</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aeecd2050c5e459a371729517afff11e4">setMemoryExclusiveTag</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a>&amp; mem, <span class="keywordtype">bool</span> tag);</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a73cf0e2e42bfb4c9c76397302dac2a47">isConcreteMemoryValueDefined</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a>&amp; mem) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a73cf0e2e42bfb4c9c76397302dac2a47">isConcreteMemoryValueDefined</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="code hl_typedef" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5092e214e66c91751ef8863fb45d6bc9">clearConcreteMemoryValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a>&amp; mem);</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5092e214e66c91751ef8863fb45d6bc9">clearConcreteMemoryValue</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="code hl_typedef" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1);</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>          <span class="comment">/* End of virtual pure inheritance ========================================== */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>      };</div>
</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    };</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  };</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>};</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#endif </span><span class="comment">/* TRITON_RISCV64CPU_HPP */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aarchEnums_8hpp_html"><div class="ttname"><a href="archEnums_8hpp.html">archEnums.hpp</a></div></div>
<div class="ttc" id="acallbacks_8hpp_html"><div class="ttname"><a href="callbacks_8hpp.html">callbacks.hpp</a></div></div>
<div class="ttc" id="aclassmath_1_1wide__integer_1_1uintwide__t_html"><div class="ttname"><a href="classmath_1_1wide__integer_1_1uintwide__t.html">math::wide_integer::uintwide_t</a></div><div class="ttdef"><b>Definition</b> <a href="uintwide__t_8h_source.html#l01273">uintwide_t.h:1274</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1CpuInterface_html"><div class="ttname"><a href="classtriton_1_1arch_1_1CpuInterface.html">triton::arch::CpuInterface</a></div><div class="ttdoc">This interface is used as abstract CPU interface. All CPU must use this interface.</div><div class="ttdef"><b>Definition</b> <a href="cpuInterface_8hpp_source.html#l00042">cpuInterface.hpp:42</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1Instruction_html"><div class="ttname"><a href="classtriton_1_1arch_1_1Instruction.html">triton::arch::Instruction</a></div><div class="ttdoc">This class is used to represent an instruction.</div><div class="ttdef"><b>Definition</b> <a href="instruction_8hpp_source.html#l00048">instruction.hpp:48</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1MemoryAccess_html"><div class="ttname"><a href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a></div><div class="ttdoc">This class is used to represent a memory access.</div><div class="ttdef"><b>Definition</b> <a href="memoryAccess_8hpp_source.html#l00040">memoryAccess.hpp:40</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1Register_html"><div class="ttname"><a href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a></div><div class="ttdoc">This class is used when an instruction has a register operand.</div><div class="ttdef"><b>Definition</b> <a href="register_8hpp_source.html#l00044">register.hpp:44</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html">triton::arch::riscv::riscv64Cpu</a></div><div class="ttdoc">This class is used to describe the RV64 spec.</div><div class="ttdef"><b>Definition</b> <a href="#l00053">riscv64Cpu.hpp:53</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a009a05246038c8895818c39bebc058d3"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a009a05246038c8895818c39bebc058d3">triton::arch::riscv::riscv64Cpu::x6</a></div><div class="ttdeci">triton::uint8 x6[triton::size::qword]</div><div class="ttdoc">Concrete value of x6.</div><div class="ttdef"><b>Definition</b> <a href="#l00094">riscv64Cpu.hpp:94</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a02dca0137df74a7d0aeb6ced305a0086"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a02dca0137df74a7d0aeb6ced305a0086">triton::arch::riscv::riscv64Cpu::f7</a></div><div class="ttdeci">triton::uint8 f7[triton::size::dqword]</div><div class="ttdoc">Concrete value of f7.</div><div class="ttdef"><b>Definition</b> <a href="#l00160">riscv64Cpu.hpp:160</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a04ad148ef7cf69ed7e4945660cc795b0"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a04ad148ef7cf69ed7e4945660cc795b0">triton::arch::riscv::riscv64Cpu::f19</a></div><div class="ttdeci">triton::uint8 f19[triton::size::dqword]</div><div class="ttdoc">Concrete value of f19.</div><div class="ttdef"><b>Definition</b> <a href="#l00184">riscv64Cpu.hpp:184</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a0c35be7b8b3fcb7d5404f03d9705657e"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a0c35be7b8b3fcb7d5404f03d9705657e">triton::arch::riscv::riscv64Cpu::setConcreteMemoryAreaValue</a></div><div class="ttdeci">TRITON_EXPORT void setConcreteMemoryAreaValue(triton::uint64 baseAddr, const std::vector&lt; triton::uint8 &gt; &amp;values, bool execCallbacks=true)</div><div class="ttdoc">[architecture api] - Sets the concrete value of a memory area.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00589">riscv64Cpu.cpp:589</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a13a09f264458c572c4cb12d71380b7cd"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a13a09f264458c572c4cb12d71380b7cd">triton::arch::riscv::riscv64Cpu::f9</a></div><div class="ttdeci">triton::uint8 f9[triton::size::dqword]</div><div class="ttdoc">Concrete value of f9.</div><div class="ttdef"><b>Definition</b> <a href="#l00164">riscv64Cpu.hpp:164</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a16c9b3cd29d646a33097145da1e7f791"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a16c9b3cd29d646a33097145da1e7f791">triton::arch::riscv::riscv64Cpu::isGPR</a></div><div class="ttdeci">TRITON_EXPORT bool isGPR(triton::arch::register_e regId) const</div><div class="ttdoc">Returns true if regId is a GRP.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00227">riscv64Cpu.cpp:227</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a19e8f39b3511f12885a6bb974dd5716e"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a19e8f39b3511f12885a6bb974dd5716e">triton::arch::riscv::riscv64Cpu::riscv64Cpu</a></div><div class="ttdeci">TRITON_EXPORT riscv64Cpu(triton::callbacks::Callbacks *callbacks=nullptr)</div><div class="ttdoc">Constructor.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00026">riscv64Cpu.cpp:26</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a1acc5fe9c21a5c83bf55ca085704c69b"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a1acc5fe9c21a5c83bf55ca085704c69b">triton::arch::riscv::riscv64Cpu::x30</a></div><div class="ttdeci">triton::uint8 x30[triton::size::qword]</div><div class="ttdoc">Concrete value of x30.</div><div class="ttdef"><b>Definition</b> <a href="#l00142">riscv64Cpu.hpp:142</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a1b313c6843b94b6ae686ece069faab7e"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a1b313c6843b94b6ae686ece069faab7e">triton::arch::riscv::riscv64Cpu::f12</a></div><div class="ttdeci">triton::uint8 f12[triton::size::dqword]</div><div class="ttdoc">Concrete value of f12.</div><div class="ttdef"><b>Definition</b> <a href="#l00170">riscv64Cpu.hpp:170</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a21a6f559c2d98b031d7a489e5ad804fb"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a21a6f559c2d98b031d7a489e5ad804fb">triton::arch::riscv::riscv64Cpu::f11</a></div><div class="ttdeci">triton::uint8 f11[triton::size::dqword]</div><div class="ttdoc">Concrete value of f11.</div><div class="ttdef"><b>Definition</b> <a href="#l00168">riscv64Cpu.hpp:168</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a2330644b767df6e60693b0605e9f6572"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2330644b767df6e60693b0605e9f6572">triton::arch::riscv::riscv64Cpu::x15</a></div><div class="ttdeci">triton::uint8 x15[triton::size::qword]</div><div class="ttdoc">Concrete value of x15.</div><div class="ttdef"><b>Definition</b> <a href="#l00112">riscv64Cpu.hpp:112</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a28027a3936a396df1dfc98c3b7ac4fd4"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a28027a3936a396df1dfc98c3b7ac4fd4">triton::arch::riscv::riscv64Cpu::x28</a></div><div class="ttdeci">triton::uint8 x28[triton::size::qword]</div><div class="ttdoc">Concrete value of x28.</div><div class="ttdef"><b>Definition</b> <a href="#l00138">riscv64Cpu.hpp:138</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a2d63adf6469b63fa99a498fca191d771"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2d63adf6469b63fa99a498fca191d771">triton::arch::riscv::riscv64Cpu::x5</a></div><div class="ttdeci">triton::uint8 x5[triton::size::qword]</div><div class="ttdoc">Concrete value of x5.</div><div class="ttdef"><b>Definition</b> <a href="#l00092">riscv64Cpu.hpp:92</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a2e52504effd10964f79cc4ed49f7b19d"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2e52504effd10964f79cc4ed49f7b19d">triton::arch::riscv::riscv64Cpu::f4</a></div><div class="ttdeci">triton::uint8 f4[triton::size::dqword]</div><div class="ttdoc">Concrete value of f4.</div><div class="ttdef"><b>Definition</b> <a href="#l00154">riscv64Cpu.hpp:154</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a2e5750a175528497e15f2af17ceff591"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a2e5750a175528497e15f2af17ceff591">triton::arch::riscv::riscv64Cpu::numberOfRegisters</a></div><div class="ttdeci">TRITON_EXPORT triton::uint32 numberOfRegisters(void) const</div><div class="ttdoc">Returns the number of registers according to the CPU architecture.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00242">riscv64Cpu.cpp:242</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a33b3a393a77e6db2280f6cb763b91e08"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a33b3a393a77e6db2280f6cb763b91e08">triton::arch::riscv::riscv64Cpu::f30</a></div><div class="ttdeci">triton::uint8 f30[triton::size::dqword]</div><div class="ttdoc">Concrete value of f30.</div><div class="ttdef"><b>Definition</b> <a href="#l00206">riscv64Cpu.hpp:206</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a34789664432d724e399268319d0349eb"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a34789664432d724e399268319d0349eb">triton::arch::riscv::riscv64Cpu::gprBitSize</a></div><div class="ttdeci">TRITON_EXPORT triton::uint32 gprBitSize(void) const</div><div class="ttdoc">Returns the bit in bit of the General Purpose Registers.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00252">riscv64Cpu.cpp:252</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a3885dd90796ce879fbabe454cac12fd3"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3885dd90796ce879fbabe454cac12fd3">triton::arch::riscv::riscv64Cpu::clear</a></div><div class="ttdeci">TRITON_EXPORT void clear(void)</div><div class="ttdoc">Clears the architecture states (registers and memory).</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00133">riscv64Cpu.cpp:133</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a38ed5f9b98e5e7ed7dc8aa7841642c85"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a38ed5f9b98e5e7ed7dc8aa7841642c85">triton::arch::riscv::riscv64Cpu::x13</a></div><div class="ttdeci">triton::uint8 x13[triton::size::qword]</div><div class="ttdoc">Concrete value of x13.</div><div class="ttdef"><b>Definition</b> <a href="#l00108">riscv64Cpu.hpp:108</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a395802d4197d940c00697e8d27530759"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a395802d4197d940c00697e8d27530759">triton::arch::riscv::riscv64Cpu::f21</a></div><div class="ttdeci">triton::uint8 f21[triton::size::dqword]</div><div class="ttdoc">Concrete value of f21.</div><div class="ttdef"><b>Definition</b> <a href="#l00188">riscv64Cpu.hpp:188</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a3b31e59e51365bee4dcff8f2b61c4ab4"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3b31e59e51365bee4dcff8f2b61c4ab4">triton::arch::riscv::riscv64Cpu::x17</a></div><div class="ttdeci">triton::uint8 x17[triton::size::qword]</div><div class="ttdoc">Concrete value of x17.</div><div class="ttdef"><b>Definition</b> <a href="#l00116">riscv64Cpu.hpp:116</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a3baf146518d7ebf1bbb9e2deac3f83d1"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3baf146518d7ebf1bbb9e2deac3f83d1">triton::arch::riscv::riscv64Cpu::f29</a></div><div class="ttdeci">triton::uint8 f29[triton::size::dqword]</div><div class="ttdoc">Concrete value of f29.</div><div class="ttdef"><b>Definition</b> <a href="#l00204">riscv64Cpu.hpp:204</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a3c5b39754708a5b5ffa0898a728984b1"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3c5b39754708a5b5ffa0898a728984b1">triton::arch::riscv::riscv64Cpu::x21</a></div><div class="ttdeci">triton::uint8 x21[triton::size::qword]</div><div class="ttdoc">Concrete value of x21.</div><div class="ttdef"><b>Definition</b> <a href="#l00124">riscv64Cpu.hpp:124</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a3d5c2479c527965ee8fb787c6e4c9b90"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a3d5c2479c527965ee8fb787c6e4c9b90">triton::arch::riscv::riscv64Cpu::getRegister</a></div><div class="ttdeci">TRITON_EXPORT const triton::arch::Register &amp; getRegister(triton::arch::register_e id) const</div><div class="ttdoc">Returns register from id.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00285">riscv64Cpu.cpp:285</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a412d2835094e30fbddadf08b70523add"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a412d2835094e30fbddadf08b70523add">triton::arch::riscv::riscv64Cpu::getConcreteMemoryValue</a></div><div class="ttdeci">TRITON_EXPORT triton::uint512 getConcreteMemoryValue(const triton::arch::MemoryAccess &amp;mem, bool execCallbacks=true) const</div><div class="ttdoc">Returns the concrete value of memory cells.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00450">riscv64Cpu.cpp:450</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a414147c26f90572dde44c4b0e26b7d61"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a414147c26f90572dde44c4b0e26b7d61">triton::arch::riscv::riscv64Cpu::f17</a></div><div class="ttdeci">triton::uint8 f17[triton::size::dqword]</div><div class="ttdoc">Concrete value of f17.</div><div class="ttdef"><b>Definition</b> <a href="#l00180">riscv64Cpu.hpp:180</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a435c1e49a5e1a0d9794c950c1d77f879"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a435c1e49a5e1a0d9794c950c1d77f879">triton::arch::riscv::riscv64Cpu::f15</a></div><div class="ttdeci">triton::uint8 f15[triton::size::dqword]</div><div class="ttdoc">Concrete value of f15.</div><div class="ttdef"><b>Definition</b> <a href="#l00176">riscv64Cpu.hpp:176</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a43a6dab9b3e5e8e3e5143b5a85ef45d2"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a43a6dab9b3e5e8e3e5143b5a85ef45d2">triton::arch::riscv::riscv64Cpu::getStackPointer</a></div><div class="ttdeci">TRITON_EXPORT const triton::arch::Register &amp; getStackPointer(void) const</div><div class="ttdoc">Returns the stack pointer register.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00320">riscv64Cpu.cpp:320</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a482e52e2a9dba966fa2b4dbfcb59f738"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a482e52e2a9dba966fa2b4dbfcb59f738">triton::arch::riscv::riscv64Cpu::x1</a></div><div class="ttdeci">triton::uint8 x1[triton::size::qword]</div><div class="ttdoc">Concrete value of x1.</div><div class="ttdef"><b>Definition</b> <a href="#l00084">riscv64Cpu.hpp:84</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a4ba389652bffd229aee65c658e4dd237"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a4ba389652bffd229aee65c658e4dd237">triton::arch::riscv::riscv64Cpu::x4</a></div><div class="ttdeci">triton::uint8 x4[triton::size::qword]</div><div class="ttdoc">Concrete value of x4.</div><div class="ttdef"><b>Definition</b> <a href="#l00090">riscv64Cpu.hpp:90</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a4df584ea0ad4e58b25725a61ca40e43a"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a4df584ea0ad4e58b25725a61ca40e43a">triton::arch::riscv::riscv64Cpu::getAllRegisters</a></div><div class="ttdeci">TRITON_EXPORT const std::unordered_map&lt; triton::arch::register_e, const triton::arch::Register &gt; &amp; getAllRegisters(void) const</div><div class="ttdoc">Returns all registers.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00257">riscv64Cpu.cpp:257</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a4e64cfad27208a996d3c4f87490fd670"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a4e64cfad27208a996d3c4f87490fd670">triton::arch::riscv::riscv64Cpu::f22</a></div><div class="ttdeci">triton::uint8 f22[triton::size::dqword]</div><div class="ttdoc">Concrete value of f22.</div><div class="ttdef"><b>Definition</b> <a href="#l00190">riscv64Cpu.hpp:190</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a5090d11073417eb2645af3dddfc1db83"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5090d11073417eb2645af3dddfc1db83">triton::arch::riscv::riscv64Cpu::x20</a></div><div class="ttdeci">triton::uint8 x20[triton::size::qword]</div><div class="ttdoc">Concrete value of x20.</div><div class="ttdef"><b>Definition</b> <a href="#l00122">riscv64Cpu.hpp:122</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a5092e214e66c91751ef8863fb45d6bc9"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5092e214e66c91751ef8863fb45d6bc9">triton::arch::riscv::riscv64Cpu::clearConcreteMemoryValue</a></div><div class="ttdeci">TRITON_EXPORT void clearConcreteMemoryValue(const triton::arch::MemoryAccess &amp;mem)</div><div class="ttdoc">Clears concrete values assigned to the memory cells.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00726">riscv64Cpu.cpp:726</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a510bc521ffbe4dbb33a26e64cde476fb"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a510bc521ffbe4dbb33a26e64cde476fb">triton::arch::riscv::riscv64Cpu::getEndianness</a></div><div class="ttdeci">TRITON_EXPORT triton::arch::endianness_e getEndianness(void) const</div><div class="ttdoc">Returns the kind of endianness as triton::arch::endianness_e.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00212">riscv64Cpu.cpp:212</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a51fdba963fe687de845f91b668988b7d"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a51fdba963fe687de845f91b668988b7d">triton::arch::riscv::riscv64Cpu::x14</a></div><div class="ttdeci">triton::uint8 x14[triton::size::qword]</div><div class="ttdoc">Concrete value of x14.</div><div class="ttdef"><b>Definition</b> <a href="#l00110">riscv64Cpu.hpp:110</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a54d40e85d00d76c2c6d074431d81b0b5"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a54d40e85d00d76c2c6d074431d81b0b5">triton::arch::riscv::riscv64Cpu::isRegisterValid</a></div><div class="ttdeci">TRITON_EXPORT bool isRegisterValid(triton::arch::register_e regId) const</div><div class="ttdoc">Returns true if the register ID is valid.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00222">riscv64Cpu.cpp:222</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a5f0e5359eb7c7144e077ed02e20720b5"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5f0e5359eb7c7144e077ed02e20720b5">triton::arch::riscv::riscv64Cpu::x3</a></div><div class="ttdeci">triton::uint8 x3[triton::size::qword]</div><div class="ttdoc">Concrete value of x3.</div><div class="ttdef"><b>Definition</b> <a href="#l00088">riscv64Cpu.hpp:88</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a5f222fe9f34f6368ae24647fc5a01b7d"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a5f222fe9f34f6368ae24647fc5a01b7d">triton::arch::riscv::riscv64Cpu::x18</a></div><div class="ttdeci">triton::uint8 x18[triton::size::qword]</div><div class="ttdoc">Concrete value of x18.</div><div class="ttdef"><b>Definition</b> <a href="#l00118">riscv64Cpu.hpp:118</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a6207a13678bc461807450f71c0946cbe"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6207a13678bc461807450f71c0946cbe">triton::arch::riscv::riscv64Cpu::getProgramCounter</a></div><div class="ttdeci">TRITON_EXPORT const triton::arch::Register &amp; getProgramCounter(void) const</div><div class="ttdoc">Returns the program counter register.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00315">riscv64Cpu.cpp:315</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a64f5d8b7c11c77987fb54fb6baf1ac61"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a64f5d8b7c11c77987fb54fb6baf1ac61">triton::arch::riscv::riscv64Cpu::getConcreteMemoryAreaValue</a></div><div class="ttdeci">TRITON_EXPORT std::vector&lt; triton::uint8 &gt; getConcreteMemoryAreaValue(triton::uint64 baseAddr, triton::usize size, bool execCallbacks=true) const</div><div class="ttdoc">Returns the concrete value of a memory area.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00471">riscv64Cpu.cpp:471</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a64f7509beea88fd4aa7fd1876ee9f5c9"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a64f7509beea88fd4aa7fd1876ee9f5c9">triton::arch::riscv::riscv64Cpu::f25</a></div><div class="ttdeci">triton::uint8 f25[triton::size::dqword]</div><div class="ttdoc">Concrete value of f25.</div><div class="ttdef"><b>Definition</b> <a href="#l00196">riscv64Cpu.hpp:196</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a6619def11b2f18c78e4265c90c903f84"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6619def11b2f18c78e4265c90c903f84">triton::arch::riscv::riscv64Cpu::f31</a></div><div class="ttdeci">triton::uint8 f31[triton::size::dqword]</div><div class="ttdoc">Concrete value of f31.</div><div class="ttdef"><b>Definition</b> <a href="#l00208">riscv64Cpu.hpp:208</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a6804cb9a4dde03d15d4f8ad37941e3b6"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6804cb9a4dde03d15d4f8ad37941e3b6">triton::arch::riscv::riscv64Cpu::setConcreteRegisterValue</a></div><div class="ttdeci">TRITON_EXPORT void setConcreteRegisterValue(const triton::arch::Register &amp;reg, const triton::uint512 &amp;value, bool execCallbacks=true)</div><div class="ttdoc">[architecture api] - Sets the concrete value of a register.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00607">riscv64Cpu.cpp:607</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a69e4b033ac78faedad43e49069e2ad4b"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a69e4b033ac78faedad43e49069e2ad4b">triton::arch::riscv::riscv64Cpu::isRegister</a></div><div class="ttdeci">TRITON_EXPORT bool isRegister(triton::arch::register_e regId) const</div><div class="ttdoc">Returns true if the register ID is a register.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00217">riscv64Cpu.cpp:217</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a6b6b5ec5a4a7e06d4a8e2eb2c79426be"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6b6b5ec5a4a7e06d4a8e2eb2c79426be">triton::arch::riscv::riscv64Cpu::isFPU</a></div><div class="ttdeci">TRITON_EXPORT bool isFPU(triton::arch::register_e regId) const</div><div class="ttdoc">Returns true if regId is a FPU register.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00232">riscv64Cpu.cpp:232</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a6e0049ef0ae1afb049370d17e19bbfcb"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6e0049ef0ae1afb049370d17e19bbfcb">triton::arch::riscv::riscv64Cpu::isMemoryExclusive</a></div><div class="ttdeci">TRITON_EXPORT bool isMemoryExclusive(const triton::arch::MemoryAccess &amp;mem) const</div><div class="ttdoc">Returns true if the given memory access is tagged as exclusive. Only valid for Arm32 and AArch64.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00700">riscv64Cpu.cpp:700</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a6ff1831b013c7688adfdabbdd2675629"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a6ff1831b013c7688adfdabbdd2675629">triton::arch::riscv::riscv64Cpu::pc</a></div><div class="ttdeci">triton::uint8 pc[triton::size::qword]</div><div class="ttdoc">Concrete value of pc.</div><div class="ttdef"><b>Definition</b> <a href="#l00210">riscv64Cpu.hpp:210</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a721e76cbd3fb2d56721480cd9aad13f3"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a721e76cbd3fb2d56721480cd9aad13f3">triton::arch::riscv::riscv64Cpu::getConcreteMemory</a></div><div class="ttdeci">TRITON_EXPORT const std::unordered_map&lt; triton::uint64, triton::uint8, IdentityHash&lt; triton::uint64 &gt; &gt; &amp; getConcreteMemory(void) const</div><div class="ttdoc">Return all memory.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00261">riscv64Cpu.cpp:261</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a7348dee83229d0ac64a4328babbbcde6"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7348dee83229d0ac64a4328babbbcde6">triton::arch::riscv::riscv64Cpu::x23</a></div><div class="ttdeci">triton::uint8 x23[triton::size::qword]</div><div class="ttdoc">Concrete value of x23.</div><div class="ttdef"><b>Definition</b> <a href="#l00128">riscv64Cpu.hpp:128</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a73cf0e2e42bfb4c9c76397302dac2a47"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a73cf0e2e42bfb4c9c76397302dac2a47">triton::arch::riscv::riscv64Cpu::isConcreteMemoryValueDefined</a></div><div class="ttdeci">TRITON_EXPORT bool isConcreteMemoryValueDefined(const triton::arch::MemoryAccess &amp;mem) const</div><div class="ttdoc">Returns true if memory cells have a defined concrete value.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00711">riscv64Cpu.cpp:711</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a7904083e55c48abcecd9183d05556516"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7904083e55c48abcecd9183d05556516">triton::arch::riscv::riscv64Cpu::f3</a></div><div class="ttdeci">triton::uint8 f3[triton::size::dqword]</div><div class="ttdoc">Concrete value of f3.</div><div class="ttdef"><b>Definition</b> <a href="#l00152">riscv64Cpu.hpp:152</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a7950d831e4b23d6cea180a56d9754c48"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7950d831e4b23d6cea180a56d9754c48">triton::arch::riscv::riscv64Cpu::f2</a></div><div class="ttdeci">triton::uint8 f2[triton::size::dqword]</div><div class="ttdoc">Concrete value of f2.</div><div class="ttdef"><b>Definition</b> <a href="#l00150">riscv64Cpu.hpp:150</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a7c5036e787d0e22d44e84385b3205580"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7c5036e787d0e22d44e84385b3205580">triton::arch::riscv::riscv64Cpu::x25</a></div><div class="ttdeci">triton::uint8 x25[triton::size::qword]</div><div class="ttdoc">Concrete value of x25.</div><div class="ttdef"><b>Definition</b> <a href="#l00132">riscv64Cpu.hpp:132</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a7ebc19b00b002395a4c8fedb2149248c"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a7ebc19b00b002395a4c8fedb2149248c">triton::arch::riscv::riscv64Cpu::x12</a></div><div class="ttdeci">triton::uint8 x12[triton::size::qword]</div><div class="ttdoc">Concrete value of x12.</div><div class="ttdef"><b>Definition</b> <a href="#l00106">riscv64Cpu.hpp:106</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a8150eae4ffed8d3beeff5760e9d3f9a6"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8150eae4ffed8d3beeff5760e9d3f9a6">triton::arch::riscv::riscv64Cpu::x7</a></div><div class="ttdeci">triton::uint8 x7[triton::size::qword]</div><div class="ttdoc">Concrete value of x7.</div><div class="ttdef"><b>Definition</b> <a href="#l00096">riscv64Cpu.hpp:96</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a856338e44c3e7ec4e2a04f1dd60a936d"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a856338e44c3e7ec4e2a04f1dd60a936d">triton::arch::riscv::riscv64Cpu::getParentRegisters</a></div><div class="ttdeci">TRITON_EXPORT std::set&lt; const triton::arch::Register * &gt; getParentRegisters(void) const</div><div class="ttdoc">Returns all parent registers.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00265">riscv64Cpu.cpp:265</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a88caa2cec5eae535fe6a757c5eda62c2"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a88caa2cec5eae535fe6a757c5eda62c2">triton::arch::riscv::riscv64Cpu::f24</a></div><div class="ttdeci">triton::uint8 f24[triton::size::dqword]</div><div class="ttdoc">Concrete value of f24.</div><div class="ttdef"><b>Definition</b> <a href="#l00194">riscv64Cpu.hpp:194</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a89178367a67d816339c1ef5054bde9da"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a89178367a67d816339c1ef5054bde9da">triton::arch::riscv::riscv64Cpu::isThumb</a></div><div class="ttdeci">TRITON_EXPORT bool isThumb(void) const</div><div class="ttdoc">Returns true if the execution mode is Thumb. Only useful for Arm32.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00689">riscv64Cpu.cpp:689</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a8b04dee8cd49d667bee34dd0b98b3c23"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8b04dee8cd49d667bee34dd0b98b3c23">triton::arch::riscv::riscv64Cpu::x22</a></div><div class="ttdeci">triton::uint8 x22[triton::size::qword]</div><div class="ttdoc">Concrete value of x22.</div><div class="ttdef"><b>Definition</b> <a href="#l00126">riscv64Cpu.hpp:126</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a8ba296394fd9fe6565c961f2f6b799b4"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8ba296394fd9fe6565c961f2f6b799b4">triton::arch::riscv::riscv64Cpu::f8</a></div><div class="ttdeci">triton::uint8 f8[triton::size::dqword]</div><div class="ttdoc">Concrete value of f8.</div><div class="ttdef"><b>Definition</b> <a href="#l00162">riscv64Cpu.hpp:162</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a8c38a7fcccb950f0049a6d5d2e8ac265"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8c38a7fcccb950f0049a6d5d2e8ac265">triton::arch::riscv::riscv64Cpu::getParentRegister</a></div><div class="ttdeci">TRITON_EXPORT const triton::arch::Register &amp; getParentRegister(const triton::arch::Register &amp;reg) const</div><div class="ttdoc">Returns parent register from a given one.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00305">riscv64Cpu.cpp:305</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a8d09d0399528640ca46d2398892bdd55"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8d09d0399528640ca46d2398892bdd55">triton::arch::riscv::riscv64Cpu::x24</a></div><div class="ttdeci">triton::uint8 x24[triton::size::qword]</div><div class="ttdoc">Concrete value of x24.</div><div class="ttdef"><b>Definition</b> <a href="#l00130">riscv64Cpu.hpp:130</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a8f9a02f31af42f7757ce6b37dd2134cd"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a8f9a02f31af42f7757ce6b37dd2134cd">triton::arch::riscv::riscv64Cpu::f1</a></div><div class="ttdeci">triton::uint8 f1[triton::size::dqword]</div><div class="ttdoc">Concrete value of f1.</div><div class="ttdef"><b>Definition</b> <a href="#l00148">riscv64Cpu.hpp:148</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a9018ccddc09a09f4c6c77fe3552faba2"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a9018ccddc09a09f4c6c77fe3552faba2">triton::arch::riscv::riscv64Cpu::x29</a></div><div class="ttdeci">triton::uint8 x29[triton::size::qword]</div><div class="ttdoc">Concrete value of x29.</div><div class="ttdef"><b>Definition</b> <a href="#l00140">riscv64Cpu.hpp:140</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a9027dc2c0f41f6d2178920707926f2a3"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a9027dc2c0f41f6d2178920707926f2a3">triton::arch::riscv::riscv64Cpu::x8</a></div><div class="ttdeci">triton::uint8 x8[triton::size::qword]</div><div class="ttdoc">Concrete value of x8.</div><div class="ttdef"><b>Definition</b> <a href="#l00098">riscv64Cpu.hpp:98</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a91890f49eca812850cb2525dbcc2a2c2"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a91890f49eca812850cb2525dbcc2a2c2">triton::arch::riscv::riscv64Cpu::isFlag</a></div><div class="ttdeci">TRITON_EXPORT bool isFlag(triton::arch::register_e regId) const</div><div class="ttdoc">Returns true if the register ID is a flag.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00237">riscv64Cpu.cpp:237</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a92324090593b8f02cf863b1f2ee562da"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a92324090593b8f02cf863b1f2ee562da">triton::arch::riscv::riscv64Cpu::f20</a></div><div class="ttdeci">triton::uint8 f20[triton::size::dqword]</div><div class="ttdoc">Concrete value of f20.</div><div class="ttdef"><b>Definition</b> <a href="#l00186">riscv64Cpu.hpp:186</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a98e69b6543c6a0ead58be6899aa98c87"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a98e69b6543c6a0ead58be6899aa98c87">triton::arch::riscv::riscv64Cpu::f10</a></div><div class="ttdeci">triton::uint8 f10[triton::size::dqword]</div><div class="ttdoc">Concrete value of f10.</div><div class="ttdef"><b>Definition</b> <a href="#l00166">riscv64Cpu.hpp:166</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_a9972ce8cf7a5c3498ff5acecd22cedcc"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#a9972ce8cf7a5c3498ff5acecd22cedcc">triton::arch::riscv::riscv64Cpu::f18</a></div><div class="ttdeci">triton::uint8 f18[triton::size::dqword]</div><div class="ttdoc">Concrete value of f18.</div><div class="ttdef"><b>Definition</b> <a href="#l00182">riscv64Cpu.hpp:182</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_aa4139c5cf8690ab18ec8e2eeaa538236"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aa4139c5cf8690ab18ec8e2eeaa538236">triton::arch::riscv::riscv64Cpu::x31</a></div><div class="ttdeci">triton::uint8 x31[triton::size::qword]</div><div class="ttdoc">Concrete value of x31.</div><div class="ttdef"><b>Definition</b> <a href="#l00144">riscv64Cpu.hpp:144</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_aa7153c7e154f5cdd18acb240052de38c"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aa7153c7e154f5cdd18acb240052de38c">triton::arch::riscv::riscv64Cpu::f6</a></div><div class="ttdeci">triton::uint8 f6[triton::size::dqword]</div><div class="ttdoc">Concrete value of f6.</div><div class="ttdef"><b>Definition</b> <a href="#l00158">riscv64Cpu.hpp:158</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_aab2a44255b2a5a50aa3af19f719b3888"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aab2a44255b2a5a50aa3af19f719b3888">triton::arch::riscv::riscv64Cpu::f14</a></div><div class="ttdeci">triton::uint8 f14[triton::size::dqword]</div><div class="ttdoc">Concrete value of f14.</div><div class="ttdef"><b>Definition</b> <a href="#l00174">riscv64Cpu.hpp:174</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_aab701f3ebab1b868651846acd56d3e69"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aab701f3ebab1b868651846acd56d3e69">triton::arch::riscv::riscv64Cpu::sp</a></div><div class="ttdeci">triton::uint8 sp[triton::size::qword]</div><div class="ttdoc">Concrete value of sp.</div><div class="ttdef"><b>Definition</b> <a href="#l00086">riscv64Cpu.hpp:86</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_ab30d17b62417a51e491886424f6cc8be"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ab30d17b62417a51e491886424f6cc8be">triton::arch::riscv::riscv64Cpu::f16</a></div><div class="ttdeci">triton::uint8 f16[triton::size::dqword]</div><div class="ttdoc">Concrete value of f16.</div><div class="ttdef"><b>Definition</b> <a href="#l00178">riscv64Cpu.hpp:178</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_ab50a92691a05180e7e184cfad5b68c68"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ab50a92691a05180e7e184cfad5b68c68">triton::arch::riscv::riscv64Cpu::x10</a></div><div class="ttdeci">triton::uint8 x10[triton::size::qword]</div><div class="ttdoc">Concrete value of x10.</div><div class="ttdef"><b>Definition</b> <a href="#l00102">riscv64Cpu.hpp:102</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_ab7c0c8c179a185810de67e231855a63e"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ab7c0c8c179a185810de67e231855a63e">triton::arch::riscv::riscv64Cpu::x19</a></div><div class="ttdeci">triton::uint8 x19[triton::size::qword]</div><div class="ttdoc">Concrete value of x19.</div><div class="ttdef"><b>Definition</b> <a href="#l00120">riscv64Cpu.hpp:120</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_abad8e36f50eab146d4f7cae580f876d6"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#abad8e36f50eab146d4f7cae580f876d6">triton::arch::riscv::riscv64Cpu::memory</a></div><div class="ttdeci">std::unordered_map&lt; triton::uint64, triton::uint8, IdentityHash&lt; triton::uint64 &gt; &gt; memory</div><div class="ttdoc">map of address -&gt; concrete value</div><div class="ttdef"><b>Definition</b> <a href="#l00079">riscv64Cpu.hpp:79</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_abec2096348fb1455f924650395c23601"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#abec2096348fb1455f924650395c23601">triton::arch::riscv::riscv64Cpu::f27</a></div><div class="ttdeci">triton::uint8 f27[triton::size::dqword]</div><div class="ttdoc">Concrete value of f27.</div><div class="ttdef"><b>Definition</b> <a href="#l00200">riscv64Cpu.hpp:200</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_ac32c132fc275ae2dabc0cf96be010837"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac32c132fc275ae2dabc0cf96be010837">triton::arch::riscv::riscv64Cpu::x0</a></div><div class="ttdeci">triton::uint8 x0[triton::size::qword]</div><div class="ttdoc">Concrete value of x0.</div><div class="ttdef"><b>Definition</b> <a href="#l00082">riscv64Cpu.hpp:82</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_ac341ed1c60737bb7946074eddb33cb1f"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac341ed1c60737bb7946074eddb33cb1f">triton::arch::riscv::riscv64Cpu::~riscv64Cpu</a></div><div class="ttdeci">virtual TRITON_EXPORT ~riscv64Cpu()</div><div class="ttdoc">Destructor.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00040">riscv64Cpu.cpp:40</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_ac53849eeab9657fccec562ff5840e477"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac53849eeab9657fccec562ff5840e477">triton::arch::riscv::riscv64Cpu::f28</a></div><div class="ttdeci">triton::uint8 f28[triton::size::dqword]</div><div class="ttdoc">Concrete value of f28.</div><div class="ttdef"><b>Definition</b> <a href="#l00202">riscv64Cpu.hpp:202</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_ac6b45e9fdcb88b5f60250a7eec154130"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ac6b45e9fdcb88b5f60250a7eec154130">triton::arch::riscv::riscv64Cpu::disassembly</a></div><div class="ttdeci">TRITON_EXPORT void disassembly(triton::arch::Instruction &amp;inst)</div><div class="ttdoc">Disassembles the instruction according to the architecture.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00324">riscv64Cpu.cpp:324</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_aca1b5f369379d7a2285ea5ca3b0bdfa5"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aca1b5f369379d7a2285ea5ca3b0bdfa5">triton::arch::riscv::riscv64Cpu::f0</a></div><div class="ttdeci">triton::uint8 f0[triton::size::dqword]</div><div class="ttdoc">Concrete value of f0.</div><div class="ttdef"><b>Definition</b> <a href="#l00146">riscv64Cpu.hpp:146</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_acbd31bb5e02cf847c0d980ead9d937ff"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#acbd31bb5e02cf847c0d980ead9d937ff">triton::arch::riscv::riscv64Cpu::operator=</a></div><div class="ttdeci">TRITON_EXPORT riscv64Cpu &amp; operator=(const riscv64Cpu &amp;other)</div><div class="ttdoc">Copies a riscv64Cpu class.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00206">riscv64Cpu.cpp:206</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_acc9b85eae569a6b2fa57d762fcd673fe"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#acc9b85eae569a6b2fa57d762fcd673fe">triton::arch::riscv::riscv64Cpu::x27</a></div><div class="ttdeci">triton::uint8 x27[triton::size::qword]</div><div class="ttdoc">Concrete value of x27.</div><div class="ttdef"><b>Definition</b> <a href="#l00136">riscv64Cpu.hpp:136</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_ad8ba4c720afa38b75c8ea5cc1958569a"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ad8ba4c720afa38b75c8ea5cc1958569a">triton::arch::riscv::riscv64Cpu::gprSize</a></div><div class="ttdeci">TRITON_EXPORT triton::uint32 gprSize(void) const</div><div class="ttdoc">Returns the bit in byte of the General Purpose Registers.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00247">riscv64Cpu.cpp:247</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_ada5da61138875a91ee132147ff4bee84"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ada5da61138875a91ee132147ff4bee84">triton::arch::riscv::riscv64Cpu::x16</a></div><div class="ttdeci">triton::uint8 x16[triton::size::qword]</div><div class="ttdoc">Concrete value of x16.</div><div class="ttdef"><b>Definition</b> <a href="#l00114">riscv64Cpu.hpp:114</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_addc89ecebe64619cee7f723b5368334e"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#addc89ecebe64619cee7f723b5368334e">triton::arch::riscv::riscv64Cpu::setConcreteMemoryValue</a></div><div class="ttdeci">TRITON_EXPORT void setConcreteMemoryValue(const triton::arch::MemoryAccess &amp;mem, const triton::uint512 &amp;value, bool execCallbacks=true)</div><div class="ttdoc">[architecture api] - Sets the concrete value of memory cells.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00568">riscv64Cpu.cpp:568</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_ae429855197771cee5222bd348b0ed676"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ae429855197771cee5222bd348b0ed676">triton::arch::riscv::riscv64Cpu::getConcreteRegisterValue</a></div><div class="ttdeci">TRITON_EXPORT triton::uint512 getConcreteRegisterValue(const triton::arch::Register &amp;reg, bool execCallbacks=true) const</div><div class="ttdoc">Returns the concrete value of a register.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00481">riscv64Cpu.cpp:481</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_ae506b003411dd52c81e8fe67e3006d38"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ae506b003411dd52c81e8fe67e3006d38">triton::arch::riscv::riscv64Cpu::f26</a></div><div class="ttdeci">triton::uint8 f26[triton::size::dqword]</div><div class="ttdoc">Concrete value of f26.</div><div class="ttdef"><b>Definition</b> <a href="#l00198">riscv64Cpu.hpp:198</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_ae6c7a947b8fab11db999953268653c17"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#ae6c7a947b8fab11db999953268653c17">triton::arch::riscv::riscv64Cpu::x11</a></div><div class="ttdeci">triton::uint8 x11[triton::size::qword]</div><div class="ttdoc">Concrete value of x11.</div><div class="ttdef"><b>Definition</b> <a href="#l00104">riscv64Cpu.hpp:104</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_aeecd2050c5e459a371729517afff11e4"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#aeecd2050c5e459a371729517afff11e4">triton::arch::riscv::riscv64Cpu::setMemoryExclusiveTag</a></div><div class="ttdeci">TRITON_EXPORT void setMemoryExclusiveTag(const triton::arch::MemoryAccess &amp;mem, bool tag)</div><div class="ttdoc">Sets exclusive memory access tag. Only valid for Arm32 and AArch64.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00706">riscv64Cpu.cpp:706</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_af55e1443e0cd266ca5632baadb225969"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af55e1443e0cd266ca5632baadb225969">triton::arch::riscv::riscv64Cpu::x9</a></div><div class="ttdeci">triton::uint8 x9[triton::size::qword]</div><div class="ttdoc">Concrete value of x9.</div><div class="ttdef"><b>Definition</b> <a href="#l00100">riscv64Cpu.hpp:100</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_af578de8d2d6a821e996544b98e85122f"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af578de8d2d6a821e996544b98e85122f">triton::arch::riscv::riscv64Cpu::f13</a></div><div class="ttdeci">triton::uint8 f13[triton::size::dqword]</div><div class="ttdoc">Concrete value of f13.</div><div class="ttdef"><b>Definition</b> <a href="#l00172">riscv64Cpu.hpp:172</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_af6356ea57e43f28afff19faa03c9ca62"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af6356ea57e43f28afff19faa03c9ca62">triton::arch::riscv::riscv64Cpu::setThumb</a></div><div class="ttdeci">TRITON_EXPORT void setThumb(bool state)</div><div class="ttdoc">Sets CPU state to Thumb mode.</div><div class="ttdef"><b>Definition</b> <a href="riscv64Cpu_8cpp_source.html#l00695">riscv64Cpu.cpp:695</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_af71b1c48f96f33c96983c0c62e961aec"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af71b1c48f96f33c96983c0c62e961aec">triton::arch::riscv::riscv64Cpu::f5</a></div><div class="ttdeci">triton::uint8 f5[triton::size::dqword]</div><div class="ttdoc">Concrete value of f5.</div><div class="ttdef"><b>Definition</b> <a href="#l00156">riscv64Cpu.hpp:156</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_af9b6c8f46808f8d753e5dc9af41999c2"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#af9b6c8f46808f8d753e5dc9af41999c2">triton::arch::riscv::riscv64Cpu::x26</a></div><div class="ttdeci">triton::uint8 x26[triton::size::qword]</div><div class="ttdoc">Concrete value of x26.</div><div class="ttdef"><b>Definition</b> <a href="#l00134">riscv64Cpu.hpp:134</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv64Cpu_html_afdec6cb50a52c81fe72e0b9de1a8df31"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv64Cpu.html#afdec6cb50a52c81fe72e0b9de1a8df31">triton::arch::riscv::riscv64Cpu::f23</a></div><div class="ttdeci">triton::uint8 f23[triton::size::dqword]</div><div class="ttdoc">Concrete value of f23.</div><div class="ttdef"><b>Definition</b> <a href="#l00192">riscv64Cpu.hpp:192</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscvSpecifications_html"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></div><div class="ttdoc">The riscvSpecifications class defines specifications about the RV32 and RV64 CPU.</div><div class="ttdef"><b>Definition</b> <a href="riscvSpecifications_8hpp_source.html#l00047">riscvSpecifications.hpp:47</a></div></div>
<div class="ttc" id="aclasstriton_1_1callbacks_1_1Callbacks_html"><div class="ttname"><a href="classtriton_1_1callbacks_1_1Callbacks.html">triton::callbacks::Callbacks</a></div><div class="ttdoc">The callbacks class.</div><div class="ttdef"><b>Definition</b> <a href="callbacks_8hpp_source.html#l00079">callbacks.hpp:79</a></div></div>
<div class="ttc" id="acpuInterface_8hpp_html"><div class="ttname"><a href="cpuInterface_8hpp.html">cpuInterface.hpp</a></div></div>
<div class="ttc" id="adllexport_8hpp_html"><div class="ttname"><a href="dllexport_8hpp.html">dllexport.hpp</a></div></div>
<div class="ttc" id="agroup__arch_html_gaba5d7908cb780b4fee8f99e77384801f"><div class="ttname"><a href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a></div><div class="ttdeci">register_e</div><div class="ttdoc">Types of register.</div><div class="ttdef"><b>Definition</b> <a href="archEnums_8hpp_source.html#l00066">archEnums.hpp:66</a></div></div>
<div class="ttc" id="agroup__arch_html_gadee281336a9e33970bba8e2c0784f329"><div class="ttname"><a href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a></div><div class="ttdeci">endianness_e</div><div class="ttdef"><b>Definition</b> <a href="archEnums_8hpp_source.html#l00043">archEnums.hpp:43</a></div></div>
<div class="ttc" id="agroup__size_html_ga715b61bef582834b9bf74a8235422989"><div class="ttname"><a href="group__size.html#ga715b61bef582834b9bf74a8235422989">triton::size::dqword</a></div><div class="ttdeci">constexpr triton::uint32 dqword</div><div class="ttdoc">dqword size in byte</div><div class="ttdef"><b>Definition</b> <a href="cpuSize_8hpp_source.html#l00040">cpuSize.hpp:40</a></div></div>
<div class="ttc" id="agroup__size_html_gadc8253452741a1145b00b468764e418c"><div class="ttname"><a href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a></div><div class="ttdeci">constexpr triton::uint32 qword</div><div class="ttdoc">qword size in byte</div><div class="ttdef"><b>Definition</b> <a href="cpuSize_8hpp_source.html#l00036">cpuSize.hpp:36</a></div></div>
<div class="ttc" id="agroup__triton_html_ga981108cc1be621a7f4690020ae39814d"><div class="ttname"><a href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a></div><div class="ttdeci">std::size_t usize</div><div class="ttdoc">unsigned MAX_INT 32 or 64 bits according to the CPU.</div><div class="ttdef"><b>Definition</b> <a href="tritonTypes_8hpp_source.html#l00106">tritonTypes.hpp:106</a></div></div>
<div class="ttc" id="agroup__triton_html_gab921adae1cbbf8593719c76088193d55"><div class="ttname"><a href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a></div><div class="ttdeci">std::uint64_t uint64</div><div class="ttdoc">unisgned 64-bits</div><div class="ttdef"><b>Definition</b> <a href="tritonTypes_8hpp_source.html#l00042">tritonTypes.hpp:42</a></div></div>
<div class="ttc" id="agroup__triton_html_gaf268b500e0439d03342a0e6b369bca7e"><div class="ttname"><a href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a></div><div class="ttdeci">std::uint32_t uint32</div><div class="ttdoc">unisgned 32-bits</div><div class="ttdef"><b>Definition</b> <a href="tritonTypes_8hpp_source.html#l00039">tritonTypes.hpp:39</a></div></div>
<div class="ttc" id="agroup__triton_html_gafa8bb8d2296248581f899fe3b63ca357"><div class="ttname"><a href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a></div><div class="ttdeci">std::uint8_t uint8</div><div class="ttdoc">unisgned 8-bits</div><div class="ttdef"><b>Definition</b> <a href="tritonTypes_8hpp_source.html#l00033">tritonTypes.hpp:33</a></div></div>
<div class="ttc" id="ainstruction_8hpp_html"><div class="ttname"><a href="instruction_8hpp.html">instruction.hpp</a></div></div>
<div class="ttc" id="amemoryAccess_8hpp_html"><div class="ttname"><a href="memoryAccess_8hpp.html">memoryAccess.hpp</a></div></div>
<div class="ttc" id="anamespacetriton_html"><div class="ttname"><a href="namespacetriton.html">triton</a></div><div class="ttdoc">The Triton namespace.</div><div class="ttdef"><b>Definition</b> <a href="architecture_8cpp_source.html#l00025">architecture.cpp:25</a></div></div>
<div class="ttc" id="aregister_8hpp_html"><div class="ttname"><a href="register_8hpp.html">register.hpp</a></div></div>
<div class="ttc" id="ariscvSpecifications_8hpp_html"><div class="ttname"><a href="riscvSpecifications_8hpp.html">riscvSpecifications.hpp</a></div></div>
<div class="ttc" id="atritonTypes_8hpp_html"><div class="ttname"><a href="tritonTypes_8hpp.html">tritonTypes.hpp</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
