INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 10:27:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : spmv
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 buffer6/dataReg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer12/dataReg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.854ns (23.310%)  route 2.810ns (76.690%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 5.142 - 4.000 ) 
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2265, unset)         1.276     1.276    buffer6/clk
    SLICE_X10Y132        FDRE                                         r  buffer6/dataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132        FDRE (Prop_fdre_C_Q)         0.259     1.535 f  buffer6/dataReg_reg[16]/Q
                         net (fo=2, routed)           0.571     2.106    buffer6/control/Q[16]
    SLICE_X12Y128        LUT3 (Prop_lut3_I1_O)        0.043     2.149 f  buffer6/control/outs[16]_i_1__0/O
                         net (fo=2, routed)           0.340     2.489    cmpi0/fullReg_reg_i_3_0[16]
    SLICE_X11Y128        LUT6 (Prop_lut6_I3_O)        0.043     2.532 r  cmpi0/fullReg_i_18/O
                         net (fo=1, routed)           0.303     2.835    cmpi0/fullReg_i_18_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.118 r  cmpi0/fullReg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.118    cmpi0/fullReg_reg_i_5_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.172 r  cmpi0/fullReg_reg_i_3/CO[3]
                         net (fo=14, routed)          0.539     3.711    buffer31/result[0]
    SLICE_X10Y130        LUT5 (Prop_lut5_I2_O)        0.043     3.754 r  buffer31/transmitValue_i_2__17/O
                         net (fo=3, routed)           0.257     4.011    fork5/control/generateBlocks[1].regblock/transmitValue_reg_1
    SLICE_X9Y131         LUT4 (Prop_lut4_I1_O)        0.043     4.054 r  fork5/control/generateBlocks[1].regblock/fullReg_i_5__1/O
                         net (fo=1, routed)           0.149     4.203    fork5/control/generateBlocks[0].regblock/transmitValue_reg_1
    SLICE_X9Y131         LUT4 (Prop_lut4_I1_O)        0.043     4.246 f  fork5/control/generateBlocks[0].regblock/fullReg_i_3__5/O
                         net (fo=12, routed)          0.227     4.474    fork3/control/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X8Y130         LUT6 (Prop_lut6_I1_O)        0.043     4.517 r  fork3/control/generateBlocks[1].regblock/dataReg[31]_i_1__4/O
                         net (fo=32, routed)          0.423     4.940    buffer12/dataReg_reg[0]_0[0]
    SLICE_X9Y128         FDRE                                         r  buffer12/dataReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=2265, unset)         1.142     5.142    buffer12/clk
    SLICE_X9Y128         FDRE                                         r  buffer12/dataReg_reg[15]/C
                         clock pessimism              0.085     5.227    
                         clock uncertainty           -0.035     5.192    
    SLICE_X9Y128         FDRE (Setup_fdre_C_CE)      -0.201     4.991    buffer12/dataReg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  0.051    




