
<!DOCTYPE html>
<html>
<head>
    <title>Immediate opening for Mixed-Signal design Engineer - San Diego</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Calsoft Labs is looking for Immediate opening for Mixed-Signal design Engineer - San Diego!</h1>
            <h2>Full Time, Contract W2, 12 Months | San Diego, CA</h2>
            <h2>CMOS OVM,UVM</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>Job Overview: Successful applicants will be responsible for participating in, or leading, the verification of state-of-the-art ASICs in advanced digital deep sub-micron CMOS processes for multi-function mobile platforms.<br>Responsibilities:• will include all, or some, of the following: 1<br>• Verification of chip level functionality (mainly connectivity, programmability, power up/down, mode control, reset)<br>• 2<br>• Negotiating and executing functional verification plans<br>• 3<br>• Writing/debugging/maintaining behavioral models, monitors, and self-checking testbenches<br>• 4<br>• Logging bugs and tracking verification results<br>• 5<br>• Delivering status reports and verification reviews<br>• 6<br>• Generating and maintaining verification schedules<br>• Minimum<br>Qualifications:• : Applicants should have a minimum of 5 years of digital verification experience including all, or some, of the following: 1<br>• Detailed knowledge of self-checking testbench architectures (including directed and random-constrained generation) and coverage-driven verification techniques at the functional, assertion and code levels<br>• 2<br>• Working knowledge of Object-Oriented System Verilog principles including experience with VMM, OVM, or UVM<br>• Preferred : Please see minimum qualifications<br>• Education: Required: Bachelor's, Electrical Engineering Preferred: Master's, Electrical Engineering</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    