<!DOCTYPE HTML >
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>svt_axi_ace_master_two_port_base_virtual_sequence Class Reference</title>
<link href="svdoc.css" rel="stylesheet" type="text/css">
<link href="svdoctabs.css" rel="stylesheet" type="text/css">
<link href="dashboard.css" rel="stylesheet" type="text/css">
<script src="advancedsearch.js"></script>
<script src="GeneralUtility.js"></script>
<script src="PCFiltering.js"></script>
</head><body>
<!-- Generated by svdoc O-2018.09 -->
<div class="tabs"><ul>
  <li><a href="index.html" TITLE = "About this product"><span>Main&nbsp;Page</span></a></li>
  <li id="current"><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Classes</span></a></li>
  <li><a href="macros.html" TITLE = "Alphabetical listing of macros"><span>Macros</span></a></li>
  <li><a href="level1_covergroups.html" TITLE = "Coverage"><span>Coverage</span></a></li>
  <li><a href="protocolChecks.html" TITLE = "List of Protocol Checks defined in VIP"><span>Protocol&nbsp;Checks</span></a></li>
  <li><a href="sequencepages.html" TITLE = "List of Sequences"><span>Sequences</span></a></li>
  <li><a href="interfaces.html" TITLE = "List of Interfaces"><span>Interfaces</span></a></li>
  <li><a href="globals.html" TITLE = "Global members"><span>Globals</span></a></li>
  <li><a href="indexall.html" TITLE = "Complete Index of all Source Code Elements"><span>Index</span></a></li>
  <li><a href="help.html" TITLE = "Help"><span>?</span></a></li>
  <li><form action="javascript:SearchFunction(form.searchtext.value, '', form.searchmode.value)"><table border="0"><tr>
    <td><input NAME="searchbtn" TYPE=button VALUE=" Search " onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><input NAME="searchtext" TYPE=text VALUE="" onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><select NAME="searchmode" TYPE=text >
          <option value=simple>simple</option>
          <option value=regexpr>reg expr</option>
    </select></td>
  </tr></table></form></li>
</ul></div>
<div class="tabs"><ul>
  <li><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Hierarchy</span></a></li>
  <li><a href="classlist.html" TITLE = "List of all classes"><span>Class&nbsp;List</span></a></li>
  <li><a href="classalphalist.html" TITLE = "Alphabetical listing of classes"><span>Alphabetical&nbsp;List</span></a></li>
  <li><a href="suite_classhierarchy.html" TITLE = "Suite specific list of all classes showing the parent/child relationship"><span>Transactor&nbsp;Class&nbsp;Hierarchy</span></a></li>
</ul></div>
<h1>svt_axi_ace_master_two_port_base_virtual_sequence Class Reference</h1>
<p>Inheritance diagram for class svt_axi_ace_master_two_port_base_virtual_sequence:</p>
 <input id="toggle_svt_axi_ace_master_two_port_base_virtual_sequence" value="+" onclick=toggleDiv("hdiv_svt_axi_ace_master_two_port_base_virtual_sequence","toggle_svt_axi_ace_master_two_port_base_virtual_sequence") title="svt_axi_ace_master_two_port_base_virtual_sequence class inheritence diagram" type="button"/><div id="hdiv_svt_axi_ace_master_two_port_base_virtual_sequence" style="display:none;"><p><center><img src="svt_axi_ace_master_two_port_base_virtual_sequence.png" USEMAP="#svt_axi_ace_master_two_port_base_virtual_sequence" border="0" alt=""> </center>
</div><map id="svt_axi_ace_master_two_port_base_virtual_sequence" name="svt_axi_ace_master_two_port_base_virtual_sequence">
<area shape="rect" id="node1" href="class_uvm_void.html" title="uvm_void" alt="" coords="5,112,83,141"/>
<area shape="rect" id="node2" href="class_uvm_object.html" title="uvm_object" alt="" coords="131,112,219,141"/>
<area shape="rect" id="node4" href="class_uvm_transaction.html" title="uvm_transaction" alt="" coords="267,112,384,141"/>
<area shape="rect" id="node6" href="class_uvm_sequence_item.html" title="uvm_sequence_item" alt="" coords="432,112,573,141"/>
<area shape="rect" id="node8" href="class_uvm_sequence_base.html" title="uvm_sequence_base" alt="" coords="621,112,765,141"/>
<area shape="rect" id="node10" href="class_uvm_sequence.html" title="uvm_sequence" alt="" coords="813,112,923,141"/>
<area shape="rect" id="node12" href="class_svt_sequence.html" title="svt_sequence" alt="" coords="972,112,1073,141"/>
<area shape="rect" id="node14" href="class_svt_axi_system_base_sequence.html" title="svt_axi_system_base_sequence" alt="" coords="1124,112,1335,141"/>
<area shape="rect" id="node16" href="class_svt_axi_ace_master_base_virtual_sequence.html" title="svt_axi_ace_master_base_virtual_sequence" alt="" coords="1385,112,1663,141"/>
<area shape="rect" id="node18" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html" title="svt_axi_ace_master_two_port_base_virtual_sequence" alt="" coords="1713,111,2063,142"/>
<area shape="rect" id="node20" href="class_svt_axi_ace_master_overlapping_addr_sequence.html" title="svt_axi_ace_master_overlapping_addr_sequence" alt="" coords="2160,5,2467,35"/>
<area shape="rect" id="node22" href="class_svt_axi_ace_master_read_during_coherent_write_sequence.html" title="svt_axi_ace_master_read_during_coherent_write_sequence" alt="" coords="2129,59,2497,88"/>
<area shape="rect" id="node24" href="class_svt_axi_ace_master_snoop_during_memory_update_sequence.html" title="svt_axi_ace_master_snoop_during_memory_update_sequence" alt="" coords="2121,112,2505,141"/>
<area shape="rect" id="node26" href="class_svt_axi_ace_master_two_master_concurrent_write_sequence.html" title="svt_axi_ace_master_two_master_concurrent_write_sequence" alt="" coords="2124,165,2503,195"/>
<area shape="rect" id="node28" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html" title="svt_axi_ace_master_two_port_base_sequential_virtual_sequence" alt="" coords="2113,219,2513,248"/>
<area shape="rect" id="node30" href="class_svt_axi_ace_master_two_port_overlapping_addr_cmo_and_store_sequential_sequence.html" title="svt_axi_ace_master_two_port_overlapping_addr_cmo_and_store_sequential_sequence" alt="" coords="2563,139,3088,168"/>
<area shape="rect" id="node32" href="class_svt_axi_ace_master_two_port_overlapping_addr_load_cmo_sequential_sequence.html" title="svt_axi_ace_master_two_port_overlapping_addr_load_cmo_sequential_sequence" alt="" coords="2580,192,3071,221"/>
<area shape="rect" id="node34" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_and_load_sequential_sequence.html" title="svt_axi_ace_master_two_port_overlapping_addr_store_and_load_sequential_sequence" alt="" coords="2564,245,3087,275"/>
<area shape="rect" id="node36" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_sequential_sequence.html" title="svt_axi_ace_master_two_port_overlapping_addr_store_sequential_sequence" alt="" coords="2593,299,3057,328"/>
</map>
<p><a href="class_svt_axi_ace_master_two_port_base_virtual_sequence-members.html">List of all members.</a>
<hr>
<a name="_details"></a><h2>Detailed Description</h2>
<p>
Base class from which all ACE intermediate level sequences will be extended. 
</p>
<hr>

<table border="0" cellpadding="0" cellspacing="0">

<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html#item_new">new</a>&nbsp;(
string name  = "svt_axi_ace_master_two_port_base_virtual_sequence"  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;task&nbsp;&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html#item_post_body">post_body</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;task&nbsp;&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html#item_pre_body">pre_body</a>&nbsp;(
  )</td>
</tr>

<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html#item_first_port_id">first_port_id</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html#item_second_port_id">second_port_id</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int unsigned&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html#item_sequence_length">sequence_length</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html">svt_axi_ace_master_two_port_base_virtual_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html#item_two_port_interface_types_enum">two_port_interface_types_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html#item_two_port_interface_type">two_port_interface_type</a>&nbsp;</td>
</tr>
<tr><td colspan="2"><br><h2>Member Typedefs</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html#item_two_port_interface_types_enum">two_port_interface_types_enum</a>&nbsp;</td>
</tr>
<tr><td colspan="2"><br><h2>Constraints</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_ports">reasonable_ports &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_valid_port_id_type">valid_port_id_type &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_valid_two_port_inteface_type">valid_two_port_inteface_type &nbsp;(&nbsp;)</a></td>
</tr>
</table>
<p>
<hr>
<h2 class="pre20">Member Function Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_new"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_ace_master_two_port_base_virtual_sequence::<b>new</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string name  = "svt_axi_ace_master_two_port_base_virtual_sequence"      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_item.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_base.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence.html">uvm_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_system_base_sequence.html">svt_axi_system_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_base_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_base_virtual_sequence.html">svt_axi_ace_master_base_virtual_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_base_virtual_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_overlapping_addr_sequence.html">svt_axi_ace_master_overlapping_addr_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_overlapping_addr_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_read_during_coherent_write_sequence.html">svt_axi_ace_master_read_during_coherent_write_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_read_during_coherent_write_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_snoop_during_memory_update_sequence.html">svt_axi_ace_master_snoop_during_memory_update_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_snoop_during_memory_update_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_master_concurrent_write_sequence.html">svt_axi_ace_master_two_master_concurrent_write_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_master_concurrent_write_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html">svt_axi_ace_master_two_port_base_sequential_virtual_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_cmo_and_store_sequential_sequence.html">svt_axi_ace_master_two_port_overlapping_addr_cmo_and_store_sequential_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_cmo_and_store_sequential_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_load_cmo_sequential_sequence.html">svt_axi_ace_master_two_port_overlapping_addr_load_cmo_sequential_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_load_cmo_sequential_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_and_load_sequential_sequence.html">svt_axi_ace_master_two_port_overlapping_addr_store_and_load_sequential_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_and_load_sequential_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_sequential_sequence.html">svt_axi_ace_master_two_port_overlapping_addr_store_sequential_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_sequential_sequence.html#item_new">new</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_post_body"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  task<br>&nbsp;svt_axi_ace_master_two_port_base_virtual_sequence::<b>post_body</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Drop objection 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded tasks</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_base.html#item_post_body">post_body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence.html">svt_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence.html#item_post_body">post_body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_system_base_sequence.html">svt_axi_system_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_base_sequence.html#item_post_body">post_body</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_pre_body"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  task<br>&nbsp;svt_axi_ace_master_two_port_base_virtual_sequence::<b>pre_body</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded tasks</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_base.html#item_pre_body">pre_body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence.html">svt_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence.html#item_pre_body">pre_body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_system_base_sequence.html">svt_axi_system_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_base_sequence.html#item_pre_body">pre_body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_base_virtual_sequence.html">svt_axi_ace_master_base_virtual_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_base_virtual_sequence.html#item_pre_body">pre_body</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding tasks</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_read_during_coherent_write_sequence.html">svt_axi_ace_master_read_during_coherent_write_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_read_during_coherent_write_sequence.html#item_pre_body">pre_body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_snoop_during_memory_update_sequence.html">svt_axi_ace_master_snoop_during_memory_update_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_snoop_during_memory_update_sequence.html#item_pre_body">pre_body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_master_concurrent_write_sequence.html">svt_axi_ace_master_two_master_concurrent_write_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_master_concurrent_write_sequence.html#item_pre_body">pre_body</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
</div>
<hr>
<h2 class="pre20">Member Attribute Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_first_port_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_ace_master_two_port_base_virtual_sequence::<b>first_port_id</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Represents the first master port. 
</div></td></tr>
</table>
<a class="anchor" name="item_second_port_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_ace_master_two_port_base_virtual_sequence::<b>second_port_id</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Represents the second master port. 
</div></td></tr>
</table>
<a class="anchor" name="item_sequence_length"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int unsigned&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_ace_master_two_port_base_virtual_sequence::<b>sequence_length</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Represents the length of the sequence. 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded attributes</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_system_base_sequence.html">svt_axi_system_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_base_sequence.html#item_sequence_length">sequence_length</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_two_port_interface_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html">svt_axi_ace_master_two_port_base_virtual_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html#item_two_port_interface_types_enum">two_port_interface_types_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_ace_master_two_port_base_virtual_sequence::<b>two_port_interface_type</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
The interface types for the first port and second port 
</div></td></tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Typedef Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_two_port_interface_types_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_ace_master_two_port_base_virtual_sequence::<b>two_port_interface_types_enum</b></td>
    </tr>
    </tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">FIRST_PORT_ACE_SECOND_PORT_ACE(0)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">FIRST_PORT_ACE_SECOND_PORT_ACE_LITE(1)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">FIRST_PORT_ACE_LITE_SECOND_PORT_ACE_LITE(2)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">FIRST_PORT_ACE_LITE_SECOND_PORT_ACE(3)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">FIRST_AND_SECOND_PORTS_ARE_ACE_OR_ACE_LITE(4)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Constraint Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_reasonable_ports"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_ace_master_two_port_base_virtual_sequence::<b>reasonable_ports</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_ports {<br>
&nbsp;&nbsp;&nbsp;&nbsp;first_port_id inside {[0:(cfg.num_masters-1)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;second_port_id inside {[0:(cfg.num_masters-1)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;first_port_id != second_port_id;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_valid_port_id_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_ace_master_two_port_base_virtual_sequence::<b>valid_port_id_type</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint valid_port_id_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (two_port_interface_type == FIRST_PORT_ACE_SECOND_PORT_ACE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;first_port_id inside {ace_ports}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;second_port_id inside {ace_ports}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;} else if (two_port_interface_type == FIRST_PORT_ACE_SECOND_PORT_ACE_LITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;first_port_id inside {ace_ports}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;second_port_id inside {ace_lite_ports}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;} else if (two_port_interface_type == FIRST_PORT_ACE_LITE_SECOND_PORT_ACE_LITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;first_port_id inside {ace_lite_ports};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;second_port_id inside {ace_lite_ports};<br>
&nbsp;&nbsp;&nbsp;&nbsp;} else if (two_port_interface_type == FIRST_AND_SECOND_PORTS_ARE_ACE_OR_ACE_LITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;first_port_id inside {ace_ports,ace_lite_ports};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;second_port_id inside {ace_ports,ace_lite_ports};<br>
&nbsp;&nbsp;&nbsp;&nbsp;} else if (two_port_interface_type == FIRST_PORT_ACE_LITE_SECOND_PORT_ACE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;first_port_id inside {ace_lite_ports};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;second_port_id inside {ace_ports};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_valid_two_port_inteface_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_ace_master_two_port_base_virtual_sequence::<b>valid_two_port_inteface_type</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint valid_two_port_inteface_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (ace_ports.size() == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;two_port_interface_type != FIRST_PORT_ACE_SECOND_PORT_ACE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;two_port_interface_type != FIRST_PORT_ACE_SECOND_PORT_ACE_LITE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;two_port_interface_type != FIRST_PORT_ACE_LITE_SECOND_PORT_ACE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (ace_lite_ports.size() == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;two_port_interface_type != FIRST_PORT_ACE_SECOND_PORT_ACE_LITE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;two_port_interface_type != FIRST_PORT_ACE_LITE_SECOND_PORT_ACE_LITE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;two_port_interface_type != FIRST_PORT_ACE_LITE_SECOND_PORT_ACE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (ace_ports.size() == 1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;two_port_interface_type != FIRST_PORT_ACE_SECOND_PORT_ACE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (ace_lite_ports.size() == 1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;two_port_interface_type != FIRST_PORT_ACE_LITE_SECOND_PORT_ACE_LITE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;} <br>
<br>
</div>
</div></td></tr>
</table>
</div>
<hr size="1">
<address class="copyright"> 15 August 2018, Copyright &copy; 2018 Synopsys, Inc.</address>


<script src='dashboard.js'></script>
</body></html>
