
---------- Begin Simulation Statistics ----------
final_tick                               167116546000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 246886                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666144                       # Number of bytes of host memory used
host_op_rate                                   247371                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   405.04                       # Real time elapsed on the host
host_tick_rate                              412587819                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.167117                       # Number of seconds simulated
sim_ticks                                167116546000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.671165                       # CPI: cycles per instruction
system.cpu.discardedOps                        189539                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34055851                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.598385                       # IPC: instructions per cycle
system.cpu.numCycles                        167116546                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133060695                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370336                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          688                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1072605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          524                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2146036                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            524                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485703                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735380                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80998                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103849                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101835                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904271                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             701                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              412                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50944231                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50944231                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50944482                       # number of overall hits
system.cpu.dcache.overall_hits::total        50944482                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1119115                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1119115                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1127283                       # number of overall misses
system.cpu.dcache.overall_misses::total       1127283                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  45347094000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45347094000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  45347094000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45347094000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52071765                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52071765                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021495                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021495                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021649                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021649                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40520.495213                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40520.495213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40226.894223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40226.894223                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        90772                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3272                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.742054                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       989249                       # number of writebacks
system.cpu.dcache.writebacks::total            989249                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54547                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54547                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1064568                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1064568                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1072732                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1072732                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  41658329000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41658329000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  42496129999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42496129999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020448                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020448                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020601                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020601                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39131.675008                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39131.675008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39614.861866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39614.861866                       # average overall mshr miss latency
system.cpu.dcache.replacements                1072476                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40454800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40454800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       659464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        659464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21666541000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21666541000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32854.774484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32854.774484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          291                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          291                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       659173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       659173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20335902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20335902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30850.629501                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30850.629501                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10489431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10489431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       459651                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       459651                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23680553000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23680553000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041981                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041981                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51518.549943                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51518.549943                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54256                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54256                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       405395                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       405395                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21322427000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21322427000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037025                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037025                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52596.669915                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52596.669915                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          251                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           251                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8168                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8168                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.970186                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.970186                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8164                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8164                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    837800999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    837800999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.969711                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.969711                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102621.386453                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102621.386453                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.476312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52017290                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1072732                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.490480                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.476312                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105216414                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105216414                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685956                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475213                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025031                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278405                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278405                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278405                       # number of overall hits
system.cpu.icache.overall_hits::total        10278405                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69916000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69916000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69916000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69916000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279105                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279105                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279105                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279105                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        99880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        99880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        99880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        99880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68516000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68516000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        97880                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        97880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        97880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        97880                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278405                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278405                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69916000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69916000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        99880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        99880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68516000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68516000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        97880                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        97880                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.609384                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279105                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14684.435714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.609384                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.451767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.451767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558910                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558910                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 167116546000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               871596                       # number of demand (read+write) hits
system.l2.demand_hits::total                   871639                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  43                       # number of overall hits
system.l2.overall_hits::.cpu.data              871596                       # number of overall hits
system.l2.overall_hits::total                  871639                       # number of overall hits
system.l2.demand_misses::.cpu.inst                657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201136                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201793                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               657                       # number of overall misses
system.l2.overall_misses::.cpu.data            201136                       # number of overall misses
system.l2.overall_misses::total                201793                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65474000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20934715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21000189000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65474000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20934715000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21000189000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1072732                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1073432                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1072732                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1073432                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.938571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.187499                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.187989                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.938571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.187499                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.187989                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99656.012177                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104082.387042                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104067.975599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99656.012177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104082.387042                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104067.975599                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111019                       # number of writebacks
system.l2.writebacks::total                    111019                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201787                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201787                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52334000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16911519000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16963853000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52334000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16911519000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16963853000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.187493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.187983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.187493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187983                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79656.012177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84082.528713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84068.116380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79656.012177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84082.528713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84068.116380                       # average overall mshr miss latency
system.l2.replacements                         169073                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       989249                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           989249                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       989249                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       989249                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          124                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              124                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          124                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          124                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            269312                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                269312                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136083                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14433427000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14433427000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        405395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            405395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.335680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.335680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106063.409831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106063.409831                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11711767000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11711767000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.335680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.335680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86063.409831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86063.409831                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65474000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65474000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99656.012177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99656.012177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52334000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52334000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79656.012177                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79656.012177                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        602284                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            602284                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65053                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65053                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6501288000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6501288000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       667337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        667337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.097481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.097481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99938.327210                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99938.327210                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65047                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65047                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5199752000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5199752000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.097472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.097472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79938.383015                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79938.383015                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32172.370834                       # Cycle average of tags in use
system.l2.tags.total_refs                     2145342                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201841                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.628871                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.566249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        76.417032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32074.387553                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981823                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23940                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17364625                       # Number of tag accesses
system.l2.tags.data_accesses                 17364625                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013197346500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6614                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6614                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              548500                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104595                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201787                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111019                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201787                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111019                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     29                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201787                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111019                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  153574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.503175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.987075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.543258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6454     97.58%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           31      0.47%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          127      1.92%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6614                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.781826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.752254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4065     61.46%     61.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.21%     62.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2332     35.26%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              125      1.89%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6614                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12914368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7105216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     77.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  167094627000                       # Total gap between requests
system.mem_ctrls.avgGap                     534179.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12870464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7103680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 251608.838301385171                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 77014899.530056104064                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 42507340.954737059772                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          657                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201130                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111019                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18605250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6567454250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3933070819250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28318.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32652.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  35427006.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12872320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12914368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7105216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7105216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201130                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201787                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111019                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111019                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       251609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     77026006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         77277614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       251609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       251609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     42516532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        42516532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     42516532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       251609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     77026006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       119794147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201758                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              110995                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6922                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2803097000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008790000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6586059500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13893.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32643.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              131849                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              69853                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       111051                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   180.243240                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.130981                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   244.958427                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        76522     68.91%     68.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12043     10.84%     79.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5452      4.91%     84.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1238      1.11%     85.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8713      7.85%     93.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          646      0.58%     94.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          545      0.49%     94.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          481      0.43%     95.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5411      4.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       111051                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12912512                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7103680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               77.266508                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               42.507341                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.94                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       399318780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       212242965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      720968640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292805460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13192018320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  34300799940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  35287869600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   84406023705                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.072811                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  91379442000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5580380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  70156724000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       393585360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       209195580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719583480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286588440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13192018320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  34156926240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  35409026400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   84366923820                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   504.838844                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  91697910250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5580380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  69838255750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65704                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111019                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57530                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136083                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65704                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572123                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572123                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20019584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20019584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201787                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201787    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201787                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           814412000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1090694000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            668037                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1100268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          141281                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           405395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          405395                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       667337                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3217940                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3219468                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    131966784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              132019776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169073                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7105216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1242505                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000976                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031230                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1241292     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1213      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1242505                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 167116546000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4124790000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3218201994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
