%Warning-UNOPTFLAT: /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:43:12: Signal unoptimizable: Circular combinational logic: 'tb_top.dut.numbers_concat_repl_wrapper_in_flat'
   43 | wire [5:0] numbers_concat_repl_wrapper_in_flat;
      |            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    ... For warning description see https://verilator.org/warn/UNOPTFLAT?v=5.033
                    ... Use "/* verilator lint_off UNOPTFLAT */" and lint_on around source to disable this message.
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:43:12:      Example path: tb_top.dut.numbers_concat_repl_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/numbers_concat_repl_wrapper.sv:18:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:44:13:      Example path: tb_top.dut.numbers_concat_repl_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:205:50:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:15:13:      Example path: tb_top.dut.bitwise_logic_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/bitwise_logic_wrapper.sv:18:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:16:13:      Example path: tb_top.dut.bitwise_logic_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:224:47:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:47:12:      Example path: tb_top.dut.relational_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/relational_wrapper.sv:23:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:48:12:      Example path: tb_top.dut.relational_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:82:43:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:25:13:      Example path: tb_top.dut.const_compare_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_compare_wrapper.sv:25:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:26:12:      Example path: tb_top.dut.const_compare_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:314:41:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:59:13:      Example path: tb_top.dut.width_union_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_union_wrapper.sv:16:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:60:13:      Example path: tb_top.dut.width_union_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:148:42:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:33:13:      Example path: tb_top.dut.const_nested_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_nested.sv:23:26:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_nested_wrapper.sv:18:14:      Example path: tb_top.dut.u_const_nested_wrapper.nested_c
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:360:68:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:53:12:      Example path: tb_top.dut.width_enum_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_enum_wrapper.sv:16:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:54:12:      Example path: tb_top.dut.width_enum_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:330:56:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:43:12:      Example path: tb_top.dut.numbers_concat_repl_wrapper_in_flat
%Warning-UNOPTFLAT: /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:18:12: Signal unoptimizable: Circular combinational logic: 'tb_top.dut.bitwise_reduce_wrapper_out_flat'
   18 | wire [2:0] bitwise_reduce_wrapper_out_flat;
      |            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:18:12:      Example path: tb_top.dut.bitwise_reduce_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:224:47:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:47:12:      Example path: tb_top.dut.relational_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/relational_wrapper.sv:23:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:48:12:      Example path: tb_top.dut.relational_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:82:43:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:25:13:      Example path: tb_top.dut.const_compare_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_compare_wrapper.sv:25:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:26:12:      Example path: tb_top.dut.const_compare_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:314:41:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:59:13:      Example path: tb_top.dut.width_union_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_union_wrapper.sv:16:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:60:13:      Example path: tb_top.dut.width_union_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:148:42:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:33:13:      Example path: tb_top.dut.const_nested_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_nested.sv:23:26:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_nested_wrapper.sv:18:14:      Example path: tb_top.dut.u_const_nested_wrapper.nested_c
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:360:68:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:53:12:      Example path: tb_top.dut.width_enum_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_enum_wrapper.sv:16:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:54:12:      Example path: tb_top.dut.width_enum_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:330:56:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:43:12:      Example path: tb_top.dut.numbers_concat_repl_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/numbers_concat_repl_wrapper.sv:18:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:44:13:      Example path: tb_top.dut.numbers_concat_repl_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:205:50:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:15:13:      Example path: tb_top.dut.bitwise_logic_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/bitwise_logic_wrapper.sv:18:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:16:13:      Example path: tb_top.dut.bitwise_logic_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:224:47:      Example path: ASSIGNW
%Warning-UNOPTFLAT: /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:57:13: Signal unoptimizable: Circular combinational logic: 'tb_top.dut.width_struct_wrapper_in_flat'
   57 | wire [11:0] width_struct_wrapper_in_flat;
      |             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:57:13:      Example path: tb_top.dut.width_struct_wrapper_in_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:82:43:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:25:13:      Example path: tb_top.dut.const_compare_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_compare_wrapper.sv:25:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:26:12:      Example path: tb_top.dut.const_compare_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:314:41:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:59:13:      Example path: tb_top.dut.width_union_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_union_wrapper.sv:16:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:60:13:      Example path: tb_top.dut.width_union_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:148:42:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:33:13:      Example path: tb_top.dut.const_nested_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_nested.sv:23:26:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_nested_wrapper.sv:18:14:      Example path: tb_top.dut.u_const_nested_wrapper.nested_c
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:360:68:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:53:12:      Example path: tb_top.dut.width_enum_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_enum_wrapper.sv:16:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:54:12:      Example path: tb_top.dut.width_enum_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:330:56:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:43:12:      Example path: tb_top.dut.numbers_concat_repl_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/numbers_concat_repl_wrapper.sv:18:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:44:13:      Example path: tb_top.dut.numbers_concat_repl_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:205:50:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:15:13:      Example path: tb_top.dut.bitwise_logic_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/bitwise_logic_wrapper.sv:18:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:16:13:      Example path: tb_top.dut.bitwise_logic_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:224:47:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:47:12:      Example path: tb_top.dut.relational_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/relational_wrapper.sv:23:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:48:12:      Example path: tb_top.dut.relational_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0113/top.sv:82:43:      Example path: ASSIGNW
%Error: Exiting due to 3 warning(s)
