#!/usr/bin/env python3
"""
éªŒè¯mergeé€»è¾‘å®ç°çš„è„šæœ¬
æ£€æŸ¥SystemVerilogä»£ç ä¸­çš„mergeå®ç°æ˜¯å¦ä¸CSVåˆ†æç»“æœä¸€è‡´
"""

import re
from pathlib import Path

def extract_merge_logic_from_sv(sv_file_path):
    """ä»SystemVerilogæ–‡ä»¶ä¸­æå–mergeé€»è¾‘"""
    
    merge_implementations = {}
    
    try:
        with open(sv_file_path, 'r', encoding='utf-8') as f:
            content = f.read()
        
        # æŸ¥æ‰¾get_merge_sourceså‡½æ•°ä¸­çš„caseè¯­å¥
        case_pattern = r'"([^"]+)":\s*begin.*?end'
        matches = re.findall(case_pattern, content, re.DOTALL)
        
        for match in matches:
            merge_name = match
            if merge_name in ["default"]:
                continue
                
            # æå–è¯¥caseä¸­çš„æºä¸­æ–­
            case_start = content.find(f'"{merge_name}": begin')
            if case_start == -1:
                continue
                
            case_end = content.find('end', case_start)
            case_content = content[case_start:case_end]
            
            # æå–æºä¸­æ–­åç§°
            source_pattern = r'interrupt_map\[i\]\.name\s*==\s*"([^"]+)"'
            sources = re.findall(source_pattern, case_content)
            
            merge_implementations[merge_name] = sources
    
    except Exception as e:
        print(f"è¯»å–SystemVerilogæ–‡ä»¶æ—¶å‡ºé”™: {e}")
        return {}
    
    return merge_implementations

def extract_expected_merge_from_csv(csv_file_path):
    """ä»CSVæ–‡ä»¶ä¸­æå–æœŸæœ›çš„mergeå…³ç³»"""
    
    expected_merges = {
        "iosub_normal_intr": [
            "iosub_pmbus0_intr",
            "iosub_pmbus1_intr", 
            "iosub_mem_ist_intr",
            "iosub_dma_comreg_intr"
        ] + [f"iosub_dma_ch{i}_intr" for i in range(16)],  # ch0-ch15
        
        "iosub_slv_err_intr": [
            "usb0_apb1ton_intr",
            "usb1_apb1ton_intr",
            "usb_top_apb1ton_intr"
        ],
        
        "iosub_ras_cri_intr": [
            "smmu_cri_intr",
            "scp_ras_cri_intr",
            "mcp_ras_cri_intr"
        ],
        
        "iosub_ras_eri_intr": [
            "smmu_eri_intr", 
            "scp_ras_eri_intr",
            "mcp_ras_eri_intr"
        ],
        
        "iosub_ras_fhi_intr": [
            "smmu_fhi_intr",
            "scp_ras_fhi_intr",
            "mcp_ras_fhi_intr",
            "iodap_chk_err_etf0",
            "iodap_chk_err_etf1"
        ],
        
        "iosub_abnormal_0_intr": [
            "iodap_etr_buf_intr",
            "iodap_catu_addrerr_intr"
        ],
        
        "merge_external_pll_intr": [
            "accel_pll_lock_intr",
            "accel_pll_unlock_intr",
            "psub_pll_lock_intr",
            "psub_pll_unlock_intr", 
            "pcie1_pll_lock_intr",
            "pcie1_pll_unlock_intr",
            "d2d_pll_lock_intr",
            "d2d_pll_unlock_intr",
            "ddr0_pll_lock_intr",
            "ddr1_pll_lock_intr",
            "ddr2_pll_lock_intr"
        ]
    }
    
    return expected_merges

def verify_merge_implementations(sv_implementations, expected_merges):
    """éªŒè¯mergeå®ç°æ˜¯å¦æ­£ç¡®"""
    
    print("=" * 80)
    print("Mergeé€»è¾‘å®ç°éªŒè¯æŠ¥å‘Š")
    print("=" * 80)
    
    all_passed = True
    
    # æ£€æŸ¥æ¯ä¸ªæœŸæœ›çš„mergeæ˜¯å¦æ­£ç¡®å®ç°
    for merge_name, expected_sources in expected_merges.items():
        print(f"\néªŒè¯ {merge_name}:")
        print("-" * 50)
        
        if merge_name not in sv_implementations:
            print(f"âŒ é”™è¯¯: {merge_name} æœªåœ¨SystemVerilogä¸­å®ç°")
            all_passed = False
            continue
        
        implemented_sources = sv_implementations[merge_name]
        
        # æ£€æŸ¥ç¼ºå¤±çš„æº
        missing_sources = set(expected_sources) - set(implemented_sources)
        if missing_sources:
            print(f"âŒ ç¼ºå¤±çš„æºä¸­æ–­: {list(missing_sources)}")
            all_passed = False
        
        # æ£€æŸ¥å¤šä½™çš„æº
        extra_sources = set(implemented_sources) - set(expected_sources)
        if extra_sources:
            print(f"âš ï¸  é¢å¤–çš„æºä¸­æ–­: {list(extra_sources)}")
        
        # æ£€æŸ¥åŒ¹é…çš„æº
        matching_sources = set(implemented_sources) & set(expected_sources)
        if matching_sources:
            print(f"âœ… æ­£ç¡®å®ç°çš„æºä¸­æ–­: {len(matching_sources)}ä¸ª")
            for source in sorted(matching_sources):
                print(f"   - {source}")
        
        print(f"å®ç°çŠ¶æ€: {len(matching_sources)}/{len(expected_sources)} æºä¸­æ–­æ­£ç¡®")
    
    # æ£€æŸ¥SystemVerilogä¸­æ˜¯å¦æœ‰æœªæœŸæœ›çš„mergeå®ç°
    print(f"\næ£€æŸ¥é¢å¤–çš„mergeå®ç°:")
    print("-" * 50)
    extra_merges = set(sv_implementations.keys()) - set(expected_merges.keys())
    if extra_merges:
        print(f"å‘ç°é¢å¤–çš„mergeå®ç°: {list(extra_merges)}")
        for merge_name in extra_merges:
            print(f"  {merge_name}: {sv_implementations[merge_name]}")
    else:
        print("âœ… æ²¡æœ‰å‘ç°é¢å¤–çš„mergeå®ç°")
    
    # æ€»ç»“
    print(f"\n" + "=" * 80)
    print("éªŒè¯æ€»ç»“")
    print("=" * 80)
    
    expected_count = len(expected_merges)
    implemented_count = len([m for m in expected_merges.keys() if m in sv_implementations])
    
    print(f"æœŸæœ›çš„mergeä¸­æ–­æ•°é‡: {expected_count}")
    print(f"å·²å®ç°çš„mergeä¸­æ–­æ•°é‡: {implemented_count}")
    print(f"å®ç°å®Œæˆåº¦: {implemented_count}/{expected_count} ({100*implemented_count/expected_count:.1f}%)")
    
    if all_passed and implemented_count == expected_count:
        print("ğŸ‰ æ‰€æœ‰mergeé€»è¾‘å®ç°éªŒè¯é€šè¿‡!")
        return True
    else:
        print("âŒ å­˜åœ¨éœ€è¦ä¿®å¤çš„mergeé€»è¾‘å®ç°")
        return False

def generate_missing_implementation(expected_merges, sv_implementations):
    """ç”Ÿæˆç¼ºå¤±çš„mergeå®ç°ä»£ç """
    
    missing_merges = set(expected_merges.keys()) - set(sv_implementations.keys())
    
    if not missing_merges:
        print("\nâœ… æ‰€æœ‰mergeé€»è¾‘éƒ½å·²å®ç°")
        return
    
    print(f"\nç”Ÿæˆç¼ºå¤±çš„mergeå®ç°ä»£ç :")
    print("=" * 60)
    
    for merge_name in missing_merges:
        sources = expected_merges[merge_name]
        
        print(f'\n            "{merge_name}": begin')
        print(f'                // Collect all interrupts that should be merged into {merge_name}')
        print('                foreach (interrupt_map[i]) begin')
        
        conditions = []
        for source in sources:
            conditions.append(f'interrupt_map[i].name == "{source}"')
        
        if conditions:
            condition_str = ' ||\n                        '.join(conditions)
            print(f'                    if ({condition_str}) begin')
            print('                        sources.push_back(interrupt_map[i]);')
            print('                    end')
        
        print('                end')
        print('            end')

def main():
    sv_file = "seq/int_routing_model.sv"
    csv_file = "ä¸­æ–­å‘é‡è¡¨-iosub-V0.5.csv"
    
    if not Path(sv_file).exists():
        print(f"é”™è¯¯: æ‰¾ä¸åˆ°SystemVerilogæ–‡ä»¶ {sv_file}")
        return
    
    print("æ­£åœ¨åˆ†æSystemVerilogå®ç°...")
    sv_implementations = extract_merge_logic_from_sv(sv_file)
    
    print("æ­£åœ¨åˆ†ææœŸæœ›çš„mergeå…³ç³»...")
    expected_merges = extract_expected_merge_from_csv(csv_file)
    
    print("æ­£åœ¨éªŒè¯å®ç°...")
    verification_passed = verify_merge_implementations(sv_implementations, expected_merges)
    
    if not verification_passed:
        generate_missing_implementation(expected_merges, sv_implementations)
    
    return verification_passed

if __name__ == "__main__":
    main()
