INFO: [VRFC 10-2263] Analyzing Verilog file "/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/smul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/tb/tb_smul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_smul
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/tb/tb_smul.sv:80]
