
*** Running vivado
    with args -log traffic_lights.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source traffic_lights.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source traffic_lights.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 456.242 ; gain = 187.367
Command: read_checkpoint -auto_incremental -incremental {C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/utils_1/imports/synth_1/traffic_lights.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/utils_1/imports/synth_1/traffic_lights.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top traffic_lights -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21624
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1307.688 ; gain = 440.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'traffic_lights' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/traffic_lights.v:3]
INFO: [Synth 8-6157] synthesizing module 'led_color' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/led_color.v:3]
INFO: [Synth 8-6157] synthesizing module 'pwm_counter' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/pwm_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pwm_counter' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/pwm_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'pwm_gen' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/pwm_gen.v:6]
	Parameter PWM_PERCENT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_gen' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/pwm_gen.v:6]
INFO: [Synth 8-6157] synthesizing module 'pwm_gen__parameterized0' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/pwm_gen.v:6]
	Parameter PWM_PERCENT bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_gen__parameterized0' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/pwm_gen.v:6]
WARNING: [Synth 8-567] referenced signal 'pwm_25' should be on the sensitivity list [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/led_color.v:35]
WARNING: [Synth 8-567] referenced signal 'pwm_12p5' should be on the sensitivity list [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/led_color.v:35]
INFO: [Synth 8-6155] done synthesizing module 'led_color' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/led_color.v:3]
INFO: [Synth 8-6157] synthesizing module 'timer_12sec' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/timer_12sec.v:3]
INFO: [Synth 8-6157] synthesizing module 'pulse_0p1sec' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/pulse_0p1sec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pulse_0p1sec' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/pulse_0p1sec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'timer_12sec' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/timer_12sec.v:3]
INFO: [Synth 8-6157] synthesizing module 'state_decode' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/state_decode.v:3]
INFO: [Synth 8-6155] done synthesizing module 'state_decode' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/state_decode.v:3]
INFO: [Synth 8-6157] synthesizing module 'doubdab_8bits' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/doubdab_8bits.v:3]
INFO: [Synth 8-6157] synthesizing module 'dd_add3' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/dd_add3.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dd_add3' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/dd_add3.v:3]
WARNING: [Synth 8-689] width (35) of port connection 'i' does not match port width (4) of module 'dd_add3' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/doubdab_8bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'doubdab_8bits' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/doubdab_8bits.v:3]
INFO: [Synth 8-6157] synthesizing module 'count_3bit_select' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/count_3bit_select.v:1]
INFO: [Synth 8-6155] done synthesizing module 'count_3bit_select' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/count_3bit_select.v:1]
INFO: [Synth 8-6157] synthesizing module 'decode_enb_leds' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/decode_enb_leds.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/decode_enb_leds.v:14]
INFO: [Synth 8-6155] done synthesizing module 'decode_enb_leds' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/decode_enb_leds.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_4in_8to1' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/mux_4in_8to1.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/mux_4in_8to1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mux_4in_8to1' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/mux_4in_8to1.v:3]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/seven_seg_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'bin_to_leds' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_1/lab_1.srcs/sources_1/new/bin_to_leds.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_leds' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_1/lab_1.srcs/sources_1/new/bin_to_leds.v:3]
INFO: [Synth 8-6157] synthesizing module 'invert7' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_1/lab_1.srcs/sources_1/new/invert7.v:3]
INFO: [Synth 8-6155] done synthesizing module 'invert7' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_1/lab_1.srcs/sources_1/new/invert7.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/seven_seg_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'traffic_lights' (0#1) [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/traffic_lights.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1416.207 ; gain = 549.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1416.207 ; gain = 549.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1416.207 ; gain = 549.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1416.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Users/kelly/Downloads/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [D:/Users/kelly/Downloads/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Users/kelly/Downloads/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/traffic_lights_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/traffic_lights_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1509.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1509.172 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'led_r_reg' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/led_color.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'led_g_reg' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/led_color.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'led_b_reg' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/led_color.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'color_light_1_reg' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/state_decode.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'color_light_2_reg' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/state_decode.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'display_time_reg' [C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/state_decode.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 20    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (tu1/led_b_reg) is unused and will be removed from module traffic_lights.
WARNING: [Synth 8-3332] Sequential element (tu2/led_b_reg) is unused and will be removed from module traffic_lights.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (tu4/display_time_reg[7]) is unused and will be removed from module traffic_lights.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     4|
|4     |LUT2   |     9|
|5     |LUT3   |    11|
|6     |LUT4   |     4|
|7     |LUT5   |    22|
|8     |LUT6   |    24|
|9     |FDRE   |    49|
|10    |LD     |     7|
|11    |LDC    |     7|
|12    |LDCP   |     1|
|13    |IBUF   |     1|
|14    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1509.172 ; gain = 642.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 1509.172 ; gain = 549.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1509.172 ; gain = 642.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1509.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1509.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 7 instances
  LDC => LDCE: 5 instances
  LDC => LDCE (inverted pins: G): 2 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 

The system cannot find the path specified.
Synth Design complete | Checksum: f77f9fc6
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 1509.172 ; gain = 1048.941
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1509.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kelly/Documents/class stuff/lab4_no_one_drive/lab4_no_one_drive.runs/synth_1/traffic_lights.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file traffic_lights_utilization_synth.rpt -pb traffic_lights_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 20:34:38 2024...
