

================================================================
== Vivado HLS Report for 'conv2Dfixp'
================================================================
* Date:           Tue Sep 26 16:42:48 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        conv2D_fixedp
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2490881|  3670529|  2490882|  3670530|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                     |      Latency      |   Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- Loop 1             |  2490880|  3670528| 9730 ~ 14338 |          -|          -|   256|    no    |
        | + Loop 1.1          |     9728|    14336|    38 ~ 56   |          -|          -|   256|    no    |
        |  ++ Loop 1.1.1      |       36|       54|    12 ~ 18   |          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1  |        9|       15|     3 ~ 5    |          -|          -|     3|    no    |
        +---------------------+---------+---------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    208|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     86|
|Register         |        -|      -|     188|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     188|    294|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv2Dfixp_mac_mubkb_U1  |conv2Dfixp_mac_mubkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_151_p2        |     +    |      0|  0|  16|           9|           1|
    |ii_fu_220_p2         |     +    |      0|  0|  17|          10|          10|
    |j_1_fu_183_p2        |     +    |      0|  0|  16|           9|           1|
    |jj_fu_312_p2         |     +    |      0|  0|  17|          10|          10|
    |m_1_fu_205_p2        |     +    |      0|  0|  10|           2|           1|
    |n_1_fu_297_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp1_fu_211_p2       |     +    |      0|  0|  10|           2|           2|
    |tmp2_fu_303_p2       |     +    |      0|  0|  10|           2|           2|
    |tmp_10_fu_375_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_4_fu_189_p2      |     +    |      0|  0|  23|          16|          16|
    |tmp_8_fu_366_p2      |     +    |      0|  0|  25|          18|          18|
    |tmp_2_fu_279_p2      |     -    |      0|  0|  15|           5|           5|
    |or_cond2_fu_357_p2   |    and   |      0|  0|   2|           1|           1|
    |tmp3_fu_285_p2       |    and   |      0|  0|   2|           1|           1|
    |tmp4_fu_351_p2       |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_145_p2  |   icmp   |      0|  0|   5|           9|          10|
    |exitcond2_fu_177_p2  |   icmp   |      0|  0|   5|           9|          10|
    |exitcond3_fu_199_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_291_p2   |   icmp   |      0|  0|   1|           2|           2|
    |icmp7_fu_345_p2      |   icmp   |      0|  0|   1|           2|           1|
    |icmp_fu_249_p2       |   icmp   |      0|  0|   1|           2|           1|
    |rev4_fu_329_p2       |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_233_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 208|         121|         105|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  50|         11|    1|         11|
    |i_reg_95   |   9|          2|    9|         18|
    |j_reg_106  |   9|          2|    9|         18|
    |m_reg_117  |   9|          2|    2|          4|
    |n_reg_129  |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  86|         19|   23|         55|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  10|   0|   10|          0|
    |i_1_reg_432            |   9|   0|    9|          0|
    |i_cast_reg_424         |   9|   0|   10|          1|
    |i_reg_95               |   9|   0|    9|          0|
    |in_V_load_reg_525      |  16|   0|   16|          0|
    |j_1_reg_450            |   9|   0|    9|          0|
    |j_cast_reg_442         |   9|   0|   10|          1|
    |j_reg_106              |   9|   0|    9|          0|
    |kernel_V_load_reg_530  |  16|   0|   16|          0|
    |m_1_reg_463            |   2|   0|    2|          0|
    |m_reg_117              |   2|   0|    2|          0|
    |n_1_reg_491            |   2|   0|    2|          0|
    |n_reg_129              |   2|   0|    2|          0|
    |or_cond2_reg_501       |   1|   0|    1|          0|
    |out_V_addr_reg_455     |  16|   0|   16|          0|
    |p_Val2_s_reg_535       |  16|   0|   16|          0|
    |tmp1_reg_468           |   2|   0|    2|          0|
    |tmp2_reg_496           |   2|   0|    2|          0|
    |tmp3_reg_483           |   1|   0|    1|          0|
    |tmp_10_reg_510         |   5|   0|    5|          0|
    |tmp_1_reg_437          |   8|   0|   16|          8|
    |tmp_2_reg_478          |   5|   0|    5|          0|
    |tmp_6_reg_473          |  10|   0|   18|          8|
    |tmp_8_reg_505          |  18|   0|   18|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 188|   0|  206|         18|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|in_V_address0      | out |   16|  ap_memory |     in_V     |     array    |
|in_V_ce0           | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0            |  in |   16|  ap_memory |     in_V     |     array    |
|out_V_address0     | out |   16|  ap_memory |     out_V    |     array    |
|out_V_ce0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0           | out |   16|  ap_memory |     out_V    |     array    |
|out_V_q0           |  in |   16|  ap_memory |     out_V    |     array    |
|kernel_V_address0  | out |    4|  ap_memory |   kernel_V   |     array    |
|kernel_V_ce0       | out |    1|  ap_memory |   kernel_V   |     array    |
|kernel_V_q0        |  in |   16|  ap_memory |   kernel_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond)
	4  / (exitcond)
7 --> 
	8  / (or_cond2)
	10  / (!or_cond2)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	6  / true
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_11 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([65536 x i16]* %in_V), !map !33

ST_1: StgValue_12 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([65536 x i16]* %out_V), !map !39

ST_1: StgValue_13 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %kernel_V), !map !43

ST_1: StgValue_14 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @conv2Dfixp_str) nounwind

ST_1: StgValue_15 (8)  [1/1] 1.77ns  loc: conv2D_fixedp/conv.cpp:8
:4  br label %.loopexit


 <State 2>: 3.02ns
ST_2: i (10)  [1/1] 0.00ns
.loopexit:0  %i = phi i9 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]

ST_2: i_cast (11)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:8
.loopexit:1  %i_cast = zext i9 %i to i10

ST_2: exitcond1 (12)  [1/1] 3.02ns  loc: conv2D_fixedp/conv.cpp:8
.loopexit:2  %exitcond1 = icmp eq i9 %i, -256

ST_2: empty (13)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_2: i_1 (14)  [1/1] 2.82ns  loc: conv2D_fixedp/conv.cpp:8
.loopexit:4  %i_1 = add i9 %i, 1

ST_2: StgValue_21 (15)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:8
.loopexit:5  br i1 %exitcond1, label %3, label %.preheader27.preheader

ST_2: tmp (17)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:8
.preheader27.preheader:0  %tmp = trunc i9 %i to i8

ST_2: tmp_1 (18)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
.preheader27.preheader:1  %tmp_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp, i8 0)

ST_2: StgValue_24 (19)  [1/1] 1.77ns  loc: conv2D_fixedp/conv.cpp:10
.preheader27.preheader:2  br label %.preheader27

ST_2: StgValue_25 (102)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:32
:0  ret void


 <State 3>: 3.02ns
ST_3: j (21)  [1/1] 0.00ns
.preheader27:0  %j = phi i9 [ 0, %.preheader27.preheader ], [ %j_1, %.preheader27.loopexit ]

ST_3: j_cast8 (22)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:10
.preheader27:1  %j_cast8 = zext i9 %j to i16

ST_3: j_cast (23)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:10
.preheader27:2  %j_cast = zext i9 %j to i10

ST_3: exitcond2 (24)  [1/1] 3.02ns  loc: conv2D_fixedp/conv.cpp:10
.preheader27:3  %exitcond2 = icmp eq i9 %j, -256

ST_3: empty_6 (25)  [1/1] 0.00ns
.preheader27:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_3: j_1 (26)  [1/1] 2.82ns  loc: conv2D_fixedp/conv.cpp:10
.preheader27:5  %j_1 = add i9 %j, 1

ST_3: StgValue_32 (27)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:10
.preheader27:6  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader26.preheader

ST_3: tmp_4 (29)  [1/1] 2.96ns  loc: conv2D_fixedp/conv.cpp:26
.preheader26.preheader:0  %tmp_4 = add i16 %tmp_1, %j_cast8

ST_3: tmp_5 (30)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
.preheader26.preheader:1  %tmp_5 = zext i16 %tmp_4 to i64

ST_3: out_V_addr (31)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
.preheader26.preheader:2  %out_V_addr = getelementptr [65536 x i16]* %out_V, i64 0, i64 %tmp_5

ST_3: StgValue_36 (32)  [1/1] 1.77ns  loc: conv2D_fixedp/conv.cpp:12
.preheader26.preheader:3  br label %.preheader26

ST_3: StgValue_37 (100)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.45ns
ST_4: m (34)  [1/1] 0.00ns
.preheader26:0  %m = phi i2 [ 0, %.preheader26.preheader ], [ %m_1, %.preheader26.loopexit ]

ST_4: exitcond3 (35)  [1/1] 2.07ns  loc: conv2D_fixedp/conv.cpp:12
.preheader26:1  %exitcond3 = icmp eq i2 %m, -1

ST_4: empty_7 (36)  [1/1] 0.00ns
.preheader26:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_4: m_1 (37)  [1/1] 2.45ns  loc: conv2D_fixedp/conv.cpp:12
.preheader26:3  %m_1 = add i2 %m, 1

ST_4: StgValue_42 (38)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:12
.preheader26:4  br i1 %exitcond3, label %.preheader27.loopexit, label %.preheader.preheader

ST_4: tmp1 (40)  [1/1] 2.45ns  loc: conv2D_fixedp/conv.cpp:21
.preheader.preheader:0  %tmp1 = add i2 %m, -1

ST_4: StgValue_44 (98)  [1/1] 0.00ns
.preheader27.loopexit:0  br label %.preheader27


 <State 5>: 6.96ns
ST_5: tmp1_cast (41)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:21
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i10

ST_5: ii (42)  [1/1] 2.82ns  loc: conv2D_fixedp/conv.cpp:21
.preheader.preheader:2  %ii = add i10 %i_cast, %tmp1_cast

ST_5: tmp_3 (43)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:25 (grouped into LUT with out node tmp3)
.preheader.preheader:3  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %ii, i32 9)

ST_5: rev (44)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:25 (grouped into LUT with out node tmp3)
.preheader.preheader:4  %rev = xor i1 %tmp_3, true

ST_5: tmp_7 (45)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:25
.preheader.preheader:5  %tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %ii, i32 8, i32 9)

ST_5: icmp (46)  [1/1] 2.07ns  loc: conv2D_fixedp/conv.cpp:25
.preheader.preheader:6  %icmp = icmp ne i2 %tmp_7, 1

ST_5: tmp_6 (47)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
.preheader.preheader:7  %tmp_6 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %ii, i8 0)

ST_5: tmp_8_cast6 (48)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
.preheader.preheader:8  %tmp_8_cast6 = zext i2 %m to i5

ST_5: p_shl (49)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
.preheader.preheader:9  %p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m, i2 0)

ST_5: p_shl_cast (50)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
.preheader.preheader:10  %p_shl_cast = zext i4 %p_shl to i5

ST_5: tmp_2 (51)  [1/1] 2.62ns  loc: conv2D_fixedp/conv.cpp:26
.preheader.preheader:11  %tmp_2 = sub i5 %p_shl_cast, %tmp_8_cast6

ST_5: tmp3 (52)  [1/1] 2.07ns  loc: conv2D_fixedp/conv.cpp:25 (out node of the LUT)
.preheader.preheader:12  %tmp3 = and i1 %icmp, %rev

ST_5: StgValue_57 (53)  [1/1] 1.77ns  loc: conv2D_fixedp/conv.cpp:16
.preheader.preheader:13  br label %.preheader


 <State 6>: 2.45ns
ST_6: n (55)  [1/1] 0.00ns
.preheader:0  %n = phi i2 [ %n_1, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_6: exitcond (56)  [1/1] 2.07ns  loc: conv2D_fixedp/conv.cpp:16
.preheader:1  %exitcond = icmp eq i2 %n, -1

ST_6: empty_8 (57)  [1/1] 0.00ns
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_1 (58)  [1/1] 2.45ns  loc: conv2D_fixedp/conv.cpp:16
.preheader:3  %n_1 = add i2 %n, 1

ST_6: StgValue_62 (59)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:16
.preheader:4  br i1 %exitcond, label %.preheader26.loopexit, label %1

ST_6: tmp2 (61)  [1/1] 2.45ns  loc: conv2D_fixedp/conv.cpp:22
:0  %tmp2 = add i2 %n, -1

ST_6: StgValue_64 (96)  [1/1] 0.00ns
.preheader26.loopexit:0  br label %.preheader26


 <State 7>: 6.96ns
ST_7: tmp2_cast (62)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:22
:1  %tmp2_cast = sext i2 %tmp2 to i10

ST_7: jj (63)  [1/1] 2.82ns  loc: conv2D_fixedp/conv.cpp:22
:2  %jj = add i10 %tmp2_cast, %j_cast

ST_7: jj_cast (64)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:22
:3  %jj_cast = sext i10 %jj to i16

ST_7: tmp_9 (65)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:25 (grouped into LUT with out node or_cond2)
:4  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %jj, i32 9)

ST_7: rev4 (66)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:25 (grouped into LUT with out node or_cond2)
:5  %rev4 = xor i1 %tmp_9, true

ST_7: tmp_15 (67)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:25
:6  %tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %jj, i32 8, i32 9)

ST_7: icmp7 (68)  [1/1] 2.07ns  loc: conv2D_fixedp/conv.cpp:25
:7  %icmp7 = icmp ne i2 %tmp_15, 1

ST_7: tmp4 (69)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:25 (grouped into LUT with out node or_cond2)
:8  %tmp4 = and i1 %icmp7, %rev4

ST_7: or_cond2 (70)  [1/1] 2.07ns  loc: conv2D_fixedp/conv.cpp:25 (out node of the LUT)
:9  %or_cond2 = and i1 %tmp4, %tmp3

ST_7: StgValue_74 (71)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:25
:10  br i1 %or_cond2, label %2, label %._crit_edge

ST_7: tmp_14_cast (73)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
:0  %tmp_14_cast = zext i16 %jj_cast to i18

ST_7: tmp_8 (74)  [1/1] 3.02ns  loc: conv2D_fixedp/conv.cpp:26
:1  %tmp_8 = add i18 %tmp_14_cast, %tmp_6

ST_7: tmp_17_cast (76)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
:3  %tmp_17_cast = zext i2 %n to i5

ST_7: tmp_10 (77)  [1/1] 2.66ns  loc: conv2D_fixedp/conv.cpp:26
:4  %tmp_10 = add i5 %tmp_17_cast, %tmp_2


 <State 8>: 3.25ns
ST_8: tmp_s (75)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
:2  %tmp_s = zext i18 %tmp_8 to i64

ST_8: tmp_18_cast (78)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
:5  %tmp_18_cast = sext i5 %tmp_10 to i32

ST_8: tmp_11 (79)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
:6  %tmp_11 = zext i32 %tmp_18_cast to i64

ST_8: in_V_addr (80)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
:7  %in_V_addr = getelementptr [65536 x i16]* %in_V, i64 0, i64 %tmp_s

ST_8: in_V_load (81)  [2/2] 3.25ns  loc: conv2D_fixedp/conv.cpp:26
:8  %in_V_load = load i16* %in_V_addr, align 2

ST_8: kernel_V_addr (83)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
:10  %kernel_V_addr = getelementptr [9 x i16]* %kernel_V, i64 0, i64 %tmp_11

ST_8: kernel_V_load (84)  [2/2] 2.32ns  loc: conv2D_fixedp/conv.cpp:26
:11  %kernel_V_load = load i16* %kernel_V_addr, align 2

ST_8: p_Val2_s (87)  [2/2] 3.25ns  loc: conv2D_fixedp/conv.cpp:26
:14  %p_Val2_s = load i16* %out_V_addr, align 2


 <State 9>: 3.25ns
ST_9: in_V_load (81)  [1/2] 3.25ns  loc: conv2D_fixedp/conv.cpp:26
:8  %in_V_load = load i16* %in_V_addr, align 2

ST_9: kernel_V_load (84)  [1/2] 2.32ns  loc: conv2D_fixedp/conv.cpp:26
:11  %kernel_V_load = load i16* %kernel_V_addr, align 2

ST_9: p_Val2_s (87)  [1/2] 3.25ns  loc: conv2D_fixedp/conv.cpp:26
:14  %p_Val2_s = load i16* %out_V_addr, align 2


 <State 10>: 9.63ns
ST_10: OP1_V (82)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
:9  %OP1_V = sext i16 %in_V_load to i20

ST_10: OP2_V (85)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
:12  %OP2_V = sext i16 %kernel_V_load to i20

ST_10: p_Val2_1 (86)  [1/1] 3.36ns  loc: conv2D_fixedp/conv.cpp:26
:13  %p_Val2_1 = mul i20 %OP2_V, %OP1_V

ST_10: tmp_12 (88)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
:15  %tmp_12 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %p_Val2_s, i4 0)

ST_10: p_Val2_2 (89)  [1/1] 3.02ns  loc: conv2D_fixedp/conv.cpp:26
:16  %p_Val2_2 = add i20 %p_Val2_1, %tmp_12

ST_10: tmp_13 (90)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
:17  %tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %p_Val2_2, i32 4, i32 19)

ST_10: StgValue_96 (91)  [1/1] 3.25ns  loc: conv2D_fixedp/conv.cpp:26
:18  store i16 %tmp_13, i16* %out_V_addr, align 2

ST_10: StgValue_97 (92)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:26
:19  br label %._crit_edge

ST_10: StgValue_98 (94)  [1/1] 0.00ns  loc: conv2D_fixedp/conv.cpp:16
._crit_edge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ kernel_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11   (specbitsmap      ) [ 00000000000]
StgValue_12   (specbitsmap      ) [ 00000000000]
StgValue_13   (specbitsmap      ) [ 00000000000]
StgValue_14   (spectopmodule    ) [ 00000000000]
StgValue_15   (br               ) [ 01111111111]
i             (phi              ) [ 00100000000]
i_cast        (zext             ) [ 00011111111]
exitcond1     (icmp             ) [ 00111111111]
empty         (speclooptripcount) [ 00000000000]
i_1           (add              ) [ 01111111111]
StgValue_21   (br               ) [ 00000000000]
tmp           (trunc            ) [ 00000000000]
tmp_1         (bitconcatenate   ) [ 00011111111]
StgValue_24   (br               ) [ 00111111111]
StgValue_25   (ret              ) [ 00000000000]
j             (phi              ) [ 00010000000]
j_cast8       (zext             ) [ 00000000000]
j_cast        (zext             ) [ 00001111111]
exitcond2     (icmp             ) [ 00111111111]
empty_6       (speclooptripcount) [ 00000000000]
j_1           (add              ) [ 00111111111]
StgValue_32   (br               ) [ 00000000000]
tmp_4         (add              ) [ 00000000000]
tmp_5         (zext             ) [ 00000000000]
out_V_addr    (getelementptr    ) [ 00001111111]
StgValue_36   (br               ) [ 00111111111]
StgValue_37   (br               ) [ 01111111111]
m             (phi              ) [ 00001100000]
exitcond3     (icmp             ) [ 00111111111]
empty_7       (speclooptripcount) [ 00000000000]
m_1           (add              ) [ 00111111111]
StgValue_42   (br               ) [ 00000000000]
tmp1          (add              ) [ 00000100000]
StgValue_44   (br               ) [ 00111111111]
tmp1_cast     (sext             ) [ 00000000000]
ii            (add              ) [ 00000000000]
tmp_3         (bitselect        ) [ 00000000000]
rev           (xor              ) [ 00000000000]
tmp_7         (partselect       ) [ 00000000000]
icmp          (icmp             ) [ 00000000000]
tmp_6         (bitconcatenate   ) [ 00000011111]
tmp_8_cast6   (zext             ) [ 00000000000]
p_shl         (bitconcatenate   ) [ 00000000000]
p_shl_cast    (zext             ) [ 00000000000]
tmp_2         (sub              ) [ 00000011111]
tmp3          (and              ) [ 00000011111]
StgValue_57   (br               ) [ 00111111111]
n             (phi              ) [ 00000011000]
exitcond      (icmp             ) [ 00111111111]
empty_8       (speclooptripcount) [ 00000000000]
n_1           (add              ) [ 00111111111]
StgValue_62   (br               ) [ 00000000000]
tmp2          (add              ) [ 00000001000]
StgValue_64   (br               ) [ 00111111111]
tmp2_cast     (sext             ) [ 00000000000]
jj            (add              ) [ 00000000000]
jj_cast       (sext             ) [ 00000000000]
tmp_9         (bitselect        ) [ 00000000000]
rev4          (xor              ) [ 00000000000]
tmp_15        (partselect       ) [ 00000000000]
icmp7         (icmp             ) [ 00000000000]
tmp4          (and              ) [ 00000000000]
or_cond2      (and              ) [ 00111111111]
StgValue_74   (br               ) [ 00000000000]
tmp_14_cast   (zext             ) [ 00000000000]
tmp_8         (add              ) [ 00000000100]
tmp_17_cast   (zext             ) [ 00000000000]
tmp_10        (add              ) [ 00000000100]
tmp_s         (zext             ) [ 00000000000]
tmp_18_cast   (sext             ) [ 00000000000]
tmp_11        (zext             ) [ 00000000000]
in_V_addr     (getelementptr    ) [ 00000000010]
kernel_V_addr (getelementptr    ) [ 00000000010]
in_V_load     (load             ) [ 00111111001]
kernel_V_load (load             ) [ 00111111001]
p_Val2_s      (load             ) [ 00111111001]
OP1_V         (sext             ) [ 00000000000]
OP2_V         (sext             ) [ 00000000000]
p_Val2_1      (mul              ) [ 00000000000]
tmp_12        (bitconcatenate   ) [ 00000000000]
p_Val2_2      (add              ) [ 00000000000]
tmp_13        (partselect       ) [ 00000000000]
StgValue_96   (store            ) [ 00000000000]
StgValue_97   (br               ) [ 00000000000]
StgValue_98   (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2Dfixp_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i16.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="out_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="16" slack="0"/>
<pin id="64" dir="1" index="3" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="in_V_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="18" slack="0"/>
<pin id="71" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_V_addr/8 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="77" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_V_load/8 "/>
</bind>
</comp>

<comp id="79" class="1004" name="kernel_V_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_V_addr/8 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_V_load/8 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="5"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_s/8 StgValue_96/10 "/>
</bind>
</comp>

<comp id="95" class="1005" name="i_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="9" slack="1"/>
<pin id="97" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="9" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="j_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="1"/>
<pin id="108" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="j_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="9" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="m_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="1"/>
<pin id="119" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="m_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="2" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="129" class="1005" name="n_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="1"/>
<pin id="131" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="n_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="exitcond1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="9" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="j_cast8_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast8/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="j_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="exitcond2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="9" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="j_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_4_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="1"/>
<pin id="191" dir="0" index="1" bw="9" slack="0"/>
<pin id="192" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_5_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="exitcond3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="2" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="m_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp1_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="1"/>
<pin id="219" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="ii_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="3"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="10" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="rev_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_7_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="0" index="1" bw="10" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="0" index="3" bw="5" slack="0"/>
<pin id="244" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="2" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_6_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="18" slack="0"/>
<pin id="257" dir="0" index="1" bw="10" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_8_cast6_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="1"/>
<pin id="265" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast6/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_shl_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="2" slack="1"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_shl_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="exitcond_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="0" index="1" bw="2" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="n_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp2_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="1"/>
<pin id="311" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="jj_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="9" slack="4"/>
<pin id="315" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="jj_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="jj_cast/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_9_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="10" slack="0"/>
<pin id="324" dir="0" index="2" bw="5" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="rev4_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_15_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="10" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="0" index="3" bw="5" slack="0"/>
<pin id="340" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp7_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp7/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="or_cond2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="2"/>
<pin id="360" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_14_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_8_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="18" slack="2"/>
<pin id="369" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_17_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="1"/>
<pin id="373" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_10_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="2"/>
<pin id="378" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_s_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="18" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_18_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_11_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="OP1_V_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="OP2_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="1"/>
<pin id="397" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/10 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_12_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="20" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="1"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_13_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="20" slack="0"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="0" index="3" bw="6" slack="0"/>
<pin id="410" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="415" class="1007" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="0" index="2" bw="20" slack="0"/>
<pin id="419" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_1/10 p_Val2_2/10 "/>
</bind>
</comp>

<comp id="424" class="1005" name="i_cast_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="3"/>
<pin id="426" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="432" class="1005" name="i_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="9" slack="0"/>
<pin id="434" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="1"/>
<pin id="439" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="j_cast_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="4"/>
<pin id="444" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="450" class="1005" name="j_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="455" class="1005" name="out_V_addr_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="5"/>
<pin id="457" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="463" class="1005" name="m_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="1"/>
<pin id="470" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_6_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="18" slack="2"/>
<pin id="475" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_2_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="2"/>
<pin id="480" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp3_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="2"/>
<pin id="485" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="491" class="1005" name="n_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="1"/>
<pin id="498" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="or_cond2_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="3"/>
<pin id="503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_8_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="18" slack="1"/>
<pin id="507" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_10_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="1"/>
<pin id="512" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="515" class="1005" name="in_V_addr_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="1"/>
<pin id="517" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_V_addr "/>
</bind>
</comp>

<comp id="520" class="1005" name="kernel_V_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="1"/>
<pin id="522" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_V_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="in_V_load_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="1"/>
<pin id="527" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_V_load "/>
</bind>
</comp>

<comp id="530" class="1005" name="kernel_V_load_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="1"/>
<pin id="532" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_V_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="p_Val2_s_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="1"/>
<pin id="537" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="78"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="144"><net_src comp="99" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="99" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="99" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="99" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="110" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="110" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="110" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="110" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="169" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="203"><net_src comp="121" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="121" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="121" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="220" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="253"><net_src comp="239" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="46" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="220" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="117" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="117" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="263" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="249" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="233" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="133" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="30" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="133" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="133" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="312" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="38" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="321" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="312" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="349"><net_src comp="335" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="34" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="329" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="317" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="129" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="380" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="54" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="56" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="413"><net_src comp="58" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="414"><net_src comp="405" pin="4"/><net_sink comp="91" pin=1"/></net>

<net id="420"><net_src comp="395" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="392" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="398" pin="3"/><net_sink comp="415" pin=2"/></net>

<net id="423"><net_src comp="415" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="427"><net_src comp="141" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="435"><net_src comp="151" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="440"><net_src comp="161" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="445"><net_src comp="173" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="453"><net_src comp="183" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="458"><net_src comp="60" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="466"><net_src comp="205" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="471"><net_src comp="211" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="476"><net_src comp="255" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="481"><net_src comp="279" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="486"><net_src comp="285" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="494"><net_src comp="297" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="499"><net_src comp="303" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="504"><net_src comp="357" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="366" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="513"><net_src comp="375" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="518"><net_src comp="67" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="523"><net_src comp="79" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="528"><net_src comp="74" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="533"><net_src comp="86" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="538"><net_src comp="91" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="398" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {10 }
 - Input state : 
	Port: conv2Dfixp : in_V | {8 9 }
	Port: conv2Dfixp : out_V | {8 9 }
	Port: conv2Dfixp : kernel_V | {8 9 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		exitcond1 : 1
		i_1 : 1
		StgValue_21 : 2
		tmp : 1
		tmp_1 : 2
	State 3
		j_cast8 : 1
		j_cast : 1
		exitcond2 : 1
		j_1 : 1
		StgValue_32 : 2
		tmp_4 : 2
		tmp_5 : 3
		out_V_addr : 4
	State 4
		exitcond3 : 1
		m_1 : 1
		StgValue_42 : 2
		tmp1 : 1
	State 5
		ii : 1
		tmp_3 : 2
		rev : 3
		tmp_7 : 2
		icmp : 3
		tmp_6 : 2
		p_shl_cast : 1
		tmp_2 : 2
		tmp3 : 4
	State 6
		exitcond : 1
		n_1 : 1
		StgValue_62 : 2
		tmp2 : 1
	State 7
		jj : 1
		jj_cast : 2
		tmp_9 : 2
		rev4 : 3
		tmp_15 : 2
		icmp7 : 3
		tmp4 : 4
		or_cond2 : 4
		StgValue_74 : 4
		tmp_14_cast : 3
		tmp_8 : 4
		tmp_10 : 1
	State 8
		tmp_11 : 1
		in_V_addr : 1
		in_V_load : 2
		kernel_V_addr : 2
		kernel_V_load : 3
	State 9
	State 10
		p_Val2_1 : 1
		p_Val2_2 : 2
		tmp_13 : 3
		StgValue_96 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     i_1_fu_151     |    0    |    0    |    16   |
|          |     j_1_fu_183     |    0    |    0    |    16   |
|          |    tmp_4_fu_189    |    0    |    0    |    23   |
|          |     m_1_fu_205     |    0    |    0    |    10   |
|          |     tmp1_fu_211    |    0    |    0    |    10   |
|    add   |      ii_fu_220     |    0    |    0    |    16   |
|          |     n_1_fu_297     |    0    |    0    |    10   |
|          |     tmp2_fu_303    |    0    |    0    |    10   |
|          |      jj_fu_312     |    0    |    0    |    16   |
|          |    tmp_8_fu_366    |    0    |    0    |    25   |
|          |    tmp_10_fu_375   |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond1_fu_145  |    0    |    0    |    5    |
|          |  exitcond2_fu_177  |    0    |    0    |    5    |
|   icmp   |  exitcond3_fu_199  |    0    |    0    |    1    |
|          |     icmp_fu_249    |    0    |    0    |    1    |
|          |   exitcond_fu_291  |    0    |    0    |    1    |
|          |    icmp7_fu_345    |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_2_fu_279    |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |     tmp3_fu_285    |    0    |    0    |    2    |
|    and   |     tmp4_fu_351    |    0    |    0    |    2    |
|          |   or_cond2_fu_357  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    xor   |     rev_fu_233     |    0    |    0    |    2    |
|          |     rev4_fu_329    |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_415     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    i_cast_fu_141   |    0    |    0    |    0    |
|          |   j_cast8_fu_169   |    0    |    0    |    0    |
|          |    j_cast_fu_173   |    0    |    0    |    0    |
|          |    tmp_5_fu_194    |    0    |    0    |    0    |
|   zext   | tmp_8_cast6_fu_263 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_275 |    0    |    0    |    0    |
|          | tmp_14_cast_fu_362 |    0    |    0    |    0    |
|          | tmp_17_cast_fu_371 |    0    |    0    |    0    |
|          |    tmp_s_fu_380    |    0    |    0    |    0    |
|          |    tmp_11_fu_387   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |     tmp_fu_157     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_1_fu_161    |    0    |    0    |    0    |
|bitconcatenate|    tmp_6_fu_255    |    0    |    0    |    0    |
|          |    p_shl_fu_267    |    0    |    0    |    0    |
|          |    tmp_12_fu_398   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  tmp1_cast_fu_217  |    0    |    0    |    0    |
|          |  tmp2_cast_fu_309  |    0    |    0    |    0    |
|   sext   |   jj_cast_fu_317   |    0    |    0    |    0    |
|          | tmp_18_cast_fu_384 |    0    |    0    |    0    |
|          |    OP1_V_fu_392    |    0    |    0    |    0    |
|          |    OP2_V_fu_395    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|    tmp_3_fu_225    |    0    |    0    |    0    |
|          |    tmp_9_fu_321    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_7_fu_239    |    0    |    0    |    0    |
|partselect|    tmp_15_fu_335   |    0    |    0    |    0    |
|          |    tmp_13_fu_405   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   204   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_1_reg_432     |    9   |
|    i_cast_reg_424   |   10   |
|       i_reg_95      |    9   |
|  in_V_addr_reg_515  |   16   |
|  in_V_load_reg_525  |   16   |
|     j_1_reg_450     |    9   |
|    j_cast_reg_442   |   10   |
|      j_reg_106      |    9   |
|kernel_V_addr_reg_520|    4   |
|kernel_V_load_reg_530|   16   |
|     m_1_reg_463     |    2   |
|      m_reg_117      |    2   |
|     n_1_reg_491     |    2   |
|      n_reg_129      |    2   |
|   or_cond2_reg_501  |    1   |
|  out_V_addr_reg_455 |   16   |
|   p_Val2_s_reg_535  |   16   |
|     tmp1_reg_468    |    2   |
|     tmp2_reg_496    |    2   |
|     tmp3_reg_483    |    1   |
|    tmp_10_reg_510   |    5   |
|    tmp_1_reg_437    |   16   |
|    tmp_2_reg_478    |    5   |
|    tmp_6_reg_473    |   18   |
|    tmp_8_reg_505    |   18   |
+---------------------+--------+
|        Total        |   216  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_86 |  p0  |   2  |   4  |    8   ||    9    |
|     m_reg_117    |  p0  |   2  |   2  |    4   ||    9    |
|     n_reg_129    |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   204  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   216  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   216  |   240  |
+-----------+--------+--------+--------+--------+
