Fitter report for Digital_filters_optim_resource
Sun Nov 28 12:15:14 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Sun Nov 28 12:15:14 2021           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; Digital_filters_optim_resource                  ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 697 / 41,910 ( 2 % )                            ;
; Total registers                 ; 801                                             ;
; Total pins                      ; 93 / 314 ( 30 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 8,448 / 5,662,720 ( < 1 % )                     ;
; Total RAM Blocks                ; 4 / 553 ( < 1 % )                               ;
; Total DSP Blocks                ; 24 / 112 ( 21 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.6%      ;
;     Processor 3            ;   3.5%      ;
;     Processor 4            ;   3.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SW[0]~inputCLKENA0                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Location assignment        ;           ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Location assignment        ;           ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Location assignment        ;           ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Location assignment        ;           ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Location assignment        ;           ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Location assignment        ;           ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][12]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][13]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][14]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][15]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][16]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][17]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][18]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][19]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][20]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][21]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][22]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][23]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][24]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][25]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][26]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][27]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][28]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][29]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][30]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|Add0~mac_pl[0][31]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; FIR_filter:fir|filter_taps[0][0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][12]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][13]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][14]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[0][15]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; FIR_filter:fir|filter_taps[1][0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][12]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][13]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][14]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[1][15]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Add0~8                                                                                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; FIR_filter:fir|filter_taps[2][0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][12]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][13]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][14]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[2][15]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][12]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][13]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][14]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[3][15]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][12]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][13]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][14]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[4][15]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][12]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][13]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][14]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[5][15]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][12]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][13]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][14]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[6][15]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][12]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][13]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][14]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[7][15]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][12]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][13]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][14]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[8][15]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][12]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][13]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][14]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[9][15]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][0]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][1]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][2]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][3]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][4]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][5]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][6]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][7]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][8]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][9]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][10]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][11]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][12]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][13]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][14]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[10][15]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][0]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][1]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][2]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][3]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][4]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][5]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][6]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][7]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][8]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][9]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][10]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][11]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][12]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][13]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][14]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[11][15]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][0]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][1]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][2]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][3]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][4]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][5]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][6]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][7]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][8]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][9]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][10]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][11]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][12]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][13]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][14]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[12][15]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][0]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][1]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][2]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][3]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][4]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][5]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][6]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][7]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][8]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][9]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][10]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][11]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][12]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][13]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][14]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[13][15]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][0]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][1]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][2]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][3]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][4]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][5]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][6]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][7]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][8]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][9]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][10]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][11]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][12]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][13]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][14]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[14][15]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][0]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][1]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][2]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][3]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][4]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][5]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][6]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][7]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][8]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][9]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][10]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][11]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][12]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][13]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][14]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|filter_taps[15][15]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult2~8                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][8]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][9]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][10]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][11]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][12]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][13]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][14]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][15]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][16]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][17]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][18]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][19]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][20]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][21]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][22]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][23]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][24]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][25]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][26]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][27]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][28]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][29]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[2][31]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[2][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult3~8                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][8]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][9]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][10]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][11]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][12]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][13]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][14]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][15]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][16]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][17]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][18]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][19]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][20]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][21]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][22]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][23]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][24]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][25]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][26]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][27]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][28]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][29]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[3][31]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[3][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult4~8                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][8]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][9]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][10]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][11]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][12]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][13]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][14]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][15]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][16]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][17]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][18]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][19]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][20]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][21]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][22]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][23]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][24]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][25]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][26]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][27]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][28]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][29]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[4][31]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[4][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult5~8                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][8]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][9]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][10]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][11]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][12]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][13]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][14]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][15]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][16]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][17]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][18]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][19]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][20]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][21]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][22]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][23]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][24]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][25]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][26]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][27]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][28]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][29]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[5][31]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[5][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult6~8                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][8]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][9]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][10]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][11]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][12]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][13]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][14]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][15]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][16]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][17]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][18]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][19]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][20]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][21]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][22]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][23]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][24]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][25]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][26]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][27]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][28]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][29]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[6][31]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[6][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult7~8                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][8]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][9]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][10]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][11]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][12]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][13]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][14]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][15]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][16]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][17]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][18]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][19]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][20]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][21]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][22]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][23]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][24]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][25]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][26]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][27]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][28]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][29]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[7][31]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[7][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult8~8                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][8]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][9]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][10]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][11]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][12]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][13]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][14]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][15]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][16]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][17]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][18]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][19]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][20]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][21]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][22]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][23]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][24]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][25]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][26]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][27]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][28]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][29]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[8][31]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[8][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult9~8                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][8]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][9]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][10]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][11]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][12]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][13]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][14]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][15]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][16]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][17]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][18]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][19]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][20]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][21]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][22]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][23]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][24]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][25]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][26]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][27]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][28]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][29]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[9][31]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[9][0]                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult10~8                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][1]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][2]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][3]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][4]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][5]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][6]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][7]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][8]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][9]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][10]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][11]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][12]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][13]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][14]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][15]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][16]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][17]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][18]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][19]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][20]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][21]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][22]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][23]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][24]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][25]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][26]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][27]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][28]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][29]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[10][31]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[10][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult11~8                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][1]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][2]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][3]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][4]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][5]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][6]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][7]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][8]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][9]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][10]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][11]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][12]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][13]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][14]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][15]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][16]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][17]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][18]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][19]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][20]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][21]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][22]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][23]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][24]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][25]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][26]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][27]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][28]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][29]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[11][31]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[11][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult12~8                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][1]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][2]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][3]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][4]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][5]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][6]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][7]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][8]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][9]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][10]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][11]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][12]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][13]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][14]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][15]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][16]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][17]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][18]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][19]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][20]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][21]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][22]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][23]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][24]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][25]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][26]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][27]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][28]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][29]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[12][31]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[12][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult13~8                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][1]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][2]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][3]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][4]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][5]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][6]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][7]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][8]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][9]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][10]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][11]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][12]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][13]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][14]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][15]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][16]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][17]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][18]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][19]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][20]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][21]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][22]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][23]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][24]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][25]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][26]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][27]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][28]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][29]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[13][31]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[13][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult14~8                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][1]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][2]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][3]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][4]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][5]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][6]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][7]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][8]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][9]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][10]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][11]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][12]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][13]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][14]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][15]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][16]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][17]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][18]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][19]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][20]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][21]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][22]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][23]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][24]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][25]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][26]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][27]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][28]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][29]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[14][31]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[14][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|Mult15~8                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][1]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][2]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][3]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][4]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][5]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][6]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][7]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][8]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][9]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][10]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][11]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][12]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][13]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][14]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][15]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][16]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][17]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][18]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][19]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][20]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][21]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][22]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][23]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][24]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][25]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][26]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][27]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][28]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][29]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][30]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; FIR_filter:fir|multiplied_data[15][31]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FIR_filter:fir|multiplied_data[15][0]                                                                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; IIR_filter:iir|delay_section1[0][0]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][0]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][0]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][0]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][1]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][1]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][1]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][1]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][1]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][2]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][2]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][2]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][3]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][3]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][3]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][3]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][3]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][4]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][4]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][4]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][4]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][4]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][5]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][5]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][5]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][5]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][5]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][6]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][6]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][6]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][6]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][6]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][7]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][7]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][7]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][7]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][7]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][8]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][8]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][8]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][8]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][8]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][9]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][9]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][9]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][9]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][9]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][10]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][10]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][10]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][10]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][10]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][11]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][11]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][11]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][11]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][11]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][12]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][12]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][12]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][12]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][12]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][13]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][13]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][13]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][13]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][13]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][14]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][14]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][14]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][14]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][14]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][15]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][15]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][15]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][15]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][15]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][16]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][16]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][16]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][16]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][16]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][17]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[0][17]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][17]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][17]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][17]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][17]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][18]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][18]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][18]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][18]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][18]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][18]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][19]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][19]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][19]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][19]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][19]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][19]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][20]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][20]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][20]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][20]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][20]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][20]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][21]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][21]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][21]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][21]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][21]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][21]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][22]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][22]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][22]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][22]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][22]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][22]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][23]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][23]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][23]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][23]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][23]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][23]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][24]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][24]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][24]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][24]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][24]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][24]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][25]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][25]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][25]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][25]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][25]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][25]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][26]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][26]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][26]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][26]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][26]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][26]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][27]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][27]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][27]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][27]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][27]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][27]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][28]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][28]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][28]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][28]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][28]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][28]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][29]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][29]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][29]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][29]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][29]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][29]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][30]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][30]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][30]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][30]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][30]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][30]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][31]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~52                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[0][31]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][31]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[0][31]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult1~393                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[0][31]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[0][31]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][0]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][0]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][0]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][0]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][1]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][1]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][1]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][1]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][1]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][2]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][2]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][2]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][3]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][3]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][3]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][3]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][3]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][4]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][4]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][4]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][4]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][4]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][5]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][5]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][5]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][5]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][5]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][6]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][6]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][6]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][6]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][6]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][7]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][7]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][7]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][7]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][7]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][8]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][8]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][8]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][8]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][8]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][9]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][9]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][9]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][9]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][9]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][10]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][10]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][10]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][10]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][10]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][11]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][11]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][11]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][11]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][11]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][12]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][12]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][12]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][12]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][12]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][13]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][13]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][13]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][13]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][13]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][14]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][14]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][14]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][14]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][14]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][15]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][15]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][15]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][15]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][15]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][16]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][16]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][16]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][16]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][16]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][17]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; IIR_filter:iir|delay_section1[1][17]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][17]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][17]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~798                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][17]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][17]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][18]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][18]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][18]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][18]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][18]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][18]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][19]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][19]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][19]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][19]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][19]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][19]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][20]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][20]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][20]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][20]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][20]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][20]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][21]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][21]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][21]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][21]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][21]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][21]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][22]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][22]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][22]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][22]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][22]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][22]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][23]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][23]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][23]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][23]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][23]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][23]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][24]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][24]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][24]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][24]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][24]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][24]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][25]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][25]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][25]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][25]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][25]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][25]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][26]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][26]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][26]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][26]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][26]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][26]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][27]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][27]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][27]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][27]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][27]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][27]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][28]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][28]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][28]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][28]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][28]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][28]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][29]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][29]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][29]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][29]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][29]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][29]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][30]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][30]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][30]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][30]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][30]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][30]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][31]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~44                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; IIR_filter:iir|delay_section1[1][31]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][31]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section1[1][31]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult2~385                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section1[1][31]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section1[1][31]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][0]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][0]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][0]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][0]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][1]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][1]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][1]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][1]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][1]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][2]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][2]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][2]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][3]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][3]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][3]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][3]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][3]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][4]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][4]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][4]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][4]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][4]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][5]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][5]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][5]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][5]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][5]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][6]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][6]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][6]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][6]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][6]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][7]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][7]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][7]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][7]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][7]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][8]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][8]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][8]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][8]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][8]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][9]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][9]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][9]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][9]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][9]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][10]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][10]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][10]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][10]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][10]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][11]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][11]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][11]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][11]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][11]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][12]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][12]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][12]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][12]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][12]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][13]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][13]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][13]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][13]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][13]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][14]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][14]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][14]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][14]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][14]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][15]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][15]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][15]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][15]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][15]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][16]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][16]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][16]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][16]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][16]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][17]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[0][17]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][17]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][17]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~806                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][17]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][17]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][18]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][18]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][18]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][18]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][18]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][18]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][19]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][19]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][19]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][19]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][19]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][19]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][20]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][20]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][20]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][20]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][20]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][20]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][21]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][21]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][21]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][21]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][21]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][21]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][22]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][22]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][22]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][22]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][22]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][22]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][23]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][23]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][23]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][23]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][23]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][23]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][24]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][24]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][24]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][24]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][24]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][24]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][25]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][25]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][25]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][25]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][25]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][25]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][26]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][26]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][26]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][26]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][26]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][26]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][27]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][27]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][27]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][27]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][27]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][27]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][28]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][28]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][28]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][28]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][28]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][28]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][29]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][29]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][29]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][29]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][29]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][29]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][30]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][30]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][30]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][30]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][30]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][30]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][31]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~124                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[0][31]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][31]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[0][31]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult4~465                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[0][31]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[0][31]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][0]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][0]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][0]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][0]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][1]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][1]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][1]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][1]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][1]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][2]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][2]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][2]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][3]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][3]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][3]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][3]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][3]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][4]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][4]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][4]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][4]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][4]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][5]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][5]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][5]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][5]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][5]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][6]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][6]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][6]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][6]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][6]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][7]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][7]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][7]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][7]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][7]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][8]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][8]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][8]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][8]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][8]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][9]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][9]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][9]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][9]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][9]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][10]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][10]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][10]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][10]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][10]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][11]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][11]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][11]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][11]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][11]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][12]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][12]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][12]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][12]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][12]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][13]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][13]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][13]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][13]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][13]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][14]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][14]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][14]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][14]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][14]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][15]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][15]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][15]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][15]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][15]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][16]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][16]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][16]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][16]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][16]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][17]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; BY               ;                       ;
; IIR_filter:iir|delay_section2[1][17]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][17]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][17]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~794                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][17]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][17]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][18]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][18]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][18]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][18]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][18]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][18]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][19]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][19]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][19]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][19]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][19]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][19]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][20]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][20]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][20]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][20]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][20]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][20]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][21]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][21]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][21]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][21]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][21]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][21]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][22]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][22]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][22]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][22]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][22]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][22]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][23]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][23]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][23]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][23]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][23]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][23]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][24]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][24]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][24]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][24]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][24]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][24]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][25]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][25]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][25]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][25]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][25]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][25]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][26]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][26]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][26]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][26]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][26]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][26]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][27]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][27]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][27]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][27]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][27]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][27]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][28]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][28]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][28]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][28]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][28]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][28]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][29]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][29]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][29]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][29]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][29]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][29]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][30]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][30]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][30]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][30]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][30]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][30]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][31]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~112                                                                                                                                                                                                                                                                                                                                           ; AX               ;                       ;
; IIR_filter:iir|delay_section2[1][31]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][31]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|delay_section2[1][31]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult5~453                                                                                                                                                                                                                                                                                                                                           ; AY               ;                       ;
; IIR_filter:iir|delay_section2[1][31]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|delay_section2[1][31]~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; IIR_filter:iir|input_register[0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[12]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[13]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[14]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; IIR_filter:iir|input_register[15]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; IIR_filter:iir|Mult0~8                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; CIC_filter:cic|first_integrator[2]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CIC_filter:cic|first_integrator[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; CIC_filter:cic|first_integrator[13]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CIC_filter:cic|first_integrator[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; CIC_filter:cic|first_integrator[14]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CIC_filter:cic|first_integrator[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; CIC_filter:cic|second_integrator[6]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CIC_filter:cic|second_integrator[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; CIC_filter:cic|second_integrator[8]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CIC_filter:cic|second_integrator[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; CIC_filter:cic|second_integrator[10]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CIC_filter:cic|second_integrator[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CIC_filter:cic|second_integrator[15]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CIC_filter:cic|second_integrator[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CIC_filter:cic|second_integrator[18]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CIC_filter:cic|second_integrator[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CIC_filter:cic|second_integrator[20]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CIC_filter:cic|second_integrator[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                             ;
+--------------+----------------+--------------+-----------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+-----------------+---------------+----------------+
; Location     ;                ;              ; ADC_CONVST      ; PIN_U9        ; QSF Assignment ;
; Location     ;                ;              ; ADC_SCK         ; PIN_V10       ; QSF Assignment ;
; Location     ;                ;              ; ADC_SDI         ; PIN_AC4       ; QSF Assignment ;
; Location     ;                ;              ; ADC_SDO         ; PIN_AD4       ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[0]   ; PIN_AG13      ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[10]  ; PIN_AF15      ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[11]  ; PIN_AG16      ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[12]  ; PIN_AH11      ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[13]  ; PIN_AH12      ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[14]  ; PIN_AH9       ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[15]  ; PIN_AG11      ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[1]   ; PIN_AF13      ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[2]   ; PIN_AG10      ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[3]   ; PIN_AG9       ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[4]   ; PIN_U14       ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[5]   ; PIN_U13       ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[6]   ; PIN_AG8       ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[7]   ; PIN_AH8       ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[8]   ; PIN_AF17      ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[9]   ; PIN_AE15      ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_RESET_N ; PIN_AH7       ; QSF Assignment ;
; Location     ;                ;              ; FPGA_CLK2_50    ; PIN_Y13       ; QSF Assignment ;
; Location     ;                ;              ; FPGA_CLK3_50    ; PIN_E11       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_I2C_SCL    ; PIN_U10       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_I2C_SDA    ; PIN_AA4       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_I2S        ; PIN_T13       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_LRCLK      ; PIN_T11       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_MCLK       ; PIN_U11       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_SCLK       ; PIN_T12       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_CLK     ; PIN_AG5       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_DE      ; PIN_AD19      ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[0]    ; PIN_AD12      ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[10]   ; PIN_AE9       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[11]   ; PIN_AB4       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[12]   ; PIN_AE7       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[13]   ; PIN_AF6       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[14]   ; PIN_AF8       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[15]   ; PIN_AF5       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[16]   ; PIN_AE4       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[17]   ; PIN_AH2       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[18]   ; PIN_AH4       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[19]   ; PIN_AH5       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[1]    ; PIN_AE12      ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[20]   ; PIN_AH6       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[21]   ; PIN_AG6       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[22]   ; PIN_AF9       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[23]   ; PIN_AE8       ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[2]    ; PIN_W8        ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[3]    ; PIN_Y8        ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[4]    ; PIN_AD11      ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[5]    ; PIN_AD10      ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[6]    ; PIN_AE11      ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[7]    ; PIN_Y5        ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[8]    ; PIN_AF10      ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[9]    ; PIN_Y4        ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_HS      ; PIN_T8        ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_INT     ; PIN_AF11      ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_VS      ; PIN_V13       ; QSF Assignment ;
; Location     ;                ;              ; KEY[0]          ; PIN_AH17      ; QSF Assignment ;
; Location     ;                ;              ; KEY[1]          ; PIN_AH16      ; QSF Assignment ;
; Location     ;                ;              ; LED[0]          ; PIN_W15       ; QSF Assignment ;
; Location     ;                ;              ; LED[1]          ; PIN_AA24      ; QSF Assignment ;
; Location     ;                ;              ; LED[2]          ; PIN_V16       ; QSF Assignment ;
; Location     ;                ;              ; LED[3]          ; PIN_V15       ; QSF Assignment ;
; Location     ;                ;              ; LED[4]          ; PIN_AF26      ; QSF Assignment ;
; Location     ;                ;              ; LED[5]          ; PIN_AE26      ; QSF Assignment ;
; Location     ;                ;              ; LED[6]          ; PIN_Y16       ; QSF Assignment ;
; Location     ;                ;              ; LED[7]          ; PIN_AA23      ; QSF Assignment ;
; I/O Standard ; top            ;              ; ADC_CONVST      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ADC_SCK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ADC_SDI         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ADC_SDO         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[10]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[11]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[12]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[13]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[14]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[15]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[2]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[3]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[4]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[5]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[6]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[7]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[8]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_IO[9]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; ARDUINO_RESET_N ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; FPGA_CLK2_50    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; FPGA_CLK3_50    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_I2C_SCL    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_I2C_SDA    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_I2S        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_LRCLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_MCLK       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_SCLK       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_CLK     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_DE      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[10]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[11]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[12]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[13]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[14]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[15]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[16]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[17]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[18]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[19]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[20]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[21]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[22]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[23]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[8]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_D[9]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_HS      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_INT     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; HDMI_TX_VS      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; KEY[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; KEY[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; LED[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; LED[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; LED[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; LED[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; LED[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; LED[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; LED[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top            ;              ; LED[7]          ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+-----------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3008 ) ; 0.00 % ( 0 / 3008 )        ; 0.00 % ( 0 / 3008 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3008 ) ; 0.00 % ( 0 / 3008 )        ; 0.00 % ( 0 / 3008 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                 ;
+----------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------+
; Partition Name                   ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                         ;
+----------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------+
; Top                              ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                  ;
; sld_hub:auto_hub                 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                 ;
; sld_signaltap:Digital_filter_stp ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:Digital_filter_stp ;
; hard_block:auto_generated_inst   ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst   ;
+----------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                       ;
+----------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                   ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+----------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                              ; 0.00 % ( 0 / 2457 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                 ; 0.00 % ( 0 / 204 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:Digital_filter_stp ; 0.00 % ( 0 / 338 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst   ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+----------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/output_files/Digital_filters_optim_resource.pin.


+------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                            ;
+-------------------------------------------------------------+--------------------+-------+
; Resource                                                    ; Usage              ; %     ;
+-------------------------------------------------------------+--------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 697 / 41,910       ; 2 %   ;
; ALMs needed [=A-B+C]                                        ; 697                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 767 / 41,910       ; 2 %   ;
;         [a] ALMs used for LUT logic and registers           ; 233                ;       ;
;         [b] ALMs used for LUT logic                         ; 376                ;       ;
;         [c] ALMs used for registers                         ; 158                ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                  ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 145 / 41,910       ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 75 / 41,910        ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                  ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                  ;       ;
;         [c] Due to LAB input limits                         ; 74                 ;       ;
;         [d] Due to virtual I/Os                             ; 0                  ;       ;
;                                                             ;                    ;       ;
; Difficulty packing design                                   ; Low                ;       ;
;                                                             ;                    ;       ;
; Total LABs:  partially or completely used                   ; 132 / 4,191        ; 3 %   ;
;     -- Logic LABs                                           ; 132                ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                  ;       ;
;                                                             ;                    ;       ;
; Combinational ALUT usage for logic                          ; 1,183              ;       ;
;     -- 7 input functions                                    ; 2                  ;       ;
;     -- 6 input functions                                    ; 58                 ;       ;
;     -- 5 input functions                                    ; 100                ;       ;
;     -- 4 input functions                                    ; 113                ;       ;
;     -- <=3 input functions                                  ; 910                ;       ;
; Combinational ALUT usage for route-throughs                 ; 155                ;       ;
;                                                             ;                    ;       ;
; Dedicated logic registers                                   ; 801                ;       ;
;     -- By type:                                             ;                    ;       ;
;         -- Primary logic registers                          ; 782 / 83,820       ; < 1 % ;
;         -- Secondary logic registers                        ; 19 / 83,820        ; < 1 % ;
;     -- By function:                                         ;                    ;       ;
;         -- Design implementation registers                  ; 783                ;       ;
;         -- Routing optimization registers                   ; 18                 ;       ;
;                                                             ;                    ;       ;
; Virtual pins                                                ; 0                  ;       ;
; I/O pins                                                    ; 93 / 314           ; 30 %  ;
;     -- Clock pins                                           ; 6 / 8              ; 75 %  ;
;     -- Dedicated input pins                                 ; 3 / 21             ; 14 %  ;
;                                                             ;                    ;       ;
; Hard processor system peripheral utilization                ;                    ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )      ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )      ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )      ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )      ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )      ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )      ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )      ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )      ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )      ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )      ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )      ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )      ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )      ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )      ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )      ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )      ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )      ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )      ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )      ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )      ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )      ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )      ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )      ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )      ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )      ;       ;
;                                                             ;                    ;       ;
; M10K blocks                                                 ; 4 / 553            ; < 1 % ;
; Total MLAB memory bits                                      ; 0                  ;       ;
; Total block memory bits                                     ; 8,448 / 5,662,720  ; < 1 % ;
; Total block memory implementation bits                      ; 40,960 / 5,662,720 ; < 1 % ;
;                                                             ;                    ;       ;
; Total DSP Blocks                                            ; 24 / 112           ; 21 %  ;
;                                                             ;                    ;       ;
; Fractional PLLs                                             ; 0 / 6              ; 0 %   ;
; Global signals                                              ; 2                  ;       ;
;     -- Global clocks                                        ; 2 / 16             ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66             ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18             ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100            ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100            ; 0 %   ;
; JTAGs                                                       ; 1 / 1              ; 100 % ;
; ASMI blocks                                                 ; 0 / 1              ; 0 %   ;
; CRC blocks                                                  ; 0 / 1              ; 0 %   ;
; Remote update blocks                                        ; 0 / 1              ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1              ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4              ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1              ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.0% / 0.9% / 1.1% ;       ;
; Peak interconnect usage (total/H/V)                         ; 7.6% / 7.3% / 9.2% ;       ;
; Maximum fan-out                                             ; 624                ;       ;
; Highest non-global fan-out                                  ; 205                ;       ;
; Total fan-out                                               ; 7246               ;       ;
; Average fan-out                                             ; 3.07               ;       ;
+-------------------------------------------------------------+--------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                    ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:Digital_filter_stp ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 548 / 41910 ( 1 % )   ; 67 / 41910 ( < 1 % ) ; 83 / 41910 ( < 1 % )             ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 548                   ; 67                   ; 83                               ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 546 / 41910 ( 1 % )   ; 81 / 41910 ( < 1 % ) ; 142 / 41910 ( < 1 % )            ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 165                   ; 27                   ; 42                               ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 309                   ; 35                   ; 32                               ; 0                              ;
;         [c] ALMs used for registers                         ; 72                    ; 19                   ; 68                               ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                                ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 72 / 41910 ( < 1 % )  ; 14 / 41910 ( < 1 % ) ; 60 / 41910 ( < 1 % )             ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 74 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 1 / 41910 ( < 1 % )              ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                                ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                    ; 0                                ; 0                              ;
;         [c] Due to LAB input limits                         ; 73                    ; 0                    ; 1                                ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                                ; 0                              ;
;                                                             ;                       ;                      ;                                  ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                              ; Low                            ;
;                                                             ;                       ;                      ;                                  ;                                ;
; Total LABs:  partially or completely used                   ; 99 / 4191 ( 2 % )     ; 10 / 4191 ( < 1 % )  ; 24 / 4191 ( < 1 % )              ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 99                    ; 10                   ; 24                               ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                                ; 0                              ;
;                                                             ;                       ;                      ;                                  ;                                ;
; Combinational ALUT usage for logic                          ; 948                   ; 113                  ; 122                              ; 0                              ;
;     -- 7 input functions                                    ; 0                     ; 1                    ; 1                                ; 0                              ;
;     -- 6 input functions                                    ; 0                     ; 18                   ; 40                               ; 0                              ;
;     -- 5 input functions                                    ; 62                    ; 18                   ; 20                               ; 0                              ;
;     -- 4 input functions                                    ; 72                    ; 29                   ; 12                               ; 0                              ;
;     -- <=3 input functions                                  ; 814                   ; 47                   ; 49                               ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 75                    ; 14                   ; 66                               ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                                ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                                ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                                ; 0                              ;
;                                                             ;                       ;                      ;                                  ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                                ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                  ;                                ;
;         -- Primary logic registers                          ; 473 / 83820 ( < 1 % ) ; 91 / 83820 ( < 1 % ) ; 218 / 83820 ( < 1 % )            ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 10 / 83820 ( < 1 % )  ; 8 / 83820 ( < 1 % )  ; 1 / 83820 ( < 1 % )              ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                  ;                                ;
;         -- Design implementation registers                  ; 474                   ; 91                   ; 218                              ; 0                              ;
;         -- Routing optimization registers                   ; 9                     ; 8                    ; 1                                ; 0                              ;
;                                                             ;                       ;                      ;                                  ;                                ;
;                                                             ;                       ;                      ;                                  ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                                ; 0                              ;
; I/O pins                                                    ; 93                    ; 0                    ; 0                                ; 0                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                                ; 0                              ;
; Total block memory bits                                     ; 8448                  ; 0                    ; 0                                ; 0                              ;
; Total block memory implementation bits                      ; 40960                 ; 0                    ; 0                                ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                    ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 4 / 553 ( < 1 % )     ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                  ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 24 / 112 ( 21 % )     ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                  ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 2 / 116 ( 1 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                  ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                      ;                                  ;                                ;
; Connections                                                 ;                       ;                      ;                                  ;                                ;
;     -- Input Connections                                    ; 0                     ; 142                  ; 508                              ; 1                              ;
;     -- Registered Input Connections                         ; 0                     ; 107                  ; 135                              ; 0                              ;
;     -- Output Connections                                   ; 202                   ; 173                  ; 34                               ; 242                            ;
;     -- Registered Output Connections                        ; 0                     ; 173                  ; 0                                ; 0                              ;
;                                                             ;                       ;                      ;                                  ;                                ;
; Internal Connections                                        ;                       ;                      ;                                  ;                                ;
;     -- Total Connections                                    ; 6100                  ; 918                  ; 1275                             ; 251                            ;
;     -- Registered Connections                               ; 995                   ; 707                  ; 469                              ; 0                              ;
;                                                             ;                       ;                      ;                                  ;                                ;
; External Connections                                        ;                       ;                      ;                                  ;                                ;
;     -- Top                                                  ; 0                     ; 0                    ; 202                              ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 0                     ; 20                   ; 164                              ; 131                            ;
;     -- sld_signaltap:Digital_filter_stp                     ; 202                   ; 164                  ; 64                               ; 112                            ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 131                  ; 112                              ; 0                              ;
;                                                             ;                       ;                      ;                                  ;                                ;
; Partition Interface                                         ;                       ;                      ;                                  ;                                ;
;     -- Input Ports                                          ; 8                     ; 45                   ; 246                              ; 4                              ;
;     -- Output Ports                                         ; 89                    ; 62                   ; 104                              ; 9                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                                ; 0                              ;
;                                                             ;                       ;                      ;                                  ;                                ;
; Registered Ports                                            ;                       ;                      ;                                  ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 5                                ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 29                   ; 90                               ; 0                              ;
;                                                             ;                       ;                      ;                                  ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                  ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 108                              ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 2                                ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 13                               ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 1                                ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 25                   ; 92                               ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                                ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 30                   ; 106                              ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 29                   ; 92                               ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 624                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 506                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; o_data_cic[0]  ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[10] ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[11] ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[12] ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[13] ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[14] ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[15] ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[16] ; AA19  ; 4A       ; 68           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[17] ; AH14  ; 4A       ; 62           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[18] ; AH16  ; 4A       ; 64           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[19] ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[1]  ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[20] ; AD20  ; 4A       ; 70           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[21] ; AH17  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[22] ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[23] ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[2]  ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[3]  ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[4]  ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[5]  ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[6]  ; Y17   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[7]  ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[8]  ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_cic[9]  ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[0]  ; U10   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[10] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[11] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[12] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[13] ; AH3   ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[14] ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[15] ; AF7   ; 3B       ; 34           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[16] ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[17] ; W11   ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[18] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[19] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[1]  ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[20] ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[21] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[22] ; AF11  ; 3B       ; 34           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[23] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[24] ; AF4   ; 3B       ; 26           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[25] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[26] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[27] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[28] ; U11   ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[29] ; AD10  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[2]  ; AA11  ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[30] ; AF10  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[31] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[3]  ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[4]  ; AD5   ; 3A       ; 8            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[5]  ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[6]  ; AD4   ; 3A       ; 6            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[7]  ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[8]  ; Y11   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_fir[9]  ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[0]  ; AD17  ; 4A       ; 62           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[10] ; AG10  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[11] ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[12] ; Y13   ; 4A       ; 56           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[13] ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[14] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[15] ; AF15  ; 4A       ; 54           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[16] ; AH9   ; 4A       ; 54           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[17] ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[18] ; V12   ; 3B       ; 40           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[1]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[20] ; AH11  ; 4A       ; 56           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[21] ; W12   ; 3B       ; 40           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[22] ; AH7   ; 4A       ; 50           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[23] ; AA13  ; 4A       ; 56           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[24] ; AG11  ; 4A       ; 56           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[25] ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[26] ; AG9   ; 4A       ; 52           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[27] ; U14   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[28] ; AH8   ; 4A       ; 52           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[29] ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[2]  ; AG14  ; 4A       ; 60           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[30] ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[31] ; AF13  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[3]  ; AH12  ; 4A       ; 58           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[4]  ; AF17  ; 4A       ; 58           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[5]  ; W14   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[6]  ; AG13  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[7]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[8]  ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; o_data_iir[9]  ; AG16  ; 4A       ; 58           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 11 / 16 ( 69 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 27 / 32 ( 84 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 48 / 68 ( 71 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 3 / 16 ( 19 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 4 / 7 ( 57 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 6 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; o_data_fir[2]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; o_data_iir[23]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; o_data_cic[10]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; o_data_cic[0]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; o_data_cic[16]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; o_data_fir[7]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; o_data_fir[9]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; o_data_fir[6]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; o_data_fir[4]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; o_data_fir[29]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; o_data_fir[14]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; o_data_iir[0]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; o_data_cic[14]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; o_data_cic[20]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; o_data_iir[1]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; o_data_fir[23]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; o_data_fir[19]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; o_data_fir[26]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; o_data_fir[12]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; o_data_fir[31]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; o_data_fir[16]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; o_data_iir[17]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; o_data_iir[13]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; o_data_cic[11]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; o_data_cic[22]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; o_data_cic[4]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; o_data_cic[7]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; o_data_fir[24]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; o_data_fir[11]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; o_data_fir[10]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; o_data_fir[15]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; o_data_fir[21]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; o_data_fir[25]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; o_data_fir[30]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; o_data_fir[22]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; o_data_iir[31]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; o_data_iir[15]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; o_data_iir[4]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; o_data_cic[13]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; o_data_cic[8]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; o_data_iir[29]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; o_data_cic[9]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 116        ; 3B             ; o_data_fir[27]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; o_data_iir[11]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; o_data_iir[26]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; o_data_iir[10]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; o_data_iir[24]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; o_data_iir[6]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; o_data_iir[2]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; o_data_cic[19]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; o_data_iir[9]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; o_data_cic[12]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; o_data_cic[2]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; o_data_cic[5]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; o_data_cic[1]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; o_data_fir[18]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; o_data_fir[13]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 129        ; 3B             ; o_data_iir[19]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; o_data_iir[14]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; o_data_iir[22]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; o_data_iir[28]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; o_data_iir[16]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; o_data_iir[20]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; o_data_iir[3]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; o_data_iir[7]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; o_data_cic[17]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; o_data_cic[18]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; o_data_cic[21]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; o_data_cic[23]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; o_data_cic[3]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; o_data_iir[30]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; o_data_fir[3]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; o_data_fir[20]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; o_data_fir[1]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; o_data_fir[0]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; o_data_fir[28]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; o_data_iir[25]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U14      ; 138        ; 4A             ; o_data_iir[27]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; o_data_fir[5]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; o_data_iir[18]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; o_data_iir[8]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; o_data_fir[17]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; o_data_iir[21]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; o_data_iir[5]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; o_data_fir[8]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; o_data_iir[12]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; o_data_cic[15]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 217        ; 5A             ; o_data_cic[6]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; o_data_fir[0]  ; Incomplete set of assignments ;
; o_data_fir[1]  ; Incomplete set of assignments ;
; o_data_fir[2]  ; Incomplete set of assignments ;
; o_data_fir[3]  ; Incomplete set of assignments ;
; o_data_fir[4]  ; Incomplete set of assignments ;
; o_data_fir[5]  ; Incomplete set of assignments ;
; o_data_fir[6]  ; Incomplete set of assignments ;
; o_data_fir[7]  ; Incomplete set of assignments ;
; o_data_fir[8]  ; Incomplete set of assignments ;
; o_data_fir[9]  ; Incomplete set of assignments ;
; o_data_fir[10] ; Incomplete set of assignments ;
; o_data_fir[11] ; Incomplete set of assignments ;
; o_data_fir[12] ; Incomplete set of assignments ;
; o_data_fir[13] ; Incomplete set of assignments ;
; o_data_fir[14] ; Incomplete set of assignments ;
; o_data_fir[15] ; Incomplete set of assignments ;
; o_data_fir[16] ; Incomplete set of assignments ;
; o_data_fir[17] ; Incomplete set of assignments ;
; o_data_fir[18] ; Incomplete set of assignments ;
; o_data_fir[19] ; Incomplete set of assignments ;
; o_data_fir[20] ; Incomplete set of assignments ;
; o_data_fir[21] ; Incomplete set of assignments ;
; o_data_fir[22] ; Incomplete set of assignments ;
; o_data_fir[23] ; Incomplete set of assignments ;
; o_data_fir[24] ; Incomplete set of assignments ;
; o_data_fir[25] ; Incomplete set of assignments ;
; o_data_fir[26] ; Incomplete set of assignments ;
; o_data_fir[27] ; Incomplete set of assignments ;
; o_data_fir[28] ; Incomplete set of assignments ;
; o_data_fir[29] ; Incomplete set of assignments ;
; o_data_fir[30] ; Incomplete set of assignments ;
; o_data_fir[31] ; Incomplete set of assignments ;
; o_data_iir[0]  ; Incomplete set of assignments ;
; o_data_iir[1]  ; Incomplete set of assignments ;
; o_data_iir[2]  ; Incomplete set of assignments ;
; o_data_iir[3]  ; Incomplete set of assignments ;
; o_data_iir[4]  ; Incomplete set of assignments ;
; o_data_iir[5]  ; Incomplete set of assignments ;
; o_data_iir[6]  ; Incomplete set of assignments ;
; o_data_iir[7]  ; Incomplete set of assignments ;
; o_data_iir[8]  ; Incomplete set of assignments ;
; o_data_iir[9]  ; Incomplete set of assignments ;
; o_data_iir[10] ; Incomplete set of assignments ;
; o_data_iir[11] ; Incomplete set of assignments ;
; o_data_iir[12] ; Incomplete set of assignments ;
; o_data_iir[13] ; Incomplete set of assignments ;
; o_data_iir[14] ; Incomplete set of assignments ;
; o_data_iir[15] ; Incomplete set of assignments ;
; o_data_iir[16] ; Incomplete set of assignments ;
; o_data_iir[17] ; Incomplete set of assignments ;
; o_data_iir[18] ; Incomplete set of assignments ;
; o_data_iir[19] ; Incomplete set of assignments ;
; o_data_iir[20] ; Incomplete set of assignments ;
; o_data_iir[21] ; Incomplete set of assignments ;
; o_data_iir[22] ; Incomplete set of assignments ;
; o_data_iir[23] ; Incomplete set of assignments ;
; o_data_iir[24] ; Incomplete set of assignments ;
; o_data_iir[25] ; Incomplete set of assignments ;
; o_data_iir[26] ; Incomplete set of assignments ;
; o_data_iir[27] ; Incomplete set of assignments ;
; o_data_iir[28] ; Incomplete set of assignments ;
; o_data_iir[29] ; Incomplete set of assignments ;
; o_data_iir[30] ; Incomplete set of assignments ;
; o_data_iir[31] ; Incomplete set of assignments ;
; o_data_cic[0]  ; Incomplete set of assignments ;
; o_data_cic[1]  ; Incomplete set of assignments ;
; o_data_cic[2]  ; Incomplete set of assignments ;
; o_data_cic[3]  ; Incomplete set of assignments ;
; o_data_cic[4]  ; Incomplete set of assignments ;
; o_data_cic[5]  ; Incomplete set of assignments ;
; o_data_cic[6]  ; Incomplete set of assignments ;
; o_data_cic[7]  ; Incomplete set of assignments ;
; o_data_cic[8]  ; Incomplete set of assignments ;
; o_data_cic[9]  ; Incomplete set of assignments ;
; o_data_cic[10] ; Incomplete set of assignments ;
; o_data_cic[11] ; Incomplete set of assignments ;
; o_data_cic[12] ; Incomplete set of assignments ;
; o_data_cic[13] ; Incomplete set of assignments ;
; o_data_cic[14] ; Incomplete set of assignments ;
; o_data_cic[15] ; Incomplete set of assignments ;
; o_data_cic[16] ; Incomplete set of assignments ;
; o_data_cic[17] ; Incomplete set of assignments ;
; o_data_cic[18] ; Incomplete set of assignments ;
; o_data_cic[19] ; Incomplete set of assignments ;
; o_data_cic[20] ; Incomplete set of assignments ;
; o_data_cic[21] ; Incomplete set of assignments ;
; o_data_cic[22] ; Incomplete set of assignments ;
; o_data_cic[23] ; Incomplete set of assignments ;
; o_data_fir[0]  ; Missing location assignment   ;
; o_data_fir[1]  ; Missing location assignment   ;
; o_data_fir[2]  ; Missing location assignment   ;
; o_data_fir[3]  ; Missing location assignment   ;
; o_data_fir[4]  ; Missing location assignment   ;
; o_data_fir[5]  ; Missing location assignment   ;
; o_data_fir[6]  ; Missing location assignment   ;
; o_data_fir[7]  ; Missing location assignment   ;
; o_data_fir[8]  ; Missing location assignment   ;
; o_data_fir[9]  ; Missing location assignment   ;
; o_data_fir[10] ; Missing location assignment   ;
; o_data_fir[11] ; Missing location assignment   ;
; o_data_fir[12] ; Missing location assignment   ;
; o_data_fir[13] ; Missing location assignment   ;
; o_data_fir[14] ; Missing location assignment   ;
; o_data_fir[15] ; Missing location assignment   ;
; o_data_fir[16] ; Missing location assignment   ;
; o_data_fir[17] ; Missing location assignment   ;
; o_data_fir[18] ; Missing location assignment   ;
; o_data_fir[19] ; Missing location assignment   ;
; o_data_fir[20] ; Missing location assignment   ;
; o_data_fir[21] ; Missing location assignment   ;
; o_data_fir[22] ; Missing location assignment   ;
; o_data_fir[23] ; Missing location assignment   ;
; o_data_fir[24] ; Missing location assignment   ;
; o_data_fir[25] ; Missing location assignment   ;
; o_data_fir[26] ; Missing location assignment   ;
; o_data_fir[27] ; Missing location assignment   ;
; o_data_fir[28] ; Missing location assignment   ;
; o_data_fir[29] ; Missing location assignment   ;
; o_data_fir[30] ; Missing location assignment   ;
; o_data_fir[31] ; Missing location assignment   ;
; o_data_iir[0]  ; Missing location assignment   ;
; o_data_iir[1]  ; Missing location assignment   ;
; o_data_iir[2]  ; Missing location assignment   ;
; o_data_iir[3]  ; Missing location assignment   ;
; o_data_iir[4]  ; Missing location assignment   ;
; o_data_iir[5]  ; Missing location assignment   ;
; o_data_iir[6]  ; Missing location assignment   ;
; o_data_iir[7]  ; Missing location assignment   ;
; o_data_iir[8]  ; Missing location assignment   ;
; o_data_iir[9]  ; Missing location assignment   ;
; o_data_iir[10] ; Missing location assignment   ;
; o_data_iir[11] ; Missing location assignment   ;
; o_data_iir[12] ; Missing location assignment   ;
; o_data_iir[13] ; Missing location assignment   ;
; o_data_iir[14] ; Missing location assignment   ;
; o_data_iir[15] ; Missing location assignment   ;
; o_data_iir[16] ; Missing location assignment   ;
; o_data_iir[17] ; Missing location assignment   ;
; o_data_iir[18] ; Missing location assignment   ;
; o_data_iir[19] ; Missing location assignment   ;
; o_data_iir[20] ; Missing location assignment   ;
; o_data_iir[21] ; Missing location assignment   ;
; o_data_iir[22] ; Missing location assignment   ;
; o_data_iir[23] ; Missing location assignment   ;
; o_data_iir[24] ; Missing location assignment   ;
; o_data_iir[25] ; Missing location assignment   ;
; o_data_iir[26] ; Missing location assignment   ;
; o_data_iir[27] ; Missing location assignment   ;
; o_data_iir[28] ; Missing location assignment   ;
; o_data_iir[29] ; Missing location assignment   ;
; o_data_iir[30] ; Missing location assignment   ;
; o_data_iir[31] ; Missing location assignment   ;
; o_data_cic[0]  ; Missing location assignment   ;
; o_data_cic[1]  ; Missing location assignment   ;
; o_data_cic[2]  ; Missing location assignment   ;
; o_data_cic[3]  ; Missing location assignment   ;
; o_data_cic[4]  ; Missing location assignment   ;
; o_data_cic[5]  ; Missing location assignment   ;
; o_data_cic[6]  ; Missing location assignment   ;
; o_data_cic[7]  ; Missing location assignment   ;
; o_data_cic[8]  ; Missing location assignment   ;
; o_data_cic[9]  ; Missing location assignment   ;
; o_data_cic[10] ; Missing location assignment   ;
; o_data_cic[11] ; Missing location assignment   ;
; o_data_cic[12] ; Missing location assignment   ;
; o_data_cic[13] ; Missing location assignment   ;
; o_data_cic[14] ; Missing location assignment   ;
; o_data_cic[15] ; Missing location assignment   ;
; o_data_cic[16] ; Missing location assignment   ;
; o_data_cic[17] ; Missing location assignment   ;
; o_data_cic[18] ; Missing location assignment   ;
; o_data_cic[19] ; Missing location assignment   ;
; o_data_cic[20] ; Missing location assignment   ;
; o_data_cic[21] ; Missing location assignment   ;
; o_data_cic[22] ; Missing location assignment   ;
; o_data_cic[23] ; Missing location assignment   ;
+----------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 697.0 (5.0)          ; 767.0 (7.8)                      ; 144.5 (2.8)                                       ; 74.5 (0.0)                       ; 0.0 (0.0)            ; 1183 (18)           ; 801 (0)                   ; 0 (0)         ; 8448              ; 4     ; 24         ; 93   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |CIC_filter:cic|                                                                                                                     ; 63.0 (53.5)          ; 54.0 (44.5)                      ; 4.0 (4.0)                                         ; 13.0 (13.0)                      ; 0.0 (0.0)            ; 92 (73)             ; 110 (97)                  ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; |top|CIC_filter:cic                                                                                                                                                                                                                                                                                                                             ; CIC_filter                        ; work         ;
;       |altshift_taps:first_comb_mem_rtl_0|                                                                                              ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 13 (0)                    ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; |top|CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0                                                                                                                                                                                                                                                                                          ; altshift_taps                     ; work         ;
;          |shift_taps_oev:auto_generated|                                                                                                ; 9.5 (3.5)            ; 9.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (7)              ; 13 (5)                    ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; |top|CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_oev:auto_generated                                                                                                                                                                                                                                                            ; shift_taps_oev                    ; work         ;
;             |altsyncram_7jc1:altsyncram4|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; |top|CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_oev:auto_generated|altsyncram_7jc1:altsyncram4                                                                                                                                                                                                                                ; altsyncram_7jc1                   ; work         ;
;             |cntr_23h:cntr5|                                                                                                            ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_oev:auto_generated|cntr_23h:cntr5                                                                                                                                                                                                                                             ; cntr_23h                          ; work         ;
;             |cntr_ejf:cntr1|                                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_oev:auto_generated|cntr_ejf:cntr1                                                                                                                                                                                                                                             ; cntr_ejf                          ; work         ;
;    |FIR_filter:fir|                                                                                                                     ; 173.0 (173.0)        ; 112.0 (112.0)                    ; 0.0 (0.0)                                         ; 61.0 (61.0)                      ; 0.0 (0.0)            ; 224 (224)           ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 9          ; 0    ; 0            ; |top|FIR_filter:fir                                                                                                                                                                                                                                                                                                                             ; FIR_filter                        ; work         ;
;    |IIR_filter:iir|                                                                                                                     ; 249.5 (249.5)        ; 278.0 (278.0)                    ; 28.5 (28.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 499 (499)           ; 160 (160)                 ; 0 (0)         ; 0                 ; 0     ; 15         ; 0    ; 0            ; |top|IIR_filter:iir                                                                                                                                                                                                                                                                                                                             ; IIR_filter                        ; work         ;
;    |nco15bit:nco_10kHz|                                                                                                                 ; 29.0 (0.0)           ; 47.2 (0.0)                       ; 18.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 91 (0)                    ; 0 (0)         ; 3840              ; 1     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_10kHz                                                                                                                                                                                                                                                                                                                         ; nco15bit                          ; nco15bit     ;
;       |nco15bit_nco_ii_0:nco_ii_0|                                                                                                      ; 29.0 (0.0)           ; 47.2 (0.0)                       ; 18.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 91 (0)                    ; 0 (0)         ; 3840              ; 1     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                              ; nco15bit_nco_ii_0                 ; nco15bit     ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 15.3 (-0.2)          ; 16.0 (0.5)                       ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 32 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                         ; asj_altqmcpipe                    ; nco15bit     ;
;             |lpm_add_sub:acc|                                                                                                           ; 15.5 (0.0)           ; 15.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                |add_sub_hth:auto_generated|                                                                                             ; 15.5 (15.5)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                              ; add_sub_hth                       ; work         ;
;          |asj_dxx:ux002|                                                                                                                ; 6.4 (6.4)            ; 10.2 (10.2)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                                ; asj_dxx                           ; nco15bit     ;
;          |asj_dxx_g:ux001|                                                                                                              ; 6.7 (6.7)            ; 10.0 (10.0)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                                                                              ; asj_dxx_g                         ; nco15bit     ;
;          |asj_gal:ux009|                                                                                                                ; 0.6 (0.6)            ; 3.8 (3.8)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009                                                                                                                                                                                                                                                                                ; asj_gal                           ; nco15bit     ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3840              ; 1     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                      ; asj_nco_as_m_cen                  ; nco15bit     ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3840              ; 1     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                |altsyncram_79g1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3840              ; 1     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_79g1:auto_generated                                                                                                                                                                                                      ; altsyncram_79g1                   ; work         ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 0.0 (0.0)            ; 7.3 (7.3)                        ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                         ; asj_nco_mob_rw                    ; nco15bit     ;
;    |nco15bit:nco_60kHz|                                                                                                                 ; 28.5 (0.0)           ; 46.4 (0.0)                       ; 17.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 90 (0)                    ; 0 (0)         ; 3840              ; 1     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_60kHz                                                                                                                                                                                                                                                                                                                         ; nco15bit                          ; nco15bit     ;
;       |nco15bit_nco_ii_0:nco_ii_0|                                                                                                      ; 28.5 (0.0)           ; 46.4 (0.0)                       ; 17.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 90 (0)                    ; 0 (0)         ; 3840              ; 1     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                              ; nco15bit_nco_ii_0                 ; nco15bit     ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 15.0 (0.0)           ; 15.5 (0.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 31 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                         ; asj_altqmcpipe                    ; nco15bit     ;
;             |lpm_add_sub:acc|                                                                                                           ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                |add_sub_hth:auto_generated|                                                                                             ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                              ; add_sub_hth                       ; work         ;
;          |asj_dxx:ux002|                                                                                                                ; 6.7 (6.7)            ; 10.2 (10.2)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                                ; asj_dxx                           ; nco15bit     ;
;          |asj_dxx_g:ux001|                                                                                                              ; 6.8 (6.8)            ; 9.8 (9.8)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                                                                              ; asj_dxx_g                         ; nco15bit     ;
;          |asj_gal:ux009|                                                                                                                ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009                                                                                                                                                                                                                                                                                ; asj_gal                           ; nco15bit     ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3840              ; 1     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                      ; asj_nco_as_m_cen                  ; nco15bit     ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3840              ; 1     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                |altsyncram_79g1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3840              ; 1     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_79g1:auto_generated                                                                                                                                                                                                      ; altsyncram_79g1                   ; work         ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 0.0 (0.0)            ; 6.9 (6.9)                        ; 6.9 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                         ; asj_nco_mob_rw                    ; nco15bit     ;
;    |sld_hub:auto_hub|                                                                                                                   ; 66.5 (0.5)           ; 80.5 (0.5)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (1)             ; 99 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 66.0 (0.0)           ; 80.0 (0.0)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (0)             ; 99 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 66.0 (0.0)           ; 80.0 (0.0)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (0)             ; 99 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 66.0 (1.4)           ; 80.0 (2.3)                       ; 14.0 (0.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (1)             ; 99 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 64.6 (0.0)           ; 77.7 (0.0)                       ; 13.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 64.6 (44.4)          ; 77.7 (55.5)                      ; 13.2 (11.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (78)            ; 94 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.5 (10.5)          ; 12.6 (12.6)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:Digital_filter_stp|                                                                                                   ; 82.5 (3.2)           ; 141.0 (45.3)                     ; 59.0 (42.2)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 122 (2)             ; 219 (89)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp                                                                                                                                                                                                                                                                                                           ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 79.3 (0.0)           ; 95.7 (0.0)                       ; 16.8 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 130 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                     ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 79.3 (41.6)          ; 95.7 (44.2)                      ; 16.8 (2.6)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 120 (63)            ; 130 (59)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                              ; sld_signaltap_implb               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                               ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 3.5 (3.5)            ; 7.7 (7.7)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                      ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 9.2 (9.2)            ; 9.7 (9.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                   ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 2.2 (0.5)            ; 9.6 (0.5)                        ; 7.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 21 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                  ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1.2 (0.0)            ; 2.8 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                           ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                            ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1      ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 0.5 (0.5)            ; 4.5 (0.5)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                    ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 13.4 (13.4)          ; 15.3 (15.3)                      ; 2.3 (2.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 20 (20)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                        ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                           ;
+----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name           ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; SW[1]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; o_data_fir[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[17] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[18] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[19] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[20] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[21] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[22] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[23] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[24] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[25] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[26] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[27] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[28] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[29] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[30] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_fir[31] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[17] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[18] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[19] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[20] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[21] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[22] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[23] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[24] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[25] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[26] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[27] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[28] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[29] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[30] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_iir[31] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[17] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[18] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[19] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[20] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[21] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[22] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; o_data_cic[23] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK1_50   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                     ;
+------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------+-------------------+---------+
; SW[1]                                                                                                ;                   ;         ;
; SW[2]                                                                                                ;                   ;         ;
; SW[3]                                                                                                ;                   ;         ;
; FPGA_CLK1_50                                                                                         ;                   ;         ;
; SW[0]                                                                                                ;                   ;         ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                     ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                     ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[14]               ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[13]               ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[12]               ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[11]               ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[10]               ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]                ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]                ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]                ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]                ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]                ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]                ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]                ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]                ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]                ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]                ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[14]               ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[13]               ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[12]               ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[11]               ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[10]               ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]                ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]                ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]                ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]                ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]                ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]                ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]                ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]                ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]                ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]                ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[0]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[1]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[2]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[3]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[4]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[5]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[6]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[7]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[0]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[1]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[2]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[3]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[4]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[5]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[6]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[7]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                         ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[6]                         ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                         ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                         ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                         ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                         ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[6]                         ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                         ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                         ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                         ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[5]               ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[6]               ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[7]               ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[8]               ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[9]               ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[10]              ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[11]              ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[12]              ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[5]               ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[6]               ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[7]               ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[8]               ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[9]               ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[10]              ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[11]              ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[12]              ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[0]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[0]                        ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                    ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                    ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                    ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                    ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                    ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                    ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                     ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                     ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                     ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                     ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                     ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                     ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~0                      ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~1                      ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[12]        ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~0                      ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~1                      ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~2                      ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~2                      ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~3                      ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~3                      ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~5                      ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~5                      ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~6                      ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~6                      ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~7                      ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~7                      ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~8                      ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~8                      ; 0                 ; 0       ;
;      - nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~9                      ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~9                      ; 0                 ; 0       ;
;      - nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]~feeder ; 0                 ; 0       ;
+------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                    ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_oev:auto_generated|cntr_23h:cntr5|counter_comb_bita3~1                                                                                                                                                                                                                                     ; LABCELL_X57_Y5_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_oev:auto_generated|dffe6                                                                                                                                                                                                                                                                   ; FF_X57_Y5_N19      ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                            ; PIN_V11            ; 622     ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                   ; PIN_Y24            ; 377     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                   ; PIN_Y24            ; 121     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3      ; 205     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3      ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                ; FF_X3_Y2_N50       ; 28      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                     ; LABCELL_X1_Y1_N45  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1        ; LABCELL_X4_Y2_N12  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                        ; MLABCELL_X3_Y2_N39 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2                          ; MLABCELL_X3_Y2_N42 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                   ; MLABCELL_X3_Y2_N36 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~2      ; LABCELL_X4_Y1_N42  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~1 ; LABCELL_X4_Y1_N45  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]     ; FF_X1_Y1_N26       ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]    ; FF_X4_Y2_N23       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; FF_X4_Y2_N5        ; 63      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0              ; MLABCELL_X6_Y2_N36 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; FF_X6_Y2_N14       ; 55      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                  ; MLABCELL_X3_Y2_N27 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr                                                                                                                                                                                                                                       ; LABCELL_X2_Y3_N18  ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                              ; MLABCELL_X6_Y3_N9  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                               ; LABCELL_X1_Y4_N6   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                               ; LABCELL_X1_Y4_N12  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; FF_X7_Y2_N14       ; 32      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]~1                                                                                                                                                                                         ; LABCELL_X1_Y4_N30  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                            ; MLABCELL_X6_Y3_N36 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~5                                                                                                                                                                                                        ; LABCELL_X1_Y4_N42  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~1                                                                                                                                                                                                   ; LABCELL_X1_Y4_N45  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                     ; MLABCELL_X3_Y3_N30 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]~0                                                                                                                                                                                                                     ; LABCELL_X1_Y4_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                    ; LABCELL_X1_Y4_N0   ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                ; LABCELL_X2_Y3_N24  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena~0                                                                                                                                                                                                                       ; LABCELL_X1_Y4_N15  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                             ;
+--------------+----------+---------+----------------------+------------------+---------------------------+
; Name         ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------+----------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50 ; PIN_V11  ; 622     ; Global Clock         ; GCLK6            ; --                        ;
; SW[0]        ; PIN_Y24  ; 377     ; Global Clock         ; GCLK9            ; --                        ;
+--------------+----------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+--------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
; Name                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                       ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+--------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
; CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_oev:auto_generated|altsyncram_7jc1:altsyncram4|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 48           ; 16           ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 768  ; 16                          ; 48                          ; 16                          ; 48                          ; 768                 ; 2           ; 0     ; None                      ; M10K_X58_Y5_N0, M10K_X58_Y4_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_79g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 256          ; 15           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3840 ; 256                         ; 15                          ; --                          ; --                          ; 3840                ; 1           ; 0     ; nco15bit_nco_ii_0_sin.hex ; M10K_X76_Y21_N0                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_79g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 256          ; 15           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3840 ; 256                         ; 15                          ; --                          ; --                          ; 3840                ; 1           ; 0     ; nco15bit_nco_ii_0_sin.hex ; M10K_X69_Y21_N0                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+--------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 18          ;
; Independent 18x18 plus 36         ; 1           ;
; Sum of two 18x18                  ; 5           ;
; Total number of DSP blocks        ; 24          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 4           ;
; Fixed Point Unsigned Multiplier   ; 7           ;
; Fixed Point Mixed Sign Multiplier ; 24          ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                            ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; FIR_filter:fir|Mult12~8         ; Two Independent 18x18     ; DSP_X20_Y6_N0  ; Mixed               ; no                     ; --                     ; --                     ; no                     ; --                     ; --                     ; yes             ; yes                            ; no                  ; no                            ; no                           ; no                           ;
; FIR_filter:fir|Mult10~8         ; Two Independent 18x18     ; DSP_X20_Y8_N0  ; Mixed               ; no                     ; --                     ; --                     ; no                     ; --                     ; --                     ; yes             ; yes                            ; no                  ; no                            ; no                           ; no                           ;
; FIR_filter:fir|Mult8~8          ; Two Independent 18x18     ; DSP_X20_Y10_N0 ; Mixed               ; no                     ; --                     ; --                     ; no                     ; --                     ; --                     ; yes             ; yes                            ; no                  ; no                            ; no                           ; no                           ;
; FIR_filter:fir|Mult6~8          ; Two Independent 18x18     ; DSP_X20_Y12_N0 ; Mixed               ; no                     ; --                     ; --                     ; no                     ; --                     ; --                     ; yes             ; yes                            ; no                  ; no                            ; no                           ; no                           ;
; FIR_filter:fir|Mult4~8          ; Two Independent 18x18     ; DSP_X20_Y14_N0 ; Mixed               ; no                     ; --                     ; --                     ; no                     ; --                     ; --                     ; yes             ; yes                            ; no                  ; no                            ; no                           ; no                           ;
; FIR_filter:fir|Mult2~8          ; Two Independent 18x18     ; DSP_X20_Y16_N0 ; Mixed               ; no                     ; --                     ; --                     ; no                     ; --                     ; --                     ; yes             ; yes                            ; no                  ; no                            ; no                           ; no                           ;
; FIR_filter:fir|Add0~8           ; Sum of two 18x18          ; DSP_X20_Y18_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; --                     ; --                     ; yes             ; yes                            ; no                  ; no                            ; no                           ; no                           ;
; FIR_filter:fir|Mult15~8         ; Two Independent 18x18     ; DSP_X20_Y2_N0  ; Mixed               ; no                     ; --                     ; --                     ; --                     ; --                     ; --                     ; yes             ; yes                            ; no                  ; no                            ; no                           ; no                           ;
; FIR_filter:fir|Mult14~8         ; Two Independent 18x18     ; DSP_X20_Y4_N0  ; Mixed               ; no                     ; --                     ; --                     ; --                     ; --                     ; --                     ; yes             ; yes                            ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult3~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X32_Y10_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult5~112        ; Sum of two 18x18          ; DSP_X54_Y4_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult5~453        ; Two Independent 18x18     ; DSP_X54_Y2_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult5~794        ; Two Independent 18x18     ; DSP_X54_Y6_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult3~318        ; Two Independent 18x18     ; DSP_X32_Y12_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult4~124        ; Sum of two 18x18          ; DSP_X32_Y6_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult4~465        ; Two Independent 18x18     ; DSP_X32_Y4_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult4~806        ; Two Independent 18x18     ; DSP_X32_Y8_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult0~8          ; Two Independent 18x18     ; DSP_X20_Y22_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult2~44         ; Sum of two 18x18          ; DSP_X32_Y16_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult2~385        ; Two Independent 18x18     ; DSP_X32_Y14_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult1~52         ; Sum of two 18x18          ; DSP_X32_Y22_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult1~393        ; Two Independent 18x18     ; DSP_X32_Y20_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult2~798        ; Two Independent 18x18     ; DSP_X32_Y18_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IIR_filter:iir|Mult1~806        ; Two Independent 18x18     ; DSP_X32_Y24_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 2,896 / 289,320 ( 1 % )   ;
; C12 interconnects                           ; 33 / 13,420 ( < 1 % )     ;
; C2 interconnects                            ; 1,498 / 119,108 ( 1 % )   ;
; C4 interconnects                            ; 792 / 56,300 ( 1 % )      ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 282 / 289,320 ( < 1 % )   ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 272 / 84,580 ( < 1 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 84 / 12,676 ( < 1 % )     ;
; R14/C12 interconnect drivers                ; 113 / 20,720 ( < 1 % )    ;
; R3 interconnects                            ; 1,566 / 130,992 ( 1 % )   ;
; R6 interconnects                            ; 1,908 / 266,960 ( < 1 % ) ;
; Spine clocks                                ; 16 / 360 ( 4 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 5            ; 0            ; 5            ; 0            ; 0            ; 97        ; 5            ; 0            ; 97        ; 97        ; 0            ; 88           ; 0            ; 0            ; 0            ; 0            ; 88           ; 0            ; 0            ; 0            ; 0            ; 88           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 92           ; 97           ; 92           ; 97           ; 97           ; 0         ; 92           ; 97           ; 0         ; 0         ; 97           ; 9            ; 97           ; 97           ; 97           ; 97           ; 9            ; 97           ; 97           ; 97           ; 97           ; 9            ; 97           ; 97           ; 97           ; 97           ; 97           ; 97           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_fir[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_iir[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; o_data_cic[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 302.8             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 13.5              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.752             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; 1.543             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 1.406             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; 1.329             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.295             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.295             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.295             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 1.245             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.210             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.204             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.197             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.177             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.175             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 1.167             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.163             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.133             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.133             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.122             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.120             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.118             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.118             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.118             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.116             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; 1.113             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; 1.113             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; 1.113             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.111             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.111             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.110             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; 1.109             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.108             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                           ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                           ; 1.106             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; 1.103             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; 1.103             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.103             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 1.103             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.102             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 1.101             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.099             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; 1.097             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; 1.097             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.095             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 1.093             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 1.093             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.089             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ; 1.088             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; 1.088             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; 1.083             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                           ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                           ; 1.078             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                       ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                       ; 1.073             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                  ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                  ; 1.069             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.064             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.062             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 1.059             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.058             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                  ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                  ; 1.054             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                           ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                           ; 1.054             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                       ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                       ; 1.047             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 1.046             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; 1.039             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.037             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                   ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; 1.032             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.028             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                       ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                       ; 1.026             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                       ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                       ; 1.001             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.997             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 0.934             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 0.911             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.889             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                  ; 0.877             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                  ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                  ; 0.871             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                  ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                  ; 0.871             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                      ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                      ; 0.871             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                      ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                  ; 0.871             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                      ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                      ; 0.870             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                      ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                      ; 0.870             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                      ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                      ; 0.870             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                       ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                       ; 0.870             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                       ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                       ; 0.870             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                       ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                       ; 0.870             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                            ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; 0.869             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                      ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                      ; 0.869             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; 0.868             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.867             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.867             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                           ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                           ; 0.866             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                            ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                            ; 0.866             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                           ; 0.866             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                            ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                   ; 0.863             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                            ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                   ; 0.863             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                   ; 0.863             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                            ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                   ; 0.863             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; 0.859             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                  ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                  ; 0.858             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                      ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                      ; 0.858             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                  ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                ; 0.858             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                      ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                      ; 0.857             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                      ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                       ; 0.857             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                       ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                       ; 0.857             ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                       ; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                       ; 0.857             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "Digital_filters_optim_resource"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 88 pins of 93 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1451 fanout uses global clock CLKCTRL_G6
    Info (11162): SW[0]~inputCLKENA0 with 1085 fanout uses global clock CLKCTRL_G9
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Digital_filters_optim_resource.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIR_filter:fir|multiplied_data[8][0] is being clocked by FPGA_CLK1_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176235): Finished register packing
    Extra Info (176218): Packed 995 registers into blocks of type DSP block
    Extra Info (176220): Created 256 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CONVST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_LRCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_MCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_DE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[7]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:16
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 1.91 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:09
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/output_files/Digital_filters_optim_resource.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 6793 megabytes
    Info: Processing ended: Sun Nov 28 12:15:16 2021
    Info: Elapsed time: 00:01:04
    Info: Total CPU time (on all processors): 00:02:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/output_files/Digital_filters_optim_resource.fit.smsg.


