#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov 19 20:42:10 2024
# Process ID: 27796
# Current directory: D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.runs/synth_1
# Command line: vivado.exe -log stopwatch_main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch_main.tcl
# Log file: D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.runs/synth_1/stopwatch_main.vds
# Journal file: D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.runs/synth_1\vivado.jou
# Running On        :supercomputerjr
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency     :2918 MHz
# CPU Physical cores:10
# CPU Logical cores :16
# Host memory       :16775 MB
# Swap memory       :27128 MB
# Total Virtual     :43904 MB
# Available Virtual :15760 MB
#-----------------------------------------------------------
source stopwatch_main.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 530.207 ; gain = 199.387
Command: read_checkpoint -auto_incremental -incremental D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/utils_1/imports/synth_1/stopwatch_main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/utils_1/imports/synth_1/stopwatch_main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top stopwatch_main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 53068
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1383.848 ; gain = 448.816
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'slow_clk', assumed default net type 'wire' [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/sources_1/new/stopwatch_main.v:42]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_main' [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/sources_1/new/stopwatch_main.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (0#1) [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD_converter' [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/sources_1/new/BCD_converter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'BCD_converter' (0#1) [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/sources_1/new/BCD_converter.v:21]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/sources_1/new/state_machine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (0#1) [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/sources_1/new/state_machine.v:23]
WARNING: [Synth 8-7071] port 'reset' of module 'state_machine' is unconnected for instance 'c6' [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/sources_1/new/stopwatch_main.v:41]
WARNING: [Synth 8-7023] instance 'c6' of module 'state_machine' has 10 connections declared, but only 9 given [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/sources_1/new/stopwatch_main.v:41]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_main' (0#1) [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/sources_1/new/stopwatch_main.v:23]
WARNING: [Synth 8-3848] Net slow_clk in module/entity stopwatch_main does not have driver. [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/sources_1/new/stopwatch_main.v:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1493.012 ; gain = 557.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1493.012 ; gain = 557.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1493.012 ; gain = 557.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1493.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/constrs_1/imports/Vivado/Basys3_Master.xdc]
Finished Parsing XDC File [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/constrs_1/imports/Vivado/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/samar/Projects/Programming/Vivado/Lab_6/Lab_6.srcs/constrs_1/imports/Vivado/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1522.914 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1522.914 ; gain = 587.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1522.914 ; gain = 587.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1522.914 ; gain = 587.883
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'state_machine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1522.914 ; gain = 587.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk in module stopwatch_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module stopwatch_main is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (c6/FSM_sequential_state_reg[1]) is unused and will be removed from module stopwatch_main.
WARNING: [Synth 8-3332] Sequential element (c6/FSM_sequential_state_reg[0]) is unused and will be removed from module stopwatch_main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1522.914 ; gain = 587.883
---------------------------------------------------------------------------------
