m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1
Penv
Z1 w1580241420
R0
Z2 8C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/env.vhdl
Z3 FC:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/env.vhdl
l0
L1
VO^nhFVZkmZJ3C:1RHPJn32
!s100 a6ECiRPOOAHcm=?ZXnI^[2
Z4 OV;C;10.5b;63
32
b1
Z5 !s110 1580587499
!i10b 1
Z6 !s108 1580587499.000000
Z7 !s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/env.vhdl|
Z8 !s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/env.vhdl|
!i113 1
Z9 o-work ieee_proposed -2002 -explicit
Z10 tExplicit 1 CvgOpt 0
Bbody
DPx4 work 3 env 0 22 O^nhFVZkmZJ3C:1RHPJn32
Z11 DPx13 ieee_proposed 18 standard_additions 0 22 8>=Lehed08^1gRmHHDI0^3
l0
L11
V1B@Z^B1^>TcK2=SDgj_YT0
!s100 5>LWWfoWTD?cGPC[cz^4c1
R4
32
R5
!i10b 1
R6
R7
R8
!i113 1
R9
R10
Pfixed_float_types
R1
R0
8C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/fixed_float_types.vhdl
FC:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/fixed_float_types.vhdl
l0
L16
V^0]KhXXmTUkIHnz`Nbj8U3
!s100 cW]eNFhGGd5lB:5@0FCJB2
R4
32
Z12 !s110 1580587491
!i10b 1
Z13 !s108 1580587491.000000
!s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/fixed_float_types.vhdl|
!s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/fixed_float_types.vhdl|
!i113 1
R9
R10
Pfixed_pkg
Z14 DPx13 ieee_proposed 16 math_utility_pkg 0 22 RQ9f8fT3d9I>Z7c1<`_LM1
Z15 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z16 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z17 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
R1
R0
Z18 8C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/fixed_pkg.vhdl
Z19 FC:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/fixed_pkg.vhdl
l0
L25
V=MioNHa`Il4>9;2i4U1C<1
!s100 G6THWzmGUjMHzDMH5DiX83
R4
32
b1
R12
!i10b 1
R13
Z20 !s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/fixed_pkg.vhdl|
Z21 !s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/fixed_pkg.vhdl|
!i113 1
R9
R10
Bbody
DPx4 work 9 fixed_pkg 0 22 =MioNHa`Il4>9;2i4U1C<1
DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R14
R15
R16
R17
l0
L1471
VBATLF1aQAT^li3J[Nf9PP0
!s100 hg^2NY^d_kX?U8MWQmF6f0
R4
32
R12
!i10b 1
R13
R20
R21
!i113 1
R9
R10
Pfloat_pkg
Z22 DPx13 ieee_proposed 9 fixed_pkg 0 22 =MioNHa`Il4>9;2i4U1C<1
R14
R15
R16
R17
R1
R0
Z23 8C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/float_pkg.vhdl
Z24 FC:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/float_pkg.vhdl
l0
L28
VPdK2N7kPWI;?YB7Q0z>Q40
!s100 PFJMiS@m`U5g[GFdD=hV[0
R4
32
b1
R12
!i10b 1
R13
Z25 !s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/float_pkg.vhdl|
Z26 !s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/float_pkg.vhdl|
!i113 1
R9
R10
Bbody
DPx4 work 9 float_pkg 0 22 PdK2N7kPWI;?YB7Q0z>Q40
R22
R14
R15
R16
R17
l0
L999
VhWJXRAc<hCLjQ1fah1`Y22
!s100 6PUJme4g4_YiHkU=F7Mdl3
R4
32
R12
!i10b 1
R13
R25
R26
!i113 1
R9
R10
Pmath_utility_pkg
R1
R0
8C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/math_utility_pkg.vhdl
FC:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/math_utility_pkg.vhdl
l0
L42
VRQ9f8fT3d9I>Z7c1<`_LM1
!s100 >=MaJn`ZdYee[FmcGD;Ei2
R4
32
R12
!i10b 1
R13
!s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/math_utility_pkg.vhdl|
!s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/math_utility_pkg.vhdl|
!i113 1
R9
R10
Pnumeric_std_additions
R15
R17
R16
R1
R0
Z27 8C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/numeric_std_additions.vhdl
Z28 FC:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/numeric_std_additions.vhdl
l0
L19
VX=4MBlZlcW]L8hg>K3H_m0
!s100 BVCVSO3PiWTceEX^FR]:]3
R4
32
b1
R12
!i10b 1
R13
Z29 !s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/numeric_std_additions.vhdl|
Z30 !s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/numeric_std_additions.vhdl|
!i113 1
R9
R10
Bbody
Z31 DPx4 work 21 numeric_std_additions 0 22 X=4MBlZlcW]L8hg>K3H_m0
R15
R17
R16
l0
L479
V>b;CTz@T=8^M4S?7K=UTO1
!s100 @Ui_d^X54b2kJ?aWXf[kM1
R4
32
R12
!i10b 1
R13
R29
R30
!i113 1
R9
R10
Pnumeric_std_unsigned
R17
R16
R1
R0
Z32 8C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/numeric_std_unsigned.vhdl
Z33 FC:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/numeric_std_unsigned.vhdl
l0
L50
V@43oGVoOH8n5n`JRgjTic0
!s100 i[j]Rd^2j42e<=YIVKUT;2
R4
32
b1
Z34 !s110 1580587492
!i10b 1
Z35 !s108 1580587492.000000
Z36 !s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/numeric_std_unsigned.vhdl|
Z37 !s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/numeric_std_unsigned.vhdl|
!i113 1
R9
R10
Bbody
DPx4 work 20 numeric_std_unsigned 0 22 @43oGVoOH8n5n`JRgjTic0
R31
R15
R17
R16
l0
L1156
ViN<U^Ao53d3U;T3@I]LIW1
!s100 1:<[hK[oD8^VVEPmnZibX2
R4
32
R34
!i10b 1
R35
R36
R37
!i113 1
R9
R10
Pstandard_additions
R1
R0
Z38 8C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/standard_additions.vhdl
Z39 FC:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/standard_additions.vhdl
l0
L6
V8>=Lehed08^1gRmHHDI0^3
!s100 a^jda1]KSjIao9g>Re[:n2
R4
32
b1
R34
!i10b 1
R35
Z40 !s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/standard_additions.vhdl|
Z41 !s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/standard_additions.vhdl|
!i113 1
R9
R10
Bbody
DPx4 work 18 standard_additions 0 22 8>=Lehed08^1gRmHHDI0^3
R17
l0
L273
VLnRkY6SbhdZIK?oOJdQOa0
!s100 ZhIb07J;8HQFWUk?9>Ih01
R4
32
R34
!i10b 1
R35
R40
R41
!i113 1
R9
R10
Pstandard_textio_additions
R17
R1
R0
Z42 8C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/standard_textio_additions.vhdl
Z43 FC:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/standard_textio_additions.vhdl
l0
L12
V:caWd>lEODFTYI`03ffA?2
!s100 [h;GkcG50k3_J6:aAGBdZ3
R4
32
b1
R34
!i10b 1
R35
Z44 !s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/standard_textio_additions.vhdl|
Z45 !s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/standard_textio_additions.vhdl|
!i113 1
R9
R10
Bbody
DPx4 work 25 standard_textio_additions 0 22 :caWd>lEODFTYI`03ffA?2
R11
R17
l0
L58
VcRjYM=1cE>hC4`Bjd@>XS0
!s100 V1QHc^oA6Q4zfkOi9Nd>?3
R4
32
R34
!i10b 1
R35
R44
R45
!i113 1
R9
R10
Pstd_logic_1164_additions
R17
R16
R1
R0
Z46 8C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/std_logic_1164_additions.vhdl
Z47 FC:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/std_logic_1164_additions.vhdl
l0
L15
V:SUNFmoQk3P]4E21DKjg42
!s100 jXQZEjD0YdZ:0Nh8^jHf`2
R4
32
b1
R34
!i10b 1
R35
Z48 !s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/std_logic_1164_additions.vhdl|
Z49 !s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/Lab 1/ieee_proposed/std_logic_1164_additions.vhdl|
!i113 1
R9
R10
Bbody
DPx4 work 24 std_logic_1164_additions 0 22 :SUNFmoQk3P]4E21DKjg42
R17
R16
l0
L241
VCDBXzWHbfAnnmlJ>lifb^0
!s100 2H5@eNP`iH<jB`7_]cBMI1
R4
32
R34
!i10b 1
R35
R48
R49
!i113 1
R9
R10
