m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1/modelsim_ase/win32aloem
vD_FF_with_PRE_CLR
Z0 !s110 1746118438
!i10b 1
!s100 f?SCL?GBDzzXjeGaTlDKm0
I`43CZdG]0^bSNfC1<6?911
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dE:/File ModelSim/D_FF_with_PRE_CLR
w1746118239
8E:/File ModelSim/D_FF_with_PRE_CLR/D_FF_with_PRE_CLR.v
FE:/File ModelSim/D_FF_with_PRE_CLR/D_FF_with_PRE_CLR.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1746118438.000000
!s107 E:/File ModelSim/D_FF_with_PRE_CLR/D_FF_with_PRE_CLR.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/File ModelSim/D_FF_with_PRE_CLR/D_FF_with_PRE_CLR.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@d_@f@f_with_@p@r@e_@c@l@r
vNhat_testbench_D_FF_with_PRE_CLR
R0
!i10b 1
!s100 ];H:9PE2V1K1:bQ2?Ya1b3
IeGh1zU16Q99SASil;j6Xz2
R1
R2
w1746118432
8E:/File ModelSim/D_FF_with_PRE_CLR/Nhat_testbench_D_FF_with_PRE_CLR.v
FE:/File ModelSim/D_FF_with_PRE_CLR/Nhat_testbench_D_FF_with_PRE_CLR.v
L0 2
R3
r1
!s85 0
31
R4
!s107 E:/File ModelSim/D_FF_with_PRE_CLR/Nhat_testbench_D_FF_with_PRE_CLR.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/File ModelSim/D_FF_with_PRE_CLR/Nhat_testbench_D_FF_with_PRE_CLR.v|
!i113 1
R5
R6
n@nhat_testbench_@d_@f@f_with_@p@r@e_@c@l@r
