==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'Rubik_Cube_Layer_All/layerAll.cpp' ... 
WARNING: [HLS 200-40] In file included from Rubik_Cube_Layer_All/layerAll.cpp:1:
Rubik_Cube_Layer_All/layerAll.cpp:1370:36: error: cannot pass object of non-POD type 'uint9_t' (aka 'ap_uint<9>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
 printf("New Total Moves: %d\n\n", order);
                                   ^
Rubik_Cube_Layer_All/layerAll.cpp:1370:28: warning: format specifies type 'int' but the argument has type 'uint9_t' (aka 'ap_uint<9>') [-Wformat]
 printf("New Total Moves: %d\n\n", order);
                          ~^       ~~~~~
1 warning and 1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from Rubik_Cube_Layer_All/layerAll.cpp:1:
Rubik_Cube_Layer_All/layerAll.cpp:1370:36: error: cannot pass object of non-POD type 'uint9_t' (aka 'ap_uint<9>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
 printf("New Total Moves: %d\n\n", order);
                                   ^
Rubik_Cube_Layer_All/layerAll.cpp:1370:28: warning: format specifies type 'int' but the argument has type 'uint9_t' (aka 'ap_uint<9>') [-Wformat]
 printf("New Total Moves: %d\n\n", order);
                          ~^       ~~~~~
1 warning and 1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Rubik_Cube_Layer_All/layerAll.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:02:24 . Memory (MB): peak = 103.324 ; gain = 46.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:02:24 . Memory (MB): peak = 103.324 ; gain = 46.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:02:39 . Memory (MB): peak = 121.219 ; gain = 64.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'moveCornerCubieD' into 'solveStage2' (Rubik_Cube_Layer_All/layerAll.cpp:823) automatically.
INFO: [XFORM 203-602] Inlining function 'solveCorner' into 'solveStage2' (Rubik_Cube_Layer_All/layerAll.cpp:868) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Movea' into 'solveStage3a' (Rubik_Cube_Layer_All/layerAll.cpp:1007) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Moveb' into 'solveStage3a' (Rubik_Cube_Layer_All/layerAll.cpp:1013) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Movea' into 'stage3Prepare' (Rubik_Cube_Layer_All/layerAll.cpp:1066) automatically.
INFO: [XFORM 203-602] Inlining function 'stage4sequence' into 'solveStage4b' (Rubik_Cube_Layer_All/layerAll.cpp:1223) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence1' into 'solveStage5a' (Rubik_Cube_Layer_All/layerAll.cpp:1320) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence2' into 'solveStage5b' (Rubik_Cube_Layer_All/layerAll.cpp:1329) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence3' into 'solveStage5b' (Rubik_Cube_Layer_All/layerAll.cpp:1360) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:02:43 . Memory (MB): peak = 127.949 ; gain = 70.848
INFO: [XFORM 203-602] Inlining function 'moveCornerCubieD' into 'solveStage2' (Rubik_Cube_Layer_All/layerAll.cpp:823) automatically.
INFO: [XFORM 203-602] Inlining function 'solveCorner' into 'solveStage2' (Rubik_Cube_Layer_All/layerAll.cpp:868) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Movea' into 'solveStage3a' (Rubik_Cube_Layer_All/layerAll.cpp:1007) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Moveb' into 'solveStage3a' (Rubik_Cube_Layer_All/layerAll.cpp:1013) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Movea' into 'stage3Prepare' (Rubik_Cube_Layer_All/layerAll.cpp:1066) automatically.
INFO: [XFORM 203-602] Inlining function 'stage4sequence' into 'solveStage4b' (Rubik_Cube_Layer_All/layerAll.cpp:1223) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence1' into 'solveStage5a' (Rubik_Cube_Layer_All/layerAll.cpp:1320) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence2' into 'solveStage5b' (Rubik_Cube_Layer_All/layerAll.cpp:1329) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence3' into 'solveStage5b' (Rubik_Cube_Layer_All/layerAll.cpp:1360) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Rubik_Cube_Layer_All/layerAll.cpp:82:8) to (Rubik_Cube_Layer_All/layerAll.cpp:144:2) in function 'findEdge'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Rubik_Cube_Layer_All/layerAll.cpp:793:2) in function 'findCorner'... converting 26 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Rubik_Cube_Layer_All/layerAll.cpp:15:10) to (Rubik_Cube_Layer_All/layerAll.cpp:75:1) in function 'edgeCorrect'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Rubik_Cube_Layer_All/layerAll.cpp:702:10) to (Rubik_Cube_Layer_All/layerAll.cpp:738:1) in function 'cornerCorrect'... converting 18 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'solveStage4a' (Rubik_Cube_Layer_All/layerAll.cpp:1106:3)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'solveCube' (Rubik_Cube_Layer_All/layerAll.cpp:1442)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'edgeCorrect' (Rubik_Cube_Layer_All/layerAll.cpp:18:1)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cornerCorrect' (Rubik_Cube_Layer_All/layerAll.cpp:705:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:49 . Memory (MB): peak = 154.539 ; gain = 97.438
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:02:52 . Memory (MB): peak = 351.660 ; gain = 294.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'solveCube' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgeCorrect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 173.105 seconds; current allocated memory: 313.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 313.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findEdge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 313.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 314.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'turnCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.121 seconds; current allocated memory: 316.191 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.528 seconds; current allocated memory: 317.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.373 seconds; current allocated memory: 318.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 318.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rotateCubeHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 318.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 319.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cornerCorrect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 319.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 319.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCorner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 320.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 320.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 321.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 321.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rotateCubeVertical' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.422 seconds; current allocated memory: 322.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 322.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage3a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 324.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 324.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage3Prepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 325.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 325.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 325.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 325.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage4a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 326.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 326.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage4b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 327.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 327.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage5a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 328.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 328.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage5b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 328.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 329.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'optimizeCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 329.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 329.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 331.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.509 seconds; current allocated memory: 333.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgeCorrect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgeCorrect'.
INFO: [HLS 200-111]  Elapsed time: 3.714 seconds; current allocated memory: 334.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findEdge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findEdge'.
INFO: [HLS 200-111]  Elapsed time: 2.156 seconds; current allocated memory: 335.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'turnCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'turnCube_cubieTemp_V' to 'turnCube_cubieTembkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'turnCube'.
INFO: [HLS 200-111]  Elapsed time: 3.257 seconds; current allocated memory: 338.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage1'.
INFO: [HLS 200-111]  Elapsed time: 2.647 seconds; current allocated memory: 340.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rotateCubeHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rotateCubeHorizontal_cubieTemp_V' to 'rotateCubeHorizoncud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rotateCubeHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 340.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cornerCorrect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cornerCorrect'.
INFO: [HLS 200-111]  Elapsed time: 1.505 seconds; current allocated memory: 341.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCorner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCorner'.
INFO: [HLS 200-111]  Elapsed time: 2.365 seconds; current allocated memory: 342.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage2'.
INFO: [HLS 200-111]  Elapsed time: 1.797 seconds; current allocated memory: 343.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rotateCubeVertical' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rotateCubeVertical_cubieTemp_V' to 'rotateCubeVerticadEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rotateCubeVertical'.
INFO: [HLS 200-111]  Elapsed time: 1.283 seconds; current allocated memory: 344.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage3a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage3a'.
INFO: [HLS 200-111]  Elapsed time: 2.298 seconds; current allocated memory: 347.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage3Prepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage3Prepare'.
INFO: [HLS 200-111]  Elapsed time: 2.492 seconds; current allocated memory: 348.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage3'.
INFO: [HLS 200-111]  Elapsed time: 2.546 seconds; current allocated memory: 348.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage4a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage4a'.
INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 350.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage4b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage4b'.
INFO: [HLS 200-111]  Elapsed time: 2.577 seconds; current allocated memory: 351.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage5a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage5a'.
INFO: [HLS 200-111]  Elapsed time: 1.525 seconds; current allocated memory: 352.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage5b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage5b'.
INFO: [HLS 200-111]  Elapsed time: 1.394 seconds; current allocated memory: 353.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'optimizeCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'optimizeCube'.
INFO: [HLS 200-111]  Elapsed time: 1.142 seconds; current allocated memory: 354.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'solveCube/cubieColor_tb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'solveCube' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'solveCube_cubieColor_V' to 'solveCube_cubieCoeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'moveCounter_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port add_io.
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveCube'.
INFO: [HLS 200-111]  Elapsed time: 5.011 seconds; current allocated memory: 357.215 MB.
INFO: [RTMG 210-278] Implementing memory 'turnCube_cubieTembkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'solveCube_cubieCoeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'solveCube_moves_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:48 ; elapsed = 00:04:34 . Memory (MB): peak = 468.207 ; gain = 411.105
INFO: [SYSC 207-301] Generating SystemC RTL for solveCube.
INFO: [VHDL 208-304] Generating VHDL RTL for solveCube.
INFO: [VLOG 209-307] Generating Verilog RTL for solveCube.
INFO: [HLS 200-112] Total elapsed time: 277.139 seconds; peak allocated memory: 357.215 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Rubik_Cube_Layer_All/layerAll.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:02:52 . Memory (MB): peak = 103.336 ; gain = 46.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:02:52 . Memory (MB): peak = 103.336 ; gain = 46.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:03:09 . Memory (MB): peak = 120.953 ; gain = 63.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'moveCornerCubieD' into 'solveStage2' (Rubik_Cube_Layer_All/layerAll.cpp:822) automatically.
INFO: [XFORM 203-602] Inlining function 'solveCorner' into 'solveStage2' (Rubik_Cube_Layer_All/layerAll.cpp:867) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Movea' into 'solveStage3a' (Rubik_Cube_Layer_All/layerAll.cpp:1006) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Moveb' into 'solveStage3a' (Rubik_Cube_Layer_All/layerAll.cpp:1012) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Movea' into 'stage3Prepare' (Rubik_Cube_Layer_All/layerAll.cpp:1065) automatically.
INFO: [XFORM 203-602] Inlining function 'stage4sequence' into 'solveStage4b' (Rubik_Cube_Layer_All/layerAll.cpp:1222) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence1' into 'solveStage5a' (Rubik_Cube_Layer_All/layerAll.cpp:1319) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence2' into 'solveStage5b' (Rubik_Cube_Layer_All/layerAll.cpp:1328) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence3' into 'solveStage5b' (Rubik_Cube_Layer_All/layerAll.cpp:1359) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:03:12 . Memory (MB): peak = 126.699 ; gain = 69.719
INFO: [XFORM 203-602] Inlining function 'moveCornerCubieD' into 'solveStage2' (Rubik_Cube_Layer_All/layerAll.cpp:822) automatically.
INFO: [XFORM 203-602] Inlining function 'solveCorner' into 'solveStage2' (Rubik_Cube_Layer_All/layerAll.cpp:867) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Movea' into 'solveStage3a' (Rubik_Cube_Layer_All/layerAll.cpp:1006) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Moveb' into 'solveStage3a' (Rubik_Cube_Layer_All/layerAll.cpp:1012) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Movea' into 'stage3Prepare' (Rubik_Cube_Layer_All/layerAll.cpp:1065) automatically.
INFO: [XFORM 203-602] Inlining function 'stage4sequence' into 'solveStage4b' (Rubik_Cube_Layer_All/layerAll.cpp:1222) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence1' into 'solveStage5a' (Rubik_Cube_Layer_All/layerAll.cpp:1319) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence2' into 'solveStage5b' (Rubik_Cube_Layer_All/layerAll.cpp:1328) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence3' into 'solveStage5b' (Rubik_Cube_Layer_All/layerAll.cpp:1359) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Rubik_Cube_Layer_All/layerAll.cpp:81:8) to (Rubik_Cube_Layer_All/layerAll.cpp:143:2) in function 'findEdge'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Rubik_Cube_Layer_All/layerAll.cpp:792:2) in function 'findCorner'... converting 26 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Rubik_Cube_Layer_All/layerAll.cpp:15:10) to (Rubik_Cube_Layer_All/layerAll.cpp:75:1) in function 'edgeCorrect'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Rubik_Cube_Layer_All/layerAll.cpp:701:10) to (Rubik_Cube_Layer_All/layerAll.cpp:737:1) in function 'cornerCorrect'... converting 18 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'solveStage4a' (Rubik_Cube_Layer_All/layerAll.cpp:1105:3)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'solveCube' (Rubik_Cube_Layer_All/layerAll.cpp:1441)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'edgeCorrect' (Rubik_Cube_Layer_All/layerAll.cpp:18:1)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cornerCorrect' (Rubik_Cube_Layer_All/layerAll.cpp:704:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:21 . Memory (MB): peak = 154.281 ; gain = 97.301
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:03:27 . Memory (MB): peak = 351.336 ; gain = 294.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'solveCube' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgeCorrect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 214.273 seconds; current allocated memory: 312.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.703 seconds; current allocated memory: 312.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findEdge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.252 seconds; current allocated memory: 313.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 313.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'turnCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.258 seconds; current allocated memory: 315.319 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.462 seconds; current allocated memory: 316.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.635 seconds; current allocated memory: 317.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 317.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rotateCubeHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 318.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 318.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cornerCorrect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 318.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.982 seconds; current allocated memory: 318.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCorner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 319.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 319.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 320.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 320.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rotateCubeVertical' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 321.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.002 seconds; current allocated memory: 321.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage3a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 323.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 323.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage3Prepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 324.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 324.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 324.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 325.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage4a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 325.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 326.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage4b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 326.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 326.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage5a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.096 seconds; current allocated memory: 327.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 327.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage5b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 328.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 328.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'optimizeCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 328.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 329.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 330.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.423 seconds; current allocated memory: 332.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgeCorrect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgeCorrect'.
INFO: [HLS 200-111]  Elapsed time: 3.075 seconds; current allocated memory: 333.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findEdge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findEdge'.
INFO: [HLS 200-111]  Elapsed time: 1.222 seconds; current allocated memory: 334.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'turnCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'turnCube_cubieTemp_V' to 'turnCube_cubieTembkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'turnCube'.
INFO: [HLS 200-111]  Elapsed time: 2.019 seconds; current allocated memory: 337.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage1'.
INFO: [HLS 200-111]  Elapsed time: 3.408 seconds; current allocated memory: 339.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rotateCubeHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rotateCubeHorizontal_cubieTemp_V' to 'rotateCubeHorizoncud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rotateCubeHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 2.402 seconds; current allocated memory: 340.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cornerCorrect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cornerCorrect'.
INFO: [HLS 200-111]  Elapsed time: 1.266 seconds; current allocated memory: 340.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCorner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCorner'.
INFO: [HLS 200-111]  Elapsed time: 1.424 seconds; current allocated memory: 341.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage2'.
INFO: [HLS 200-111]  Elapsed time: 1.433 seconds; current allocated memory: 342.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rotateCubeVertical' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rotateCubeVertical_cubieTemp_V' to 'rotateCubeVerticadEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rotateCubeVertical'.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 343.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage3a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage3a'.
INFO: [HLS 200-111]  Elapsed time: 1.626 seconds; current allocated memory: 346.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage3Prepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage3Prepare'.
INFO: [HLS 200-111]  Elapsed time: 1.853 seconds; current allocated memory: 347.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage3'.
INFO: [HLS 200-111]  Elapsed time: 0.987 seconds; current allocated memory: 347.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage4a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage4a'.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 349.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage4b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage4b'.
INFO: [HLS 200-111]  Elapsed time: 1.437 seconds; current allocated memory: 350.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage5a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage5a'.
INFO: [HLS 200-111]  Elapsed time: 1.038 seconds; current allocated memory: 351.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage5b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage5b'.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 352.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'optimizeCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'optimizeCube'.
INFO: [HLS 200-111]  Elapsed time: 1.096 seconds; current allocated memory: 353.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'solveCube/cubieColor_tb_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solveCube/rMoves_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solveCube/order_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'solveCube' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'solveCube_cubieColor_V' to 'solveCube_cubieCoeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'moveCounter_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'cubieColor_tb_V', 'rMoves_V' and 'order_V' to AXI-Lite port add_io.
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveCube'.
INFO: [HLS 200-111]  Elapsed time: 4.458 seconds; current allocated memory: 356.558 MB.
INFO: [RTMG 210-278] Implementing memory 'turnCube_cubieTembkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'solveCube_cubieCoeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'solveCube_moves_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:04:54 . Memory (MB): peak = 468.055 ; gain = 411.074
INFO: [SYSC 207-301] Generating SystemC RTL for solveCube.
INFO: [VHDL 208-304] Generating VHDL RTL for solveCube.
INFO: [VLOG 209-307] Generating Verilog RTL for solveCube.
INFO: [HLS 200-112] Total elapsed time: 294.474 seconds; peak allocated memory: 356.558 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Analyzing design file 'Rubik_Cube_Layer_All/layerAll.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 103.629 ; gain = 46.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 103.629 ; gain = 46.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 121.375 ; gain = 63.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'moveCornerCubieD' into 'solveStage2' (Rubik_Cube_Layer_All/layerAll.cpp:822) automatically.
INFO: [XFORM 203-602] Inlining function 'solveCorner' into 'solveStage2' (Rubik_Cube_Layer_All/layerAll.cpp:867) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Movea' into 'solveStage3a' (Rubik_Cube_Layer_All/layerAll.cpp:1006) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Moveb' into 'solveStage3a' (Rubik_Cube_Layer_All/layerAll.cpp:1012) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Movea' into 'stage3Prepare' (Rubik_Cube_Layer_All/layerAll.cpp:1065) automatically.
INFO: [XFORM 203-602] Inlining function 'stage4sequence' into 'solveStage4b' (Rubik_Cube_Layer_All/layerAll.cpp:1222) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence1' into 'solveStage5a' (Rubik_Cube_Layer_All/layerAll.cpp:1319) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence2' into 'solveStage5b' (Rubik_Cube_Layer_All/layerAll.cpp:1328) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence3' into 'solveStage5b' (Rubik_Cube_Layer_All/layerAll.cpp:1359) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 127.215 ; gain = 69.742
INFO: [XFORM 203-602] Inlining function 'moveCornerCubieD' into 'solveStage2' (Rubik_Cube_Layer_All/layerAll.cpp:822) automatically.
INFO: [XFORM 203-602] Inlining function 'solveCorner' into 'solveStage2' (Rubik_Cube_Layer_All/layerAll.cpp:867) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Movea' into 'solveStage3a' (Rubik_Cube_Layer_All/layerAll.cpp:1006) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Moveb' into 'solveStage3a' (Rubik_Cube_Layer_All/layerAll.cpp:1012) automatically.
INFO: [XFORM 203-602] Inlining function 'stage3Movea' into 'stage3Prepare' (Rubik_Cube_Layer_All/layerAll.cpp:1065) automatically.
INFO: [XFORM 203-602] Inlining function 'stage4sequence' into 'solveStage4b' (Rubik_Cube_Layer_All/layerAll.cpp:1222) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence1' into 'solveStage5a' (Rubik_Cube_Layer_All/layerAll.cpp:1319) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence2' into 'solveStage5b' (Rubik_Cube_Layer_All/layerAll.cpp:1328) automatically.
INFO: [XFORM 203-602] Inlining function 'stage5sequence3' into 'solveStage5b' (Rubik_Cube_Layer_All/layerAll.cpp:1359) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Rubik_Cube_Layer_All/layerAll.cpp:81:8) to (Rubik_Cube_Layer_All/layerAll.cpp:143:2) in function 'findEdge'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Rubik_Cube_Layer_All/layerAll.cpp:792:2) in function 'findCorner'... converting 26 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Rubik_Cube_Layer_All/layerAll.cpp:15:10) to (Rubik_Cube_Layer_All/layerAll.cpp:75:1) in function 'edgeCorrect'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Rubik_Cube_Layer_All/layerAll.cpp:701:10) to (Rubik_Cube_Layer_All/layerAll.cpp:737:1) in function 'cornerCorrect'... converting 18 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'solveStage4a' (Rubik_Cube_Layer_All/layerAll.cpp:1105:3)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'solveCube' (Rubik_Cube_Layer_All/layerAll.cpp:1441)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'edgeCorrect' (Rubik_Cube_Layer_All/layerAll.cpp:18:1)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cornerCorrect' (Rubik_Cube_Layer_All/layerAll.cpp:704:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:10 . Memory (MB): peak = 154.766 ; gain = 97.293
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:13 . Memory (MB): peak = 351.379 ; gain = 293.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'solveCube' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgeCorrect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 73.464 seconds; current allocated memory: 312.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 312.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findEdge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 313.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 313.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'turnCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 315.320 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.464 seconds; current allocated memory: 316.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 317.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 317.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rotateCubeHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 318.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 318.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cornerCorrect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 318.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 318.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCorner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 319.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 319.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 320.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.942 seconds; current allocated memory: 320.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rotateCubeVertical' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 321.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 321.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage3a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 323.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.861 seconds; current allocated memory: 323.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage3Prepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.913 seconds; current allocated memory: 324.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 324.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 324.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 325.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage4a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 325.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 326.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage4b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 326.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 326.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage5a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 327.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 327.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveStage5b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 328.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 328.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'optimizeCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 328.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 329.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 330.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.668 seconds; current allocated memory: 332.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgeCorrect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgeCorrect'.
INFO: [HLS 200-111]  Elapsed time: 4.474 seconds; current allocated memory: 333.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findEdge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findEdge'.
INFO: [HLS 200-111]  Elapsed time: 2.126 seconds; current allocated memory: 334.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'turnCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'turnCube_cubieTemp_V' to 'turnCube_cubieTembkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'turnCube'.
INFO: [HLS 200-111]  Elapsed time: 1.954 seconds; current allocated memory: 337.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage1'.
INFO: [HLS 200-111]  Elapsed time: 2.98 seconds; current allocated memory: 339.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rotateCubeHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rotateCubeHorizontal_cubieTemp_V' to 'rotateCubeHorizoncud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rotateCubeHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 1.826 seconds; current allocated memory: 340.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cornerCorrect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cornerCorrect'.
INFO: [HLS 200-111]  Elapsed time: 1.268 seconds; current allocated memory: 340.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCorner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCorner'.
INFO: [HLS 200-111]  Elapsed time: 1.214 seconds; current allocated memory: 341.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage2'.
INFO: [HLS 200-111]  Elapsed time: 1.596 seconds; current allocated memory: 342.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rotateCubeVertical' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rotateCubeVertical_cubieTemp_V' to 'rotateCubeVerticadEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rotateCubeVertical'.
INFO: [HLS 200-111]  Elapsed time: 2.151 seconds; current allocated memory: 343.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage3a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage3a'.
INFO: [HLS 200-111]  Elapsed time: 3.521 seconds; current allocated memory: 346.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage3Prepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage3Prepare'.
INFO: [HLS 200-111]  Elapsed time: 2.319 seconds; current allocated memory: 347.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage3'.
INFO: [HLS 200-111]  Elapsed time: 2.059 seconds; current allocated memory: 347.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage4a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage4a'.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 349.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage4b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage4b'.
INFO: [HLS 200-111]  Elapsed time: 6.836 seconds; current allocated memory: 350.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage5a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage5a'.
INFO: [HLS 200-111]  Elapsed time: 1.075 seconds; current allocated memory: 351.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveStage5b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveStage5b'.
INFO: [HLS 200-111]  Elapsed time: 1.308 seconds; current allocated memory: 352.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'optimizeCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'optimizeCube'.
INFO: [HLS 200-111]  Elapsed time: 3.861 seconds; current allocated memory: 353.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'solveCube/cubieColor_tb_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solveCube/rMoves_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solveCube/order_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'solveCube' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'solveCube_cubieColor_V' to 'solveCube_cubieCoeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'moveCounter_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'cubieColor_tb_V', 'rMoves_V' and 'order_V' to AXI-Lite port add_io.
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveCube'.
INFO: [HLS 200-111]  Elapsed time: 6.687 seconds; current allocated memory: 356.592 MB.
INFO: [RTMG 210-278] Implementing memory 'turnCube_cubieTembkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'solveCube_cubieCoeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'solveCube_moves_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:04:27 . Memory (MB): peak = 467.605 ; gain = 410.133
INFO: [SYSC 207-301] Generating SystemC RTL for solveCube.
INFO: [VHDL 208-304] Generating VHDL RTL for solveCube.
INFO: [VLOG 209-307] Generating Verilog RTL for solveCube.
INFO: [HLS 200-112] Total elapsed time: 273.309 seconds; peak allocated memory: 356.592 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
