<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISC-V CPU: RISC-V-main/Docs/RTL/as_rv32i_alu.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Université_du_Québec_à_Chicoutimi_(logo).png"/></td>
  <td id="projectalign">
   <div id="projectname">RISC-V CPU<span id="projectnumber">&#160;v1</span>
   </div>
   <div id="projectbrief">The goal of this project is to develop RISC-V processors on FPGAs dedicated to artificial intelligence at the edge.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('as__rv32i__alu_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">as_rv32i_alu.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Pipeline Stage 3 ALU (Arithmetic Logic Unit) module documentation.  
<a href="#details">More...</a></p>

<p><a href="as__rv32i__alu_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a055765fcd50668fb505fb9e73585634c"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a055765fcd50668fb505fb9e73585634c">as_rv32i_alu</a> (input wire <a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>, <a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>, input wire[`ALU_WIDTH-1:0] i_alu, input wire[4:0] i_rs1_addr, output reg[4:0] o_rs1_addr, input wire[31:0] <a class="el" href="as__rv32i__csr_8c.html#ae0962263b020a5f3e8a00692431c2515">i_rs1</a>, output reg[31:0] <a class="el" href="as__rv32i__forwarding_8c.html#af1022228b8e9b76bfc1655f99bd26196">o_rs1</a>, input wire[31:0] i_rs2, output reg[31:0] <a class="el" href="as__rv32i__forwarding_8c.html#a0f38b1d2ac6b89f5bb2686222ca7c376">o_rs2</a>, input wire[31:0] <a class="el" href="as__rv32i__csr_8c.html#a9c11190c8615fe163ba6c1ad8eec058e">i_imm</a>, output reg[11:0] o_imm, input wire[2:0] <a class="el" href="as__rv32i__csr_8c.html#af7306f4eb0695d1f982a02472a30eb88">i_funct3</a>, output reg[2:0] o_funct3, input wire[`OPCODE_WIDTH-1:0] <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>, output reg[`OPCODE_WIDTH-1:0] o_opcode, input wire[`EXCEPTION_WIDTH-1:0] i_exception, output reg[`EXCEPTION_WIDTH-1:0] o_exception, output reg[31:0] o_y, input wire[31:0] <a class="el" href="as__rv32i__csr_8c.html#a555a308f8c05788044cf70ec35840817">i_pc</a>, output reg[31:0] <a class="el" href="as__rv32i__fetch_8c.html#ab5091cd2b5ce373bca9c5171c6295695">o_pc</a>, output reg[31:0] <a class="el" href="as__rv32i__writeback_8c.html#aa33002b0cfca9f6c4f475b94ab68ca57">o_next_pc</a>, output reg <a class="el" href="as__rv32i__writeback_8c.html#ae6955d91f3bebea952891fc1107ed167">o_change_pc</a>, output reg <a class="el" href="as__rv32i__writeback_8c.html#a02fdc11cdf23d5b1404763d007f0a1dc">o_wr_rd</a>, input wire[4:0] i_rd_addr, output reg[4:0] <a class="el" href="as__rv32i__writeback_8c.html#a5f9c59d0b911dadbb5fe636f50078969">o_rd_addr</a>, output reg[31:0] <a class="el" href="as__rv32i__writeback_8c.html#aeb9a6f27cfa6e8eb9b1a99df5e042536">o_rd</a>, output reg o_rd_valid, output reg <a class="el" href="as__rv32i__core_8c.html#a552a679af5581d447cae73274a6f784a">o_stall_from_alu</a>, input wire <a class="el" href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a>, output reg <a class="el" href="as__rv32i__fetch_8c.html#ab5d289c68120d8180db9c4a85b14137a">o_ce</a>, input wire <a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a>, input wire i_force_stall, output reg <a class="el" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a>, input wire <a class="el" href="as__rv32i__fetch_8c.html#a1dc65af1784a8e45813c29a53ff4466d">i_flush</a>, output reg <a class="el" href="as__rv32i__writeback_8c.html#a8dfc9afcb215c78e5b0c28c6efcd898d">o_flush</a>)</td></tr>
<tr class="separator:a055765fcd50668fb505fb9e73585634c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b898c62e2bd4471eacdecb5b1fe47a4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a8b898c62e2bd4471eacdecb5b1fe47a4">always</a> (posedge <a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>, negedge <a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> <a class="el" href="as__rv32i__core_8c.html#a60d5f6dba7a5ba687300647fb4c30277">if</a>(!<a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> o_exception&lt;=0</td></tr>
<tr class="memdesc:a8b898c62e2bd4471eacdecb5b1fe47a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register the output of i_alu ///.  <br /></td></tr>
<tr class="separator:a8b898c62e2bd4471eacdecb5b1fe47a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a365e26191a6feec7341fbad838b7827b"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a365e26191a6feec7341fbad838b7827b">alu_add</a> = i_alu[`ADD]</td></tr>
<tr class="separator:a365e26191a6feec7341fbad838b7827b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b32cbe01d87226fda765b28e938f19"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a83b32cbe01d87226fda765b28e938f19">alu_sub</a> = i_alu[`SUB]</td></tr>
<tr class="separator:a83b32cbe01d87226fda765b28e938f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b7e54fa1cad9d57af3ed391408480a"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#ac2b7e54fa1cad9d57af3ed391408480a">alu_slt</a> = i_alu[`SLT]</td></tr>
<tr class="separator:ac2b7e54fa1cad9d57af3ed391408480a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b32bbc0013bdf2171f68fcc3b2f6522"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a0b32bbc0013bdf2171f68fcc3b2f6522">alu_sltu</a> = i_alu[`SLTU]</td></tr>
<tr class="separator:a0b32bbc0013bdf2171f68fcc3b2f6522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899697eca25390d28e86f1d8ff60ba9e"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a899697eca25390d28e86f1d8ff60ba9e">alu_xor</a> = i_alu[`XOR]</td></tr>
<tr class="separator:a899697eca25390d28e86f1d8ff60ba9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5758a0caf199efed27d55d35ec4e536a"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a5758a0caf199efed27d55d35ec4e536a">alu_or</a> = i_alu[`OR]</td></tr>
<tr class="separator:a5758a0caf199efed27d55d35ec4e536a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafdd0c74c2769c7e6116004bf5b2fc0c"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#aafdd0c74c2769c7e6116004bf5b2fc0c">alu_and</a> = i_alu[`AND]</td></tr>
<tr class="separator:aafdd0c74c2769c7e6116004bf5b2fc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8193348c81aa669d6bb999468ad7891b"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a8193348c81aa669d6bb999468ad7891b">alu_sll</a> = i_alu[`SLL]</td></tr>
<tr class="separator:a8193348c81aa669d6bb999468ad7891b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329c028a10ca3e88d255cb67ccf2200e"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a329c028a10ca3e88d255cb67ccf2200e">alu_srl</a> = i_alu[`SRL]</td></tr>
<tr class="separator:a329c028a10ca3e88d255cb67ccf2200e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dcf16bd78688fe7e7471537107ec6f9"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a9dcf16bd78688fe7e7471537107ec6f9">alu_sra</a> = i_alu[`SRA]</td></tr>
<tr class="separator:a9dcf16bd78688fe7e7471537107ec6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62786e6d62d77c5fcecbe80d7a71c93b"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a62786e6d62d77c5fcecbe80d7a71c93b">alu_eq</a> = i_alu[`EQ]</td></tr>
<tr class="separator:a62786e6d62d77c5fcecbe80d7a71c93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862d989c45b358c9a042480aa0b52a1f"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a862d989c45b358c9a042480aa0b52a1f">alu_neq</a> = i_alu[`NEQ]</td></tr>
<tr class="separator:a862d989c45b358c9a042480aa0b52a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae799367a5d8730f054962d1090ae3335"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#ae799367a5d8730f054962d1090ae3335">alu_ge</a> = i_alu[`GE]</td></tr>
<tr class="separator:ae799367a5d8730f054962d1090ae3335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388724ee0940565f1c4af34abe43eff9"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a388724ee0940565f1c4af34abe43eff9">alu_geu</a> = i_alu[`GEU]</td></tr>
<tr class="separator:a388724ee0940565f1c4af34abe43eff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa103cc36ee2601ba9b60831adb3350fc"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#aa103cc36ee2601ba9b60831adb3350fc">opcode_rtype</a> = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`RTYPE]</td></tr>
<tr class="separator:aa103cc36ee2601ba9b60831adb3350fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56067d225e22e7fdb11d1105c950be9b"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a56067d225e22e7fdb11d1105c950be9b">opcode_itype</a> = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`ITYPE]</td></tr>
<tr class="separator:a56067d225e22e7fdb11d1105c950be9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe548d8dabb0c2fc8db859f8df5a2d0"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#aafe548d8dabb0c2fc8db859f8df5a2d0">opcode_load</a> = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`LOAD]</td></tr>
<tr class="separator:aafe548d8dabb0c2fc8db859f8df5a2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4a65e551dadf41ca3ba30a81ee8ea5"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#afd4a65e551dadf41ca3ba30a81ee8ea5">opcode_store</a> = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`STORE]</td></tr>
<tr class="separator:afd4a65e551dadf41ca3ba30a81ee8ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf201e639da48baf0171fb750fbd26aa"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#abf201e639da48baf0171fb750fbd26aa">opcode_branch</a> = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`BRANCH]</td></tr>
<tr class="separator:abf201e639da48baf0171fb750fbd26aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2af48b4ee1ccb6bbe90bf6abcf11f6fd"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a2af48b4ee1ccb6bbe90bf6abcf11f6fd">opcode_jal</a> = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`JAL]</td></tr>
<tr class="separator:a2af48b4ee1ccb6bbe90bf6abcf11f6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50683779282979c5551fd6b8897ad490"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a50683779282979c5551fd6b8897ad490">opcode_jalr</a> = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`JALR]</td></tr>
<tr class="separator:a50683779282979c5551fd6b8897ad490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab56ecf9adc1e819c688f350613892e6"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#aab56ecf9adc1e819c688f350613892e6">opcode_lui</a> = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`LUI]</td></tr>
<tr class="separator:aab56ecf9adc1e819c688f350613892e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1391ce213f1df7b842247446af5ff1"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#adb1391ce213f1df7b842247446af5ff1">opcode_auipc</a> = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`AUIPC]</td></tr>
<tr class="separator:adb1391ce213f1df7b842247446af5ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d80b289df0e5d52ac91aa84f37a430"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a24d80b289df0e5d52ac91aa84f37a430">opcode_system</a> = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`<a class="el" href="as__rv32i__soc___t_b_8c.html#a85aaa49b90f958c9f3171f41ee8cf58b">SYSTEM</a>]</td></tr>
<tr class="separator:a24d80b289df0e5d52ac91aa84f37a430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36cd620109528169a1f22bb37c4976d1"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a36cd620109528169a1f22bb37c4976d1">opcode_fence</a> = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`FENCE]</td></tr>
<tr class="separator:a36cd620109528169a1f22bb37c4976d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6dbf68676b0614242bd77a755210e2"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a2c6dbf68676b0614242bd77a755210e2">a</a></td></tr>
<tr class="memdesc:a2c6dbf68676b0614242bd77a755210e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALU Internal Registers ///.  <br /></td></tr>
<tr class="separator:a2c6dbf68676b0614242bd77a755210e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6ef90df56d03fe82503aa17432df21"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a2d6ef90df56d03fe82503aa17432df21">b</a></td></tr>
<tr class="memdesc:a2d6ef90df56d03fe82503aa17432df21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operand B.  <br /></td></tr>
<tr class="separator:a2d6ef90df56d03fe82503aa17432df21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae974605499e195baf4a964bc02f7f5b5"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#ae974605499e195baf4a964bc02f7f5b5">y_d</a></td></tr>
<tr class="memdesc:ae974605499e195baf4a964bc02f7f5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALU output.  <br /></td></tr>
<tr class="separator:ae974605499e195baf4a964bc02f7f5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3e068ffbeedaaa08005bfb448ff6a9"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a6c3e068ffbeedaaa08005bfb448ff6a9">rd_d</a></td></tr>
<tr class="memdesc:a6c3e068ffbeedaaa08005bfb448ff6a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next value to be written back to destination register.  <br /></td></tr>
<tr class="separator:a6c3e068ffbeedaaa08005bfb448ff6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ee5990a006e5eec269dd15ffc7740d"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a36ee5990a006e5eec269dd15ffc7740d">wr_rd_d</a></td></tr>
<tr class="memdesc:a36ee5990a006e5eec269dd15ffc7740d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write rd to basereg if enabled.  <br /></td></tr>
<tr class="separator:a36ee5990a006e5eec269dd15ffc7740d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11c1d29a175fb42f61aa016295de3183"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a11c1d29a175fb42f61aa016295de3183">rd_valid_d</a></td></tr>
<tr class="memdesc:a11c1d29a175fb42f61aa016295de3183"><td class="mdescLeft">&#160;</td><td class="mdescRight">High if rd is valid (not load nor csr instruction)  <br /></td></tr>
<tr class="separator:a11c1d29a175fb42f61aa016295de3183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade31019a61b899795791ccf6242ecf30"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#ade31019a61b899795791ccf6242ecf30">a_pc</a></td></tr>
<tr class="separator:ade31019a61b899795791ccf6242ecf30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a510f03a09dbac4d3adc1068c9682f3f0"><td class="memItemLeft" align="right" valign="top">wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a510f03a09dbac4d3adc1068c9682f3f0">sum</a></td></tr>
<tr class="separator:a510f03a09dbac4d3adc1068c9682f3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea7a382ba62ed326b9f6b02e5cf68b7"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__alu_8c.html#a1ea7a382ba62ed326b9f6b02e5cf68b7">stall_bit</a> = <a class="el" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a> || <a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a></td></tr>
<tr class="separator:a1ea7a382ba62ed326b9f6b02e5cf68b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Pipeline Stage 3 ALU (Arithmetic Logic Unit) module documentation. </p>
<p>This module acts as the Arithmetic Logic Unit (ALU) of the RISC-V core's third pipeline stage (EXECUTE STAGE). It performs arithmetic, logic, and comparison operations based on instructions and operands from previous pipeline stages. The ALU plays a vital role in processing instructions and computing results for program execution. Key functionalities include:</p><ul>
<li>Operand Selection: The ALU selects relevant operands for the ALU operation based on the opcode and instruction type.</li>
<li>ALU Operation: It performs various ALU operations such as ADD, SUB, SLT, SLTU, XOR, OR, AND, SLL, SRL, SRA, EQ, NEQ, GE, and GEU.</li>
<li>Branch and Jump Handling: The ALU computes the next PC value for branch and jump instructions and sets o_change_pc signal.</li>
<li>Register Writeback: Computes value for destination register (rd) and sets control signals for writeback.</li>
<li>Stalling and Flushing: Manages pipeline stalling and flushing based on input signals.</li>
</ul>
<p>Dependencies:</p>
<p>Revision: Revision 0.01 - File Created Additional Comments: </p>

<p class="definition">Definition in file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>
</div><h2 class="groupheader">Function Documentation</h2>
<a id="a8b898c62e2bd4471eacdecb5b1fe47a4" name="a8b898c62e2bd4471eacdecb5b1fe47a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b898c62e2bd4471eacdecb5b1fe47a4">&#9670;&#160;</a></span>always()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">always </td>
          <td>(</td>
          <td class="paramtype">posedge&#160;</td>
          <td class="paramname"><em>i_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">negedge&#160;</td>
          <td class="paramname"><em>i_rst_n</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Register the output of i_alu ///. </p>

</div>
</div>
<a id="a055765fcd50668fb505fb9e73585634c" name="a055765fcd50668fb505fb9e73585634c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a055765fcd50668fb505fb9e73585634c">&#9670;&#160;</a></span>as_rv32i_alu()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_alu </td>
          <td>(</td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_alu</em>[`ALU_WIDTH-1:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_rs1_addr</em>[4:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_rs1_addr</em>[4:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_rs1</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_rs1</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_rs2</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_rs2</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_imm</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_imm</em>[11:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_funct3</em>[2:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_funct3</em>[2:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_opcode</em>[`OPCODE_WIDTH-1:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_opcode</em>[`OPCODE_WIDTH-1:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_exception</em>[`EXCEPTION_WIDTH-1:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_exception</em>[`EXCEPTION_WIDTH-1:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_y</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_pc</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_pc</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_next_pc</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_change_pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_wr_rd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_rd_addr</em>[4:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_rd_addr</em>[4:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_rd</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_rd_valid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_stall_from_alu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_ce</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_ce</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_stall</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_force_stall</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_stall</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_flush</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i_alu</td><td>ALU operation type from previous stage  </td></tr>
    <tr><td class="paramname">i_rs1_addr</td><td>Address for register source 1  </td></tr>
    <tr><td class="paramname">o_rs1_addr</td><td>Address for register source 1  </td></tr>
    <tr><td class="paramname">i_rs1</td><td>Source register 1 value  </td></tr>
    <tr><td class="paramname">o_rs1</td><td>Source register 1 value  </td></tr>
    <tr><td class="paramname">i_rs2</td><td>Source register 2 value  </td></tr>
    <tr><td class="paramname">o_rs2</td><td>Source register 2 value  </td></tr>
    <tr><td class="paramname">i_imm</td><td>Immediate value from previous stage  </td></tr>
    <tr><td class="paramname">o_imm</td><td>Immediate value  </td></tr>
    <tr><td class="paramname">i_funct3</td><td>Function type from previous stage  </td></tr>
    <tr><td class="paramname">o_funct3</td><td>Function type  </td></tr>
    <tr><td class="paramname">i_opcode</td><td>Opcode type from previous stage  </td></tr>
    <tr><td class="paramname">o_opcode</td><td>Opcode type  </td></tr>
    <tr><td class="paramname">i_exception</td><td>Exception from decoder stage  </td></tr>
    <tr><td class="paramname">o_exception</td><td>Exception: illegal inst,ecall,ebreak,mret  </td></tr>
    <tr><td class="paramname">o_y</td><td>Result of arithmetic operation  </td></tr>
    <tr><td class="paramname">i_pc</td><td>PC Control /// Program Counter  </td></tr>
    <tr><td class="paramname">o_pc</td><td>pc register in pipeline  </td></tr>
    <tr><td class="paramname">o_next_pc</td><td>New pc value  </td></tr>
    <tr><td class="paramname">o_change_pc</td><td>High if pc needs to branch  </td></tr>
    <tr><td class="paramname">o_wr_rd</td><td>Basereg Control /// Write rd to the base reg if enabled  </td></tr>
    <tr><td class="paramname">i_rd_addr</td><td>Address for destination register (from previous stage)  </td></tr>
    <tr><td class="paramname">o_rd_addr</td><td>Address for destination register  </td></tr>
    <tr><td class="paramname">o_rd</td><td>Value to be written back to destination register  </td></tr>
    <tr><td class="paramname">o_rd_valid</td><td>High if o_rd is valid (not load nor csr instruction)  </td></tr>
    <tr><td class="paramname">o_stall_from_alu</td><td>Pipeline Control /// Prepare to stall next stage(memory-access stage) for load/store instruction  </td></tr>
    <tr><td class="paramname">i_ce</td><td>Input clk enable for pipeline stalling of this stage  </td></tr>
    <tr><td class="paramname">o_ce</td><td>Output clk enable for pipeline stalling of next stage  </td></tr>
    <tr><td class="paramname">i_stall</td><td>Informs this stage to stall  </td></tr>
    <tr><td class="paramname">i_force_stall</td><td>Force this stage to stall  </td></tr>
    <tr><td class="paramname">o_stall</td><td>Informs pipeline to stall  </td></tr>
    <tr><td class="paramname">i_flush</td><td>Flush this stage  </td></tr>
    <tr><td class="paramname">o_flush</td><td>Flush previous stages </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a2c6dbf68676b0614242bd77a755210e2" name="a2c6dbf68676b0614242bd77a755210e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c6dbf68676b0614242bd77a755210e2">&#9670;&#160;</a></span>a</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] a</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ALU Internal Registers ///. </p>
<p>Operand A </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00118">118</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="ade31019a61b899795791ccf6242ecf30" name="ade31019a61b899795791ccf6242ecf30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade31019a61b899795791ccf6242ecf30">&#9670;&#160;</a></span>a_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] a_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00124">124</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a365e26191a6feec7341fbad838b7827b" name="a365e26191a6feec7341fbad838b7827b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365e26191a6feec7341fbad838b7827b">&#9670;&#160;</a></span>alu_add</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_add = i_alu[`ADD]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00091">91</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="aafdd0c74c2769c7e6116004bf5b2fc0c" name="aafdd0c74c2769c7e6116004bf5b2fc0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafdd0c74c2769c7e6116004bf5b2fc0c">&#9670;&#160;</a></span>alu_and</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_and = i_alu[`AND]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00097">97</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a62786e6d62d77c5fcecbe80d7a71c93b" name="a62786e6d62d77c5fcecbe80d7a71c93b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62786e6d62d77c5fcecbe80d7a71c93b">&#9670;&#160;</a></span>alu_eq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_eq = i_alu[`EQ]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00101">101</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="ae799367a5d8730f054962d1090ae3335" name="ae799367a5d8730f054962d1090ae3335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae799367a5d8730f054962d1090ae3335">&#9670;&#160;</a></span>alu_ge</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_ge = i_alu[`GE]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00103">103</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a388724ee0940565f1c4af34abe43eff9" name="a388724ee0940565f1c4af34abe43eff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a388724ee0940565f1c4af34abe43eff9">&#9670;&#160;</a></span>alu_geu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_geu = i_alu[`GEU]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00104">104</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a862d989c45b358c9a042480aa0b52a1f" name="a862d989c45b358c9a042480aa0b52a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a862d989c45b358c9a042480aa0b52a1f">&#9670;&#160;</a></span>alu_neq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_neq = i_alu[`NEQ]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00102">102</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a5758a0caf199efed27d55d35ec4e536a" name="a5758a0caf199efed27d55d35ec4e536a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5758a0caf199efed27d55d35ec4e536a">&#9670;&#160;</a></span>alu_or</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_or = i_alu[`OR]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00096">96</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a8193348c81aa669d6bb999468ad7891b" name="a8193348c81aa669d6bb999468ad7891b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8193348c81aa669d6bb999468ad7891b">&#9670;&#160;</a></span>alu_sll</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_sll = i_alu[`SLL]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00098">98</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="ac2b7e54fa1cad9d57af3ed391408480a" name="ac2b7e54fa1cad9d57af3ed391408480a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b7e54fa1cad9d57af3ed391408480a">&#9670;&#160;</a></span>alu_slt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_slt = i_alu[`SLT]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00093">93</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a0b32bbc0013bdf2171f68fcc3b2f6522" name="a0b32bbc0013bdf2171f68fcc3b2f6522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b32bbc0013bdf2171f68fcc3b2f6522">&#9670;&#160;</a></span>alu_sltu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_sltu = i_alu[`SLTU]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00094">94</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a9dcf16bd78688fe7e7471537107ec6f9" name="a9dcf16bd78688fe7e7471537107ec6f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dcf16bd78688fe7e7471537107ec6f9">&#9670;&#160;</a></span>alu_sra</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_sra = i_alu[`SRA]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00100">100</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a329c028a10ca3e88d255cb67ccf2200e" name="a329c028a10ca3e88d255cb67ccf2200e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a329c028a10ca3e88d255cb67ccf2200e">&#9670;&#160;</a></span>alu_srl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_srl = i_alu[`SRL]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00099">99</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a83b32cbe01d87226fda765b28e938f19" name="a83b32cbe01d87226fda765b28e938f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b32cbe01d87226fda765b28e938f19">&#9670;&#160;</a></span>alu_sub</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_sub = i_alu[`SUB]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00092">92</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a899697eca25390d28e86f1d8ff60ba9e" name="a899697eca25390d28e86f1d8ff60ba9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899697eca25390d28e86f1d8ff60ba9e">&#9670;&#160;</a></span>alu_xor</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire alu_xor = i_alu[`XOR]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00095">95</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a2d6ef90df56d03fe82503aa17432df21" name="a2d6ef90df56d03fe82503aa17432df21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6ef90df56d03fe82503aa17432df21">&#9670;&#160;</a></span>b</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Operand B. </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00119">119</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="adb1391ce213f1df7b842247446af5ff1" name="adb1391ce213f1df7b842247446af5ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb1391ce213f1df7b842247446af5ff1">&#9670;&#160;</a></span>opcode_auipc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_auipc = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`AUIPC]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00113">113</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="abf201e639da48baf0171fb750fbd26aa" name="abf201e639da48baf0171fb750fbd26aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf201e639da48baf0171fb750fbd26aa">&#9670;&#160;</a></span>opcode_branch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_branch = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`BRANCH]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00109">109</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a36cd620109528169a1f22bb37c4976d1" name="a36cd620109528169a1f22bb37c4976d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36cd620109528169a1f22bb37c4976d1">&#9670;&#160;</a></span>opcode_fence</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_fence = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`FENCE]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00115">115</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a56067d225e22e7fdb11d1105c950be9b" name="a56067d225e22e7fdb11d1105c950be9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56067d225e22e7fdb11d1105c950be9b">&#9670;&#160;</a></span>opcode_itype</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_itype = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`ITYPE]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00106">106</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a2af48b4ee1ccb6bbe90bf6abcf11f6fd" name="a2af48b4ee1ccb6bbe90bf6abcf11f6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2af48b4ee1ccb6bbe90bf6abcf11f6fd">&#9670;&#160;</a></span>opcode_jal</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_jal = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`JAL]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00110">110</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a50683779282979c5551fd6b8897ad490" name="a50683779282979c5551fd6b8897ad490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50683779282979c5551fd6b8897ad490">&#9670;&#160;</a></span>opcode_jalr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_jalr = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`JALR]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00111">111</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="aafe548d8dabb0c2fc8db859f8df5a2d0" name="aafe548d8dabb0c2fc8db859f8df5a2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafe548d8dabb0c2fc8db859f8df5a2d0">&#9670;&#160;</a></span>opcode_load</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_load = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`LOAD]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00107">107</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="aab56ecf9adc1e819c688f350613892e6" name="aab56ecf9adc1e819c688f350613892e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab56ecf9adc1e819c688f350613892e6">&#9670;&#160;</a></span>opcode_lui</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_lui = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`LUI]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00112">112</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="aa103cc36ee2601ba9b60831adb3350fc" name="aa103cc36ee2601ba9b60831adb3350fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa103cc36ee2601ba9b60831adb3350fc">&#9670;&#160;</a></span>opcode_rtype</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_rtype = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`RTYPE]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00105">105</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="afd4a65e551dadf41ca3ba30a81ee8ea5" name="afd4a65e551dadf41ca3ba30a81ee8ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4a65e551dadf41ca3ba30a81ee8ea5">&#9670;&#160;</a></span>opcode_store</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_store = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`STORE]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00108">108</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a24d80b289df0e5d52ac91aa84f37a430" name="a24d80b289df0e5d52ac91aa84f37a430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d80b289df0e5d52ac91aa84f37a430">&#9670;&#160;</a></span>opcode_system</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_system = <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`<a class="el" href="as__rv32i__soc___t_b_8c.html#a85aaa49b90f958c9f3171f41ee8cf58b">SYSTEM</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00114">114</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a6c3e068ffbeedaaa08005bfb448ff6a9" name="a6c3e068ffbeedaaa08005bfb448ff6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c3e068ffbeedaaa08005bfb448ff6a9">&#9670;&#160;</a></span>rd_d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] rd_d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Next value to be written back to destination register. </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00121">121</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a11c1d29a175fb42f61aa016295de3183" name="a11c1d29a175fb42f61aa016295de3183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11c1d29a175fb42f61aa016295de3183">&#9670;&#160;</a></span>rd_valid_d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg rd_valid_d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High if rd is valid (not load nor csr instruction) </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00123">123</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a1ea7a382ba62ed326b9f6b02e5cf68b7" name="a1ea7a382ba62ed326b9f6b02e5cf68b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea7a382ba62ed326b9f6b02e5cf68b7">&#9670;&#160;</a></span>stall_bit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire stall_bit = <a class="el" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a> || <a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00126">126</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a510f03a09dbac4d3adc1068c9682f3f0" name="a510f03a09dbac4d3adc1068c9682f3f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a510f03a09dbac4d3adc1068c9682f3f0">&#9670;&#160;</a></span>sum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [31:0] sum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00125">125</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="a36ee5990a006e5eec269dd15ffc7740d" name="a36ee5990a006e5eec269dd15ffc7740d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36ee5990a006e5eec269dd15ffc7740d">&#9670;&#160;</a></span>wr_rd_d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg wr_rd_d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write rd to basereg if enabled. </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00122">122</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
<a id="ae974605499e195baf4a964bc02f7f5b5" name="ae974605499e195baf4a964bc02f7f5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae974605499e195baf4a964bc02f7f5b5">&#9670;&#160;</a></span>y_d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] y_d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ALU output. </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__alu_8c_source.html#l00120">120</a> of file <a class="el" href="as__rv32i__alu_8c_source.html">as_rv32i_alu.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_35191fc563656ec8e3f935b60461952d.html">RISC-V-main</a></li><li class="navelem"><a class="el" href="dir_275d7bbcd657260ed72fb35e0e3948dd.html">Docs</a></li><li class="navelem"><a class="el" href="dir_569154f18a69f4f69df5baf3de4c8d50.html">RTL</a></li><li class="navelem"><a class="el" href="as__rv32i__alu_8c.html">as_rv32i_alu.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
