# synchronous-fifo-verilog
8-bit Synchronous FIFO design in Verilog with full/empty flag logic and EPWave simulation.
