/*
 * Generated by Bluespec Compiler, version 2025.01.1-9-g76db531e (build 76db531e)
 * 
 * On Mon Oct 27 08:19:01 UTC 2025
 * 
 */

/* Generation options: */
#ifndef __mkBF16_SIMD_h__
#define __mkBF16_SIMD_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkBF16_SIMD module */
class MOD_mkBF16_SIMD : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_active;
  MOD_Reg<tUInt8> INST_complete_count;
  MOD_Reg<tUInt8> INST_issue_index;
  MOD_Reg<tUInt64> INST_pipeline_stage;
  MOD_Reg<tUWide> INST_reg_a;
  MOD_Reg<tUWide> INST_reg_b;
  MOD_Reg<tUWide> INST_reg_c;
  MOD_Reg<tUWide> INST_reg_d;
  MOD_Reg<tUInt32> INST_result_regs_0;
  MOD_Reg<tUInt32> INST_result_regs_1;
  MOD_Reg<tUInt32> INST_result_regs_10;
  MOD_Reg<tUInt32> INST_result_regs_11;
  MOD_Reg<tUInt32> INST_result_regs_12;
  MOD_Reg<tUInt32> INST_result_regs_13;
  MOD_Reg<tUInt32> INST_result_regs_14;
  MOD_Reg<tUInt32> INST_result_regs_15;
  MOD_Reg<tUInt32> INST_result_regs_16;
  MOD_Reg<tUInt32> INST_result_regs_17;
  MOD_Reg<tUInt32> INST_result_regs_18;
  MOD_Reg<tUInt32> INST_result_regs_19;
  MOD_Reg<tUInt32> INST_result_regs_2;
  MOD_Reg<tUInt32> INST_result_regs_20;
  MOD_Reg<tUInt32> INST_result_regs_21;
  MOD_Reg<tUInt32> INST_result_regs_22;
  MOD_Reg<tUInt32> INST_result_regs_23;
  MOD_Reg<tUInt32> INST_result_regs_24;
  MOD_Reg<tUInt32> INST_result_regs_25;
  MOD_Reg<tUInt32> INST_result_regs_26;
  MOD_Reg<tUInt32> INST_result_regs_27;
  MOD_Reg<tUInt32> INST_result_regs_28;
  MOD_Reg<tUInt32> INST_result_regs_29;
  MOD_Reg<tUInt32> INST_result_regs_3;
  MOD_Reg<tUInt32> INST_result_regs_30;
  MOD_Reg<tUInt32> INST_result_regs_31;
  MOD_Reg<tUInt32> INST_result_regs_32;
  MOD_Reg<tUInt32> INST_result_regs_33;
  MOD_Reg<tUInt32> INST_result_regs_34;
  MOD_Reg<tUInt32> INST_result_regs_35;
  MOD_Reg<tUInt32> INST_result_regs_36;
  MOD_Reg<tUInt32> INST_result_regs_37;
  MOD_Reg<tUInt32> INST_result_regs_38;
  MOD_Reg<tUInt32> INST_result_regs_39;
  MOD_Reg<tUInt32> INST_result_regs_4;
  MOD_Reg<tUInt32> INST_result_regs_40;
  MOD_Reg<tUInt32> INST_result_regs_41;
  MOD_Reg<tUInt32> INST_result_regs_42;
  MOD_Reg<tUInt32> INST_result_regs_43;
  MOD_Reg<tUInt32> INST_result_regs_44;
  MOD_Reg<tUInt32> INST_result_regs_45;
  MOD_Reg<tUInt32> INST_result_regs_46;
  MOD_Reg<tUInt32> INST_result_regs_47;
  MOD_Reg<tUInt32> INST_result_regs_48;
  MOD_Reg<tUInt32> INST_result_regs_49;
  MOD_Reg<tUInt32> INST_result_regs_5;
  MOD_Reg<tUInt32> INST_result_regs_50;
  MOD_Reg<tUInt32> INST_result_regs_51;
  MOD_Reg<tUInt32> INST_result_regs_52;
  MOD_Reg<tUInt32> INST_result_regs_53;
  MOD_Reg<tUInt32> INST_result_regs_54;
  MOD_Reg<tUInt32> INST_result_regs_55;
  MOD_Reg<tUInt32> INST_result_regs_56;
  MOD_Reg<tUInt32> INST_result_regs_57;
  MOD_Reg<tUInt32> INST_result_regs_58;
  MOD_Reg<tUInt32> INST_result_regs_59;
  MOD_Reg<tUInt32> INST_result_regs_6;
  MOD_Reg<tUInt32> INST_result_regs_60;
  MOD_Reg<tUInt32> INST_result_regs_61;
  MOD_Reg<tUInt32> INST_result_regs_62;
  MOD_Reg<tUInt32> INST_result_regs_63;
  MOD_Reg<tUInt32> INST_result_regs_7;
  MOD_Reg<tUInt32> INST_result_regs_8;
  MOD_Reg<tUInt32> INST_result_regs_9;
 
 /* Constructor */
 public:
  MOD_mkBF16_SIMD(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_start_computation_a;
  tUWide PORT_start_computation_b;
  tUWide PORT_start_computation_c;
  tUWide PORT_start_computation_d;
  tUWide PORT_get_result;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_NOT_active_048_AND_complete_count_89_EQ_64_144___d1145;
  tUInt8 DEF_NOT_active___d1048;
  tUInt8 DEF_active__h3871;
  tUInt8 DEF_x__h11560;
 
 /* Local definitions */
 private:
  tUWide DEF_reg_d__h25554;
  tUWide DEF_reg_c__h22115;
  tUWide DEF_reg_b__h18455;
  tUWide DEF_reg_a__h15016;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1141;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1138;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1135;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1132;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1129;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1126;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1123;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1120;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1117;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1114;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1111;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1108;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1105;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1102;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1099;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1096;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1093;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1090;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1087;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1084;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1081;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1078;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1075;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1072;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1069;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1066;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1063;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1060;
  tUWide DEF_result_regs_63_049_CONCAT_result_regs_62_050_0_ETC___d1057;
 
 /* Rules */
 public:
  void RL_pipeline_process();
 
 /* Methods */
 public:
  void METH_start_computation(tUWide ARG_start_computation_a,
			      tUWide ARG_start_computation_b,
			      tUWide ARG_start_computation_c,
			      tUWide ARG_start_computation_d);
  tUInt8 METH_RDY_start_computation();
  tUWide METH_get_result();
  tUInt8 METH_RDY_get_result();
  tUInt8 METH_computation_done();
  tUInt8 METH_RDY_computation_done();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBF16_SIMD &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkBF16_SIMD &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkBF16_SIMD &backing);
};

#endif /* ifndef __mkBF16_SIMD_h__ */
