digraph "CFG for '_Z45cunn_ClassNLLCriterion_updateGradInput_kernelPfS_S_S_iiii' function" {
	label="CFG for '_Z45cunn_ClassNLLCriterion_updateGradInput_kernelPfS_S_S_iiii' function";

	Node0x4f80600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%8:\l  %9 = load float, float addrspace(1)* %3, align 4, !tbaa !4,\l... !amdgpu.noclobber !8\l  %10 = fcmp contract ugt float %9, 0.000000e+00\l  br i1 %10, label %11, label %45\l|{<s0>T|<s1>F}}"];
	Node0x4f80600:s0 -> Node0x4f81e40;
	Node0x4f80600:s1 -> Node0x4f81ed0;
	Node0x4f81e40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%11:\l11:                                               \l  %12 = icmp eq i32 %4, 0\l  %13 = fdiv contract float 1.000000e+00, %9\l  %14 = select contract i1 %12, float 1.000000e+00, float %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !9\l  %16 = icmp slt i32 %15, %5\l  br i1 %16, label %17, label %45\l|{<s0>T|<s1>F}}"];
	Node0x4f81e40:s0 -> Node0x4f80690;
	Node0x4f81e40:s1 -> Node0x4f81ed0;
	Node0x4f80690 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%17:\l17:                                               \l  %18 = icmp eq float addrspace(1)* %2, addrspacecast (float* null to float\l... addrspace(1)*)\l  br label %19\l}"];
	Node0x4f80690 -> Node0x4f834a0;
	Node0x4f834a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  %20 = phi i32 [ %15, %17 ], [ %43, %42 ]\l  %21 = zext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !4\l  %24 = fptosi float %23 to i32\l  %25 = add nsw i32 %24, -1\l  %26 = icmp slt i32 %24, 1\l  %27 = icmp sgt i32 %24, %7\l  %28 = select i1 %26, i1 true, i1 %27\l  br i1 %28, label %42, label %29\l|{<s0>T|<s1>F}}"];
	Node0x4f834a0:s0 -> Node0x4f835a0;
	Node0x4f834a0:s1 -> Node0x4f841d0;
	Node0x4f841d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%29:\l29:                                               \l  br i1 %18, label %34, label %30\l|{<s0>T|<s1>F}}"];
	Node0x4f841d0:s0 -> Node0x4f84310;
	Node0x4f841d0:s1 -> Node0x4f84360;
	Node0x4f84360 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{%30:\l30:                                               \l  %31 = zext i32 %25 to i64\l  %32 = getelementptr inbounds float, float addrspace(1)* %2, i64 %31\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !4\l  br label %34\l}"];
	Node0x4f84360 -> Node0x4f84310;
	Node0x4f84310 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%34:\l34:                                               \l  %35 = phi contract float [ %33, %30 ], [ 1.000000e+00, %29 ]\l  %36 = fneg contract float %35\l  %37 = fmul contract float %14, %36\l  %38 = mul nsw i32 %20, %6\l  %39 = add nsw i32 %25, %38\l  %40 = sext i32 %39 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %0, i64 %40\l  store float %37, float addrspace(1)* %41, align 4, !tbaa !4\l  br label %42\l}"];
	Node0x4f84310 -> Node0x4f835a0;
	Node0x4f835a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%42:\l42:                                               \l  %43 = add nuw nsw i32 %20, 32\l  %44 = icmp slt i32 %43, %5\l  br i1 %44, label %19, label %45, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x4f835a0:s0 -> Node0x4f834a0;
	Node0x4f835a0:s1 -> Node0x4f81ed0;
	Node0x4f81ed0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%45:\l45:                                               \l  ret void\l}"];
}
