// Seed: 3405342061
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_10 = 1;
  assign module_1.id_24 = 0;
  assign id_11 = id_18;
  assign id_3 = id_16;
  wire id_19;
  final id_4 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    output tri0 id_5,
    output wor id_6,
    input uwire id_7,
    output wand id_8,
    output uwire id_9,
    input wire id_10,
    output wand id_11,
    input tri0 id_12,
    input wand id_13,
    input tri1 id_14,
    input tri id_15,
    output tri1 id_16,
    input uwire id_17,
    input wire id_18,
    input uwire id_19,
    input supply1 id_20,
    output tri1 id_21,
    input supply1 id_22,
    output tri1 id_23,
    input wire id_24,
    input wire id_25,
    output tri id_26
);
  localparam id_28 = 1;
  parameter id_29 = 1;
  id_30 :
  assert property (@(posedge id_13) id_14) id_21 = -1;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_29,
      id_29,
      id_28,
      id_29,
      id_28,
      id_29,
      id_29,
      id_29,
      id_29,
      id_28,
      id_29,
      id_28,
      id_28,
      id_29,
      id_28,
      id_28
  );
endmodule
