set clock_constraint { \
    name clk \
    module subsamble \
    port ap_clk \
    period 13.5 \
    uncertainty 1.6875 \
}

set all_path {}

set false_path {}

