$date
	Fri Jul 14 16:52:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_reg $end
$var wire 8 ! dout [7:0] $end
$var reg 8 " din [7:0] $end
$var reg 8 # dout_last [7:0] $end
$var reg 32 $ i [31:0] $end
$var reg 1 % phi0 $end
$var reg 1 & reset_n $end
$var reg 32 ' seed [31:0] $end
$var reg 1 ( we $end
$scope module reg0 $end
$var wire 1 % clk $end
$var wire 8 ) din [7:0] $end
$var wire 1 & reset_n $end
$var wire 1 * valid $end
$var wire 1 ( we $end
$var parameter 32 + REG_WIDTH $end
$var reg 8 , dout [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 +
$end
#0
$dumpvars
bx ,
z*
b10100 )
1(
b11101101101001101111010100110101 '
x&
0%
b0 $
bx #
b10100 "
bx !
$end
#5
b10100 !
b10100 ,
1%
#11
0%
#12
b10100 #
b1111100 "
b1111100 )
b11010111111001100000101001011 '
b1 $
#17
b1111100 !
b1111100 ,
1%
#23
0%
#24
b1111100 #
0(
b1100111 "
b1100111 )
b1111001010111001001010011010001 '
b10 $
#29
1%
#35
0%
#36
b11101111 "
b11101111 )
b100000010001010011100101000111 '
b11 $
#41
1%
#47
0%
#48
1(
b101001 "
b101001 )
b10000111111001011111010000101101 '
b100 $
#53
b101001 !
b101001 ,
1%
#59
0%
#60
b101001 #
b11101001 "
b11101001 )
b10011101110110011110011100000011 '
b101 $
#65
b11101001 !
b11101001 ,
1%
#71
0%
#72
b11101001 #
0(
b10111110 "
b10111110 )
b1110101011010100110111101001001 '
b110 $
#77
1%
#83
0%
#84
b10111010 "
b10111010 )
b11010011100001000011001111111 '
b111 $
#89
1%
#95
0%
#96
1(
b11010010 "
b11010010 )
b111001101011010010001000100101 '
b1000 $
#101
b11010010 !
b11010010 ,
1%
#107
0%
#108
b11010010 #
0(
b111001 "
b111001 )
b11010011001100001001001110111011 '
b1001 $
#113
1%
#119
0%
#120
b1010010 "
b1010010 )
b1110011001010001110100011000001 '
b1010 $
#125
1%
#131
0%
#132
b1101000 "
b1101000 )
b1101011001011110100101010110111 '
b1011 $
#137
1%
#143
0%
#144
1(
b1100 "
b1100 )
b10101001111011000101111100011101 '
b1100 $
#149
b1100 !
b1100 ,
1%
#155
0%
#156
b1100 #
b11100100 "
b11100100 )
b1000101010111010011101110011 '
b1101 $
#161
b11100100 !
b11100100 ,
1%
#167
0%
#168
b11100100 #
0(
b10100000 "
b10100000 )
b10100110001101011110000100111001 '
b1110 $
#173
1%
#179
0%
#180
b1101101 "
b1101101 )
b11100000010100110010111101111 '
b1111 $
#185
1%
#191
0%
#192
1(
b11000010 "
b11000010 )
b1110110110011111000101100010101 '
b10000 $
#197
b11000010 !
b11000010 ,
1%
#203
0%
#204
b11000010 #
b1110010 "
b1110010 )
b11001100100100100000001000101011 '
b10001 $
#209
b1110010 !
b1110010 ,
1%
#215
0%
#216
b1110010 #
0(
b1111010 "
b1111010 )
b10000011001010110011100010110001 '
b10010 $
#221
1%
#227
0%
#228
1(
b11101000 "
b11101000 )
b11000110111001101011100000100111 '
b10011 $
#233
b11101000 !
b11101000 ,
1%
#239
0%
#240
b11101000 #
0(
b1101100 "
b1101100 )
b11000101001111101000011000001101 '
b10100 $
#245
1%
#251
0%
#252
b1001011 "
b1001011 )
b11101001010001101000001111100011 '
b10101 $
#257
1%
#263
0%
#264
b11001100 "
b11001100 )
b111000111101100111100101001 '
b10110 $
#269
1%
#275
0%
#276
1(
b100110 "
b100110 )
b1001100001010010000101011111 '
b10111 $
#281
b100110 !
b100110 ,
1%
#287
0%
#288
b100110 #
0(
b111 "
b111 )
b11000000010111010011000000000101 '
b11000 $
#293
1%
#299
0%
#300
1(
b11101100 "
b11101100 )
b11010000110010000000110010011011 '
b11001 $
#305
b11101100 !
b11101100 ,
1%
#311
0%
#312
b11101100 #
0(
b11001010 "
b11001010 )
b11101111001000101000010010100001 '
b11010 $
#317
1%
#323
0%
#324
b10001000 "
b10001000 )
b1101001000000101000000110010111 '
b11011 $
#329
1%
#335
0%
#336
b1110010 "
b1110010 )
b1001000010110110100011111101 '
b11100 $
#341
1%
#347
0%
#348
b1110110 "
b1110110 )
b1111000001100010111110001010011 '
b11101 $
#353
1%
#359
0%
#360
b11110 $
