Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Aug 31 13:40:10 2025
| Host         : hacc-gpu1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -max_paths 10 -file ./report/bfs_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 3.160ns (48.227%)  route 3.392ns (51.773%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y163        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/Q
                         net (fo=18, routed)          0.850     1.591    bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg_n_0_[3]
    SLICE_X20Y165        LUT5 (Prop_lut5_I3_O)        0.129     1.720 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, routed)           0.629     2.349    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I2_O)        0.134     2.483 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, routed)           0.479     2.962    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.043     3.005 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8/O
                         net (fo=3, routed)           0.366     3.372    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8_n_0
    SLICE_X18Y166        LUT6 (Prop_lut6_I2_O)        0.043     3.415 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_1/O
                         net (fo=2, routed)           0.421     3.836    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/din0[6]
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      2.607     6.443 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/dout__0/P[9]
                         net (fo=2, routed)           0.647     7.089    bd_0_i/hls_inst/inst/mul_ln48_fu_712_p2[9]
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X16Y166        FDRE (Setup_fdre_C_D)       -0.019    10.456    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         10.456    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 3.160ns (49.029%)  route 3.285ns (50.971%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y163        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/Q
                         net (fo=18, routed)          0.850     1.591    bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg_n_0_[3]
    SLICE_X20Y165        LUT5 (Prop_lut5_I3_O)        0.129     1.720 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, routed)           0.629     2.349    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I2_O)        0.134     2.483 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, routed)           0.479     2.962    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.043     3.005 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8/O
                         net (fo=3, routed)           0.366     3.372    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8_n_0
    SLICE_X18Y166        LUT6 (Prop_lut6_I2_O)        0.043     3.415 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_1/O
                         net (fo=2, routed)           0.421     3.836    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/din0[6]
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      2.607     6.443 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/dout__0/P[9]
                         net (fo=2, routed)           0.540     6.982    bd_0_i/hls_inst/inst/mul_ln48_fu_712_p2[9]
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X16Y166        FDRE (Setup_fdre_C_D)       -0.010    10.465    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 1.157ns (28.696%)  route 2.875ns (71.304%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.404 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.404    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1_n_0
    SLICE_X2Y180         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     4.569 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.569    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[62]
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y180         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.104ns (27.746%)  route 2.875ns (72.254%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.404 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.404    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1_n_0
    SLICE_X2Y180         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.516 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.516    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[63]
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y180         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.103ns (27.728%)  route 2.875ns (72.272%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     4.515 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.515    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[58]
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[58]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y179         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[58]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.100ns (27.673%)  route 2.875ns (72.327%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.404 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.404    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1_n_0
    SLICE_X2Y180         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.512 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.512    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[61]
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[61]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y180         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[61]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.089ns (27.472%)  route 2.875ns (72.528%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     4.501 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.501    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[60]
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y179         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.050ns (26.752%)  route 2.875ns (73.248%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.462 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.462    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[59]
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[59]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y179         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[59]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.049ns (26.733%)  route 2.875ns (73.267%))
  Logic Levels:           7  (CARRY4=5 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     4.461 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.461    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[54]
    SLICE_X2Y178         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y178         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[54]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y178         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[54]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.046ns (26.677%)  route 2.875ns (73.323%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.458 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[57]
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[57]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y179         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[57]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  6.093    




