<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-Laboratoare/1 Verilog Combinațional/Limbaj Verilog/Teorie/README">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.1.0">
<title data-rh="true">Verilog | Computer Architecture</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="http://localhost//computer-architecture/Laboratoare/1 Verilog Combinațional/Limbaj Verilog/Teorie/"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="Verilog | Computer Architecture"><meta data-rh="true" name="description" content="În cadrul laboratorului de Arhitectura Calculatoarelor vom studia un limbaj de descriere a hardware-ului (eng. Hardware Description Language - **HDL**) numit Verilog. Îl vom folosi pe tot parcursul laboratorului pentru a implementa noțiuni legate de arhitectura calculatoarelor."><meta data-rh="true" property="og:description" content="În cadrul laboratorului de Arhitectura Calculatoarelor vom studia un limbaj de descriere a hardware-ului (eng. Hardware Description Language - **HDL**) numit Verilog. Îl vom folosi pe tot parcursul laboratorului pentru a implementa noțiuni legate de arhitectura calculatoarelor."><link data-rh="true" rel="canonical" href="http://localhost//computer-architecture/Laboratoare/1 Verilog Combinațional/Limbaj Verilog/Teorie/"><link data-rh="true" rel="alternate" href="http://localhost//computer-architecture/Laboratoare/1 Verilog Combinațional/Limbaj Verilog/Teorie/" hreflang="en"><link data-rh="true" rel="alternate" href="http://localhost//computer-architecture/Laboratoare/1 Verilog Combinațional/Limbaj Verilog/Teorie/" hreflang="x-default"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.13.24/dist/katex.min.css" integrity="sha384-odtC+0UGzzFL/6PNoE8rX/SPcQDXBJ+uRepguP4QkPCm2LBxH3FA3y+fKSiJ+AmM" crossorigin="anonymous"><link rel="stylesheet" href="/computer-architecture/assets/css/styles.48876178.css">
<link rel="preload" href="/computer-architecture/assets/js/runtime~main.604d4f2b.js" as="script">
<link rel="preload" href="/computer-architecture/assets/js/main.874f4657.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div role="region" aria-label="theme.common.skipToMainContent"><a href="#" class="skipToContent_fXgn">Skip to main content</a></div><nav class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Navigation bar toggle" class="navbar__toggle clean-btn" type="button" tabindex="0"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/computer-architecture/"><div class="navbar__logo"><img src="/computer-architecture/img/logo.svg" alt="Logo" class="themedImage_ToTc themedImage--light_HNdA"><img src="/computer-architecture/img/logo.svg" alt="Logo" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">Computer Architecture</b></a><a class="navbar__item navbar__link" href="/computer-architecture/Tutoriale">Tutoriale</a><a class="navbar__item navbar__link" href="/computer-architecture/Laboratoare AB">Laboratoare AB</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/computer-architecture/Laboratoare">Laboratoare</a><a class="navbar__item navbar__link" href="/computer-architecture/Practică Verilog AA AC">Practică Verilog AA AC</a><a class="navbar__item navbar__link" href="/computer-architecture/Evaluare">Evaluare</a></div><div class="navbar__items navbar__items--right"><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebar_njMd"><nav class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/computer-architecture/">Introduction</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/computer-architecture/rules">Regulament</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/computer-architecture/grading">Notare</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/computer-architecture/team">Echipa</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/computer-architecture/Tutoriale/">Tutoriale</a><button aria-label="Toggle the collapsible sidebar category &#x27;Tutoriale&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/computer-architecture/Laboratoare AB/">Laboratoare AB</a><button aria-label="Toggle the collapsible sidebar category &#x27;Laboratoare AB&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" href="/computer-architecture/Laboratoare/">Laboratoare</a><button aria-label="Toggle the collapsible sidebar category &#x27;Laboratoare&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/0 Recapitulare/">0 Recapitulare</a><button aria-label="Toggle the collapsible sidebar category &#x27;0 Recapitulare&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" tabindex="0" href="/computer-architecture/Laboratoare/1 Verilog Combinațional/">1 Verilog Combinațional</a><button aria-label="Toggle the collapsible sidebar category &#x27;1 Verilog Combinațional&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" tabindex="0" href="/computer-architecture/Laboratoare/1 Verilog Combinațional/Limbaj Verilog/">Limbaj Verilog</a><button aria-label="Toggle the collapsible sidebar category &#x27;Limbaj Verilog&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/computer-architecture/Laboratoare/1 Verilog Combinațional/Limbaj Verilog/Teorie/">Teorie</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/1 Verilog Combinațional/Descriere structurala/">Descriere structurala</a><button aria-label="Toggle the collapsible sidebar category &#x27;Descriere structurala&#x27;" type="button" class="clean-btn menu__caret"></button></div></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/2 Verilog Combinațional/">2 Verilog Combinațional</a><button aria-label="Toggle the collapsible sidebar category &#x27;2 Verilog Combinațional&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/3 Verilog Combinațional/">3 Verilog Combinațional</a><button aria-label="Toggle the collapsible sidebar category &#x27;3 Verilog Combinațional&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/4 Verilog Secvențial/">4 Verilog Secvențial</a><button aria-label="Toggle the collapsible sidebar category &#x27;4 Verilog Secvențial&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/5 Verilog Secvențial/">5 Verilog Secvențial</a><button aria-label="Toggle the collapsible sidebar category &#x27;5 Verilog Secvențial&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/6 Verilog Secvențial/">6 Verilog Secvențial</a><button aria-label="Toggle the collapsible sidebar category &#x27;6 Verilog Secvențial&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/7 Verilog Simulare și Sinteză/">7 Verilog Simulare și Sinteză</a><button aria-label="Toggle the collapsible sidebar category &#x27;7 Verilog Simulare și Sinteză&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/8 Verilog Design și Verificare/">8 Verilog Design și Verificare</a><button aria-label="Toggle the collapsible sidebar category &#x27;8 Verilog Design și Verificare&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/9 Calculator Didactic/">9 Calculator Didactic</a><button aria-label="Toggle the collapsible sidebar category &#x27;9 Calculator Didactic&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/10 Calculator Didactic/">10 Calculator Didactic</a><button aria-label="Toggle the collapsible sidebar category &#x27;10 Calculator Didactic&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" tabindex="0" href="/computer-architecture/Laboratoare/11 Calculator Didactic/">11 Calculator Didactic</a><button aria-label="Toggle the collapsible sidebar category &#x27;11 Calculator Didactic&#x27;" type="button" class="clean-btn menu__caret"></button></div></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/computer-architecture/Practică Verilog AA AC/">Practică Verilog AA AC</a><button aria-label="Toggle the collapsible sidebar category &#x27;Practică Verilog AA AC&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/computer-architecture/Evaluare/">Evaluare</a><button aria-label="Toggle the collapsible sidebar category &#x27;Evaluare&#x27;" type="button" class="clean-btn menu__caret"></button></div></li></ul></nav><button type="button" title="Collapse sidebar" aria-label="Collapse sidebar" class="button button--secondary button--outline collapseSidebarButton_PEFL"><svg width="20" height="20" aria-hidden="true" class="collapseSidebarButtonIcon_kv0_"><g fill="#7a7a7a"><path d="M9.992 10.023c0 .2-.062.399-.172.547l-4.996 7.492a.982.982 0 01-.828.454H1c-.55 0-1-.453-1-1 0-.2.059-.403.168-.551l4.629-6.942L.168 3.078A.939.939 0 010 2.528c0-.548.45-.997 1-.997h2.996c.352 0 .649.18.828.45L9.82 9.472c.11.148.172.347.172.55zm0 0"></path><path d="M19.98 10.023c0 .2-.058.399-.168.547l-4.996 7.492a.987.987 0 01-.828.454h-3c-.547 0-.996-.453-.996-1 0-.2.059-.403.168-.551l4.625-6.942-4.625-6.945a.939.939 0 01-.168-.55 1 1 0 01.996-.997h3c.348 0 .649.18.828.45l4.996 7.492c.11.148.168.347.168.55zm0 0"></path></g></svg></button></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/computer-architecture/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_OVgt"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/computer-architecture/Laboratoare/"><span itemprop="name">Laboratoare</span></a><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/computer-architecture/Laboratoare/1 Verilog Combinațional/"><span itemprop="name">1 Verilog Combinațional</span></a><meta itemprop="position" content="2"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/computer-architecture/Laboratoare/1 Verilog Combinațional/Limbaj Verilog/"><span itemprop="name">Limbaj Verilog</span></a><meta itemprop="position" content="3"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">Teorie</span><meta itemprop="position" content="4"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><h1>Verilog</h1><p>În cadrul laboratorului de Arhitectura Calculatoarelor vom studia un limbaj de descriere a hardware-ului (<em>eng. Hardware Description Language - <strong>HDL</strong></em>) numit <strong>Verilog</strong>. Îl vom folosi pe tot parcursul laboratorului pentru a implementa noțiuni legate de arhitectura calculatoarelor.
Limbajele de descriere a hardware-ului sunt folosite în industrie pentru proiectarea și implementarea circuitelor digitale. Cele mai folosite limbaje de descriere a hardware-ului sunt <strong>Verilog</strong> și <strong>VHDL</strong>. </p><p>Deși din punct de vedere sintactic se aseamănă foarte mult cu un limbaj de programare de uz general (C/C++/Java), trebuie ținut cont că instrucțiunile nu se execută secvențial, ca pe un procesor. Ținta unui cod scris în Verilog este implementarea sa pe un <strong>FPGA</strong> sau dezvoltarea unui <strong>ASIC</strong> (Application Specific Integrated Circuit).</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="de-ce-verilog">De ce Verilog?<a class="hash-link" href="#de-ce-verilog" title="Direct link to heading">​</a></h2><p>Un limbaj de descriere hardware conține o serie de abstractizări sau moduri de a genera, prin intermediul codului, porți logice. În comparație cu a proiecta “de mână” circuitele integrate, tocmai aceste abstractizări sunt cele care au permis electronicii digitale să se dezvolte în ritm rapid, odată cu progresul tehnologiei de fabricație. Cu ajutorul lor putem descrie relativ ușor structuri complexe, divizându-le în componentele lor comune și de bază.   </p><p>Însă apare întrebarea naturală: Ce aș putea face cu un FPGA și nu aș putea face cu un procesor? Pe scurt, există trei răspunsuri: </p><ul><li>Un FPGA poate fi reconfigurat într-un timp foarte scurt. Asta înseamnă că, dacă am greșit ceva în design-ul nostru, dacă dorim să-l modificăm sau să-l extindem, timpul și costul acestei acțiuni sunt foarte mici; </li><li>Un FPGA, prin construcția lui, oferă un grad extrem de ridicat de paralelism, lucru pe care codul scris pentru un procesor (deci cod secvențial) îl oferă într-o măsură mai redusă și mai greu de controlat;</li><li>Un FPGA este de preferat oricând se dorește interfațarea unui dispozitiv (un senzor, un dispozitiv de afișare, etc.) care are nevoie de timpi foarte stricți în protocolul de comunicatie (exemplu: așteaptă 15 nanosecunde înainte să schimbi linia de ceas, apoi activează linia de enable pentru 25 de nanosecunde, apoi pune datele pe linia de date și ține-le cel puțin 50 de nanosecunde, etc). Pe un procesor acest lucru este iarăși dificil de controlat, fiindcă majoritatea instrucțiunilor se execută într-un număr diferit de cicli de ceas.</li></ul><p>Întrucât au fost puse în discuție atât proiectarea prin porți logice a unui circuit cât și descrierea lui la un nivel mai abstract, putem clasifica alternative de descriere a unui circuit:</p><ul><li><strong>descrierea structurală</strong> - mai puțin folosită, ea reprezintă o implementare asemănătoare cu o schemă logică a unui circuit, folosind primitive și module pentru implementarea funcționalității</li><li><strong>descrierea comportamentală</strong> - divizată în descriere la nivel de flux de date și descriere la nivel procedural, folosește construcții de nivel înalt, întâlnite și în alte limbaje de programare.</li></ul><h2 class="anchor anchorWithStickyNavbar_LWe7" id="ce-tipuri-de-circuite-putem-construi">Ce tipuri de circuite putem construi?<a class="hash-link" href="#ce-tipuri-de-circuite-putem-construi" title="Direct link to heading">​</a></h2><p><strong>Circuitele logice combinaționale</strong> aplică funcții logice pe intrări pentru a obține ieșirile. Valorile de ieșire depind astfel doar de valorile curente de intrare, iar când starea unei intrări se schimbă, se reflectă imediat asupra ieșirii.</p><div align="center"><p><img loading="lazy" alt="Diagrama bloc pentru un circuit combinațional cu n intrări și m ieșiri" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAYoAAABoCAYAAADvhbctAAAEFHpUWHRteEdyYXBoTW9kZWwAAO1a33PaOBD+a/wYxpKMbR4LSdrO3E0yzc3cs2IrRnPGyggRkvvru8Ir8K/SBEQbpjEMoJW0kr5vtd4VDths8fxZ88f53yoXZUDD/DlglwGlcZrApxW81IIonNSCQsu8FpGd4E7+L1AYonQlc7FsNTRKlUY+toWZqiqRmZbsQZXtIR554dTvBHcZL/vSf2Vu5rWUTcY7+Rchi7kbhmDFPc/+K7RaVThcQNnD5qqrF9yp2iyKXQFeWinQYn8tnmeitJg5POqVX/+gdjtHLSqcx/4OUGU7PPFyhcucSZ2tpAFhQGOY6zMP2DRTi3tZ8WCWBpOpVBUHHbbf0rw4eNZzacTdI89seQ10Q7cHVZk7bBJi+ZovZGn5/iLKJ2FkZvVvGtb0khjKhea5hCXMVKn0Rj+7iu2rvz5c8pPQRqBdbUS43s9CLYTRL9DE1YZoPWh0SNN6xymZYIt5k0/XjaNtFVvNO3zhB0I8DDfrwd3DUeRgdVisVAVfU1Hln7RW651kabg2TqZAnZNdSzv25YAdoMiq34tSEwe35EEctCi5kU/t3TEEDo5xqyTMZUsD67AQjRISxlFK6jey4vQt1UpnAlU07bmjtUfufrUAWSFMT+2Gxi0mr2IWFX8w22PWF5Wn4w69ygd3Pe5ST9x19fjjzoUCH+T1yGOeyOvq8Uieu3nvIQ/u6gDTdAmRhayKfxTEFZcX43bMkHoIC+hkNGleGJq6yLRVmaboMhrMOvCbxGLwdVTIAPFQF6OvsJJtaHYQYASAmPJSFhUUdD3hqcUKwrHyL34vylu1lAYiPahfyDy3yrcNPmFHrDge+4t0NKbxmNCUTgglNKTigkRt799hACOpBgEO7DYBo7BxEST1KD7Q2A53OE3nMuSE0OHYgBl6nY/7oS5s/gFlbtO81R+x+G16PfonTEeP5vqseWQn4vFnev3x6FzDn82jpxSrS+MvS7G295U/msW0s2vQRR3L4k/UemSxf+R0WMCe8+VcWKUEC7fcGKFtYAIghxg+vGdqO8wmB27I7jY/3Qb0dXx1/tSxTo50KHddPSckD1Ft5hFQPiCPeEd5Ax2lESVJOIlYGMGL9PIG1k7rEpdOtRKHwSShaTZtJWm4x15em0cMnBh+hf111nywEaExS9OQJSyCy9KBPsPZdwfJ16Vx7pDnKLwH8ujqHEGORuMoiRI2DiFijuIBkNO2QTPcEb8C5H5yfOP3sCID4AT8JfQ7rTzuHBX5P6gIxx5OKmg/e705zuO/Q/DR4Ia9/SD4v8PZu8PBJhVn7+yTNpTOZIc9/fCN9zReiPUTxZvF6yBmPq0dYlup4bmDuvVaLBvjfcMlb0b0w8bgPy4DcL8BWijunkWog87dgxzs6jvEf/H1AAAL5klEQVR4nO2dS3La3BZGd5XHghspSIsRpJl2qsDuMhG4dprMInYU95nCtW/ZngADyDuxk9h5J/s2JCEdISGJh9jkrFX11f8jCemgE+1lPeCIAgAALEC23QCYR0QI8TJgE3rGIBww4CP8u7cLPWMQDhjwEf7d24WeMYiI6N+/fwnxKojCLvSMQRAF8TGIwi70jEEQBfExiMIu1XtmOtauDHRSdTosDaIgPgZRrJ/puOs8VTYoKtQldXw1UUwGUQPqiSIIAt3f31cR0VarpUEQ1Hj3v4+I6J8/fwjxKojCZdU6OR13Vbpjnc6mTHQgot3x1F2wQh1fWhSTgahIV8eTemcUQRDo3t6eY7m9vT1kkQJREB+DKBJWr5MTHVS4AlS1jjd+6Sk2ZDb7+/uVm/KvgyiIj0EUCSvXyckgczYRM9VxN+cS1EYvPVXYwNwGC76R+eDBg61/K9RStn3QEtJ0tn3M7UKePHlSrdBOBioFNyQmgx0QRavVyt0BrVarclP+dUREf//+TYhXEeGMImblOlkoih05o+AeRTmIgvgYRJHQ1D2K0ukRW3k8lqeeFoMoiI9BFC5reerJqc0FTz2FC9sTBSwGURAfgyg2wOzR1zCb/x4FNIaI6K9fvwjxKojCLvSMQRAF8TGIwi70jEEQBfExiMIu9IxBEAXxMYjCLvSMQUREf/78SYhXQRR2oWcMgiiIj0EUdqFnDIIoiI9BFHahZwyCKIiPQRR2oWcMIiL648cPQrwKorALPWMQREF8DKKwCz1jEERBfAyisMvyv/U0HWu3ym+IQG0QBfExiGL9lI6ZXbGOLymKiQ6kq7MfIZyOtZt+XQK/HrsYEdHv378T4lUQhcvmx8yuXseXE0XOoBi5oyblwHgU5SAK4mMQRUIj41HUqOOr/8z4rFHVzigYM7scREF8DKJIaHzM7PBNhXV8DaIIN5w7GEYORWPBMma2m20ftIQ0nW0fc7uQjY2ZXVLHVxTFghGTCmDM7HJERL99+0aIVxHhjCKm2TGzy+v4yk891X3aiXsU5SAK4mMQRUJjY2ZXrOPLiWJJScTw1NNiEAXxMYjCZeNjZteo40uJIvtsbhy+S7EeEEW9nB1m/i0+fKrXzjJneiiih2cbbsv1U30oD/XpdTztWp8+PNQzA/toF4IoNsCCMbPr1HF6xiAiol+/fiVluT7WjojK4ZkzPRRHR4+vt9u+6+OOihzq2bb3044EUdiFnjEIoqiSaz3uzEvCmdc51ustthFR1AuisAs9YxBEUSFnhwvPGq7PzlKSiC89pd7bOdbj+JJVSijZy1iz92TX8fWrzsnq+lg7UZuK10OKgijsQs8YBFGU5/q4U+OMIUcUc5escs5Coktb4fvqiWLWRs4oKgdR2IWeMYiI6P39PVmQFwdhUb+qtPwLPRDRgxfR6xcH4dnIVWqZq6jIX1Vcx/293t9fhaI4eJG7jqvjjooc6AsD+2sXgijsQs8YBFGUZ3VRuAW8vKgjik0HUdiFnjEIoijPVXTpaa2iWLg+RLHpIAq70DMGQRQVknf5qHA+ZxS7EERhF3rGICKid3d3ZGEu9agjKgdB8bzOkV7e3endXRAW+SCaH4SiCNLvCUKxHF0WbS9cR+focm7arA2XR9pJrePyqDO/HVIYRGEXesYgiKJiLo/CL9xlZBEcSKboVxDFnFyS94VymJ8fbgdRrCuIwi70jEEQRZ1EBTz9MwROsb/TaqIIMyv+UXLPIFLzgoNiUaSXd9dD8oIo7LL8r8c6vyFSNKARLAOiID4GUayf0jGzK9bxFX49NlnpdNwtHCQjD349djEiol++fCHEqyAKl42PmV2jjq9nKNSFw6S6MB5FOYiC+BhEkdDYeBQV561FFHXOKBaNBTuZTMhkgiiIlxGRrR97VrKNMbM3d0YRDXwhBQNy524w58OLiD569EgfP35MHj9WEdHPnz8T4lVEZOvHnpUU1cmNjJldoY6v59KTTnRQURaMmV0OoiA+hktPCc2OmT17U2EdX5MocixVAPcoykEUxMcgioSt3KPQ4jq+nCjmrn9VP6NQ5amnMhBFzfzvP9oR0f7zRcs9137pMsvleb+vz+PXz/sqknrdWDb3+ZoKonDZ+JjZNer40mcU7vO51SXhM8PhsNJyIqKfPn0iVXMx0raI9k+b3/bFqK0ifT3d9j74dBqKYgv7YF2pKoqqxxHowjGzVavXcRTeIIhiQ0EUiihgkyAKg+y2KC501E7fgGvr6KL6/ItRW6U90tNRe26Zi/S09kgv4nXGohiF/42XcYumW0gXbSf9eZxtijhSyM7rn37ST6f9eXGc9t119E/n9kd7dOrul/Tni3Laz9zcdJbxRxTQPPSMQXZXFGGxcgrhaT9VgKP5qQIXFtukQM+K72wd0XvypsWvL2JBpAp9VJyTwpkjCmedkcDm2pYu+hWWyYgi3k62HXPbTS8TfZ726MKVRI4YsvsEUcAmoGcMIiJ6e3u7e4mLZMH8WVF1pkeFsn+aWqato4tkmfAvafd9s8J5e6u3qcJ6W7TMbVxIF7RlJrWkXdl1Zt83tx5nH4TbzK4jbzvx56/S9jrL7FIQhV3omQapc49i2wftMnELV/X56WKbV8Djy0QXReu6GGk7I5eiou2IItsWp4Cnk71cVlEUs3sn2fWlBZIvpOJ9mTrDEj9FwT2K5kEUDeKFKDJ/GVeZb1UU7j2I/PaViyJPPPVF4dyfiKb7ekaBKJoHURhkp0Wx7BlFNH2donDXVVcU+ZeN6oui+IwinF5BFAXr8VUU0Dz0jEFERG9ubnYu58O2ivT0pNb8cx22RaV3UrjM+bCt0h7qeWraSU+SaedDbYto78TdnrPMzYn2UsvkrfPmpKcibR2ex+uM/j/b1lT75tp70ku9DrfZHp67+yK9nWid2WWctjvrjBOuu+jz7WIQhV3oGYPsqihmxSsq+jdzRTxb3OJCmxTkVUSRXk9YXNOFs6Yocj5L2La87RSJInlPth3JeiuIIvp86WVOevGlKFdKiAI2AT3TIHXuUWz7oF0+8V/dSdzilZ2fI4WlRNHW4ckw9T2K7NlAXVHcpAQU3xsY6nmBgCQu5Hl//UfvkfRymf2xUBQ565DeSUay/oiCexTNgygaxA9RELJcEIVdEIVBREQ/fvxIdiTPor/+/2ugLbscLj3ZhZ4xCKLYtTzTXu+ZgXbsdhCFXegZgyCK3cqznmjv2fbbsetBFHahZxqkzj2KbR+0hDQd7lHYBVE0SB1RfPjwgRCvgijsgigMgiiIj+HSk13oGYMgCuJjEIVdlh4KFTYHoiA+BlHYBVEYRET0/fv3hHgVRGGX5UQxHWu3O9bxoHjQblgeREF8DKJYL9Nx1/nZl1Vq9PKiENHueBrOmwxUumOdLt8OSIEoiI9BFOtjOu5mavJEB+maXZMVRJG6DFXzslQQBLq/v68ioq1WS4MgqNfqfxxEQXwMonBZvk5OdJBXj506PdVxt6vj8WB2xtEdT8M/+tOvIxoXRRAEure355wS7e3tIYsUIqLv3r0jxKsgioSV6mThFZ6pjrvxJajw/yW+HhVdJXJfJzW9cVHEhsxmf3+/clP+dRAF8TGIImGlOjkZJAV/blZaFF1NThqyryc6kOR146LI+/Aiog8ePCic52O2fdAS0nS2fcztQp48eVJeZAtFkT2jMCyKVquVuwNarVblpvzrIAriY0Q4o4hZrU7WuEexdlGsCe5RlCMi+vbtW0K8CqJIWLVOho/GpmWRferJuChUeeqpDERBfAyicFm5TqaeYBLJfo9iB0QBi0EUxMcgCrvQMwZBFMTHIAq70DMGERF98+YNIV4FUdiFnjEIoiA+BlHYhZ4xCKIgPgZR2IWeMQiiID4GUdiFnjGIiOjr168J8SqIwi70jEEQBfExiMIu9IxBEAXxMYjCLvSMQRAF8TGIwi70jEFERF+9ekWIV0EUdqFnDIIoiI9BFHahZwyCKIiPQRR2oWcMgiiIj0EUdqFnDCIi+vLlS0K8CqKwCz1jEERBfAyisAs9Y5Btj8tLyLYCNqFnAABgIYgCAAAW8n+GEeZD2CjoOwAAAABJRU5ErkJggg==" width="394" height="104" class="img_ev3q"></p><p><em>Figure: Diagrama bloc pentru un circuit combinațional cu n intrări și m ieșiri</em></p></div><p>Logica combinațională poate fi reprezentată prin:</p><ul><li>diagrame structurale la nivel de porți logice, </li><li>tabele de adevăr,</li><li>expresii booleene (funcții logice).</li></ul><p>Spre deosebire de <strong>circuitele</strong> logice combinaționale, cele <strong>secvențiale</strong> (eng: sequential logic) nu mai depind exclusiv de valoarea curentă a intrărilor, ci și de stările anterioare ale circuitului. Logica secvențială poate fi de două tipuri: sincronă și asincronă.</p><div align="center"><p><img loading="lazy" alt="Schema bloc a unui circuit secvențial sincron" src="/computer-architecture/assets/images/circuit-secv-4518f3578a8529da6e0800d39f2973fa.png" width="642" height="399" class="img_ev3q"></p><p><em>Figure: Schema bloc a unui circuit secvențial sincron</em></p></div><p>În primul caz, cel cu care vom lucra și la laborator, este folosit un semnal de ceas care comandă elementul/elementele de memorare, acestea schimbându-și starea doar la impulsurile de ceas. În al doilea caz, ieșirile se modifică atunci când se modifică și intrările, neexistând un semnal de ceas pentru elementele de memorare. Circuitele secvențiale asincrone sunt mai greu de proiectat, pot apărea probleme de sincronizare și sunt folosite mai rar. În continuare ne vom referi doar la circuitele secvențiale sincrone.</p></div></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages navigation"><a class="pagination-nav__link pagination-nav__link--prev" href="/computer-architecture/Laboratoare/1 Verilog Combinațional/Limbaj Verilog/"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">Limbaj Verilog</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/computer-architecture/Laboratoare/1 Verilog Combinațional/Descriere structurala/"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">Descriere structurala</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#de-ce-verilog" class="table-of-contents__link toc-highlight">De ce Verilog?</a></li><li><a href="#ce-tipuri-de-circuite-putem-construi" class="table-of-contents__link toc-highlight">Ce tipuri de circuite putem construi?</a></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Community</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://curs.upb.ro" target="_blank" rel="noopener noreferrer" class="footer__link-item">Main site<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://ocw.cs.pub.ro/courses/ac-is" target="_blank" rel="noopener noreferrer" class="footer__link-item">OCW<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2025 Comnputer Architecture Team</div></div></div></footer></div>
<script src="/computer-architecture/assets/js/runtime~main.604d4f2b.js"></script>
<script src="/computer-architecture/assets/js/main.874f4657.js"></script>
</body>
</html>