#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b006e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b00360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1b11440 .functor NOT 1, L_0x1b50160, C4<0>, C4<0>, C4<0>;
L_0x1b4ff10 .functor XOR 2, L_0x1b4fd40, L_0x1b4fe70, C4<00>, C4<00>;
L_0x1b50050 .functor XOR 2, L_0x1b4ff10, L_0x1b4ff80, C4<00>, C4<00>;
v0x1b4e370_0 .net "Y1_dut", 0 0, v0x1b4dc30_0;  1 drivers
v0x1b4e430_0 .net "Y1_ref", 0 0, L_0x1b04dd0;  1 drivers
v0x1b4e4d0_0 .net "Y3_dut", 0 0, v0x1b4ddc0_0;  1 drivers
v0x1b4e5a0_0 .net "Y3_ref", 0 0, L_0x1b4f980;  1 drivers
v0x1b4e670_0 .net *"_ivl_10", 1 0, L_0x1b4ff80;  1 drivers
v0x1b4e760_0 .net *"_ivl_12", 1 0, L_0x1b50050;  1 drivers
v0x1b4e800_0 .net *"_ivl_2", 1 0, L_0x1b4fca0;  1 drivers
v0x1b4e8c0_0 .net *"_ivl_4", 1 0, L_0x1b4fd40;  1 drivers
v0x1b4e9a0_0 .net *"_ivl_6", 1 0, L_0x1b4fe70;  1 drivers
v0x1b4eb10_0 .net *"_ivl_8", 1 0, L_0x1b4ff10;  1 drivers
v0x1b4ebf0_0 .var "clk", 0 0;
v0x1b4ec90_0 .var/2u "stats1", 223 0;
v0x1b4ed50_0 .var/2u "strobe", 0 0;
v0x1b4ee10_0 .net "tb_match", 0 0, L_0x1b50160;  1 drivers
v0x1b4eee0_0 .net "tb_mismatch", 0 0, L_0x1b11440;  1 drivers
v0x1b4ef80_0 .net "w", 0 0, v0x1b4d6f0_0;  1 drivers
v0x1b4f020_0 .net "y", 5 0, v0x1b4d790_0;  1 drivers
L_0x1b4fca0 .concat [ 1 1 0 0], L_0x1b4f980, L_0x1b04dd0;
L_0x1b4fd40 .concat [ 1 1 0 0], L_0x1b4f980, L_0x1b04dd0;
L_0x1b4fe70 .concat [ 1 1 0 0], v0x1b4ddc0_0, v0x1b4dc30_0;
L_0x1b4ff80 .concat [ 1 1 0 0], L_0x1b4f980, L_0x1b04dd0;
L_0x1b50160 .cmp/eeq 2, L_0x1b4fca0, L_0x1b50050;
S_0x1b1cf50 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1b00360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1b04dd0 .functor AND 1, L_0x1b4f130, v0x1b4d6f0_0, C4<1>, C4<1>;
L_0x1b1dc20 .functor OR 1, L_0x1b4f2f0, L_0x1b4f390, C4<0>, C4<0>;
L_0x1b114b0 .functor OR 1, L_0x1b1dc20, L_0x1b4f4b0, C4<0>, C4<0>;
L_0x1b4f7d0 .functor OR 1, L_0x1b114b0, L_0x1b4f620, C4<0>, C4<0>;
L_0x1b4f910 .functor NOT 1, v0x1b4d6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4f980 .functor AND 1, L_0x1b4f7d0, L_0x1b4f910, C4<1>, C4<1>;
v0x1b281a0_0 .net "Y1", 0 0, L_0x1b04dd0;  alias, 1 drivers
v0x1b28240_0 .net "Y3", 0 0, L_0x1b4f980;  alias, 1 drivers
v0x1b04ee0_0 .net *"_ivl_1", 0 0, L_0x1b4f130;  1 drivers
v0x1b04fb0_0 .net *"_ivl_11", 0 0, L_0x1b4f4b0;  1 drivers
v0x1b4c700_0 .net *"_ivl_12", 0 0, L_0x1b114b0;  1 drivers
v0x1b4c830_0 .net *"_ivl_15", 0 0, L_0x1b4f620;  1 drivers
v0x1b4c910_0 .net *"_ivl_16", 0 0, L_0x1b4f7d0;  1 drivers
v0x1b4c9f0_0 .net *"_ivl_18", 0 0, L_0x1b4f910;  1 drivers
v0x1b4cad0_0 .net *"_ivl_5", 0 0, L_0x1b4f2f0;  1 drivers
v0x1b4cc40_0 .net *"_ivl_7", 0 0, L_0x1b4f390;  1 drivers
v0x1b4cd20_0 .net *"_ivl_8", 0 0, L_0x1b1dc20;  1 drivers
v0x1b4ce00_0 .net "w", 0 0, v0x1b4d6f0_0;  alias, 1 drivers
v0x1b4cec0_0 .net "y", 5 0, v0x1b4d790_0;  alias, 1 drivers
L_0x1b4f130 .part v0x1b4d790_0, 0, 1;
L_0x1b4f2f0 .part v0x1b4d790_0, 1, 1;
L_0x1b4f390 .part v0x1b4d790_0, 2, 1;
L_0x1b4f4b0 .part v0x1b4d790_0, 4, 1;
L_0x1b4f620 .part v0x1b4d790_0, 5, 1;
S_0x1b4d020 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1b00360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1b4d280_0 .net "clk", 0 0, v0x1b4ebf0_0;  1 drivers
v0x1b4d360_0 .var/2s "errored1", 31 0;
v0x1b4d440_0 .var/2s "onehot_error", 31 0;
v0x1b4d500_0 .net "tb_match", 0 0, L_0x1b50160;  alias, 1 drivers
v0x1b4d5c0_0 .var/2s "temp", 31 0;
v0x1b4d6f0_0 .var "w", 0 0;
v0x1b4d790_0 .var "y", 5 0;
E_0x1b17310/0 .event negedge, v0x1b4d280_0;
E_0x1b17310/1 .event posedge, v0x1b4d280_0;
E_0x1b17310 .event/or E_0x1b17310/0, E_0x1b17310/1;
S_0x1b4d890 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1b00360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
v0x1b4db50_0 .net "Y1", 0 0, v0x1b4dc30_0;  alias, 1 drivers
v0x1b4dc30_0 .var "Y1_reg", 0 0;
v0x1b4dcf0_0 .net "Y3", 0 0, v0x1b4ddc0_0;  alias, 1 drivers
v0x1b4ddc0_0 .var "Y3_reg", 0 0;
v0x1b4de80_0 .net "w", 0 0, v0x1b4d6f0_0;  alias, 1 drivers
v0x1b4dfc0_0 .net "y", 5 0, v0x1b4d790_0;  alias, 1 drivers
E_0x1b16e60 .event anyedge, v0x1b4ce00_0, v0x1b4cec0_0;
S_0x1b4e150 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1b00360;
 .timescale -12 -12;
E_0x1b16b70 .event anyedge, v0x1b4ed50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b4ed50_0;
    %nor/r;
    %assign/vec4 v0x1b4ed50_0, 0;
    %wait E_0x1b16b70;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b4d020;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b4d360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b4d440_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1b4d020;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b17310;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1b4d790_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1b4d6f0_0, 0;
    %load/vec4 v0x1b4d500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b4d440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b4d440_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b4d360_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b17310;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1b4d5c0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1b4d5c0_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x1b4d5c0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1b4d5c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1b4d5c0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1b4d5c0_0;
    %pad/s 6;
    %assign/vec4 v0x1b4d790_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1b4d6f0_0, 0;
    %load/vec4 v0x1b4d500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b4d360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b4d360_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1b4d440_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1b4d360_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1b4d440_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1b4d360_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1b4d890;
T_3 ;
    %wait E_0x1b16e60;
    %load/vec4 v0x1b4dfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %load/vec4 v0x1b4dc30_0;
    %assign/vec4 v0x1b4dc30_0, 0;
    %load/vec4 v0x1b4ddc0_0;
    %assign/vec4 v0x1b4ddc0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x1b4de80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %load/vec4 v0x1b4dc30_0;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x1b4dc30_0, 0;
    %load/vec4 v0x1b4de80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %load/vec4 v0x1b4ddc0_0;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v0x1b4ddc0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x1b4de80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %load/vec4 v0x1b4dc30_0;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %assign/vec4 v0x1b4dc30_0, 0;
    %load/vec4 v0x1b4de80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v0x1b4ddc0_0;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %assign/vec4 v0x1b4ddc0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x1b4de80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %load/vec4 v0x1b4dc30_0;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %assign/vec4 v0x1b4dc30_0, 0;
    %load/vec4 v0x1b4de80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %load/vec4 v0x1b4ddc0_0;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %assign/vec4 v0x1b4ddc0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x1b4de80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.20, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %load/vec4 v0x1b4dc30_0;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %assign/vec4 v0x1b4dc30_0, 0;
    %load/vec4 v0x1b4de80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.22, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.23, 8;
T_3.22 ; End of true expr.
    %load/vec4 v0x1b4ddc0_0;
    %jmp/0 T_3.23, 8;
 ; End of false expr.
    %blend;
T_3.23;
    %assign/vec4 v0x1b4ddc0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x1b4de80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x1b4dc30_0;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %assign/vec4 v0x1b4dc30_0, 0;
    %load/vec4 v0x1b4de80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.26, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.27, 8;
T_3.26 ; End of true expr.
    %load/vec4 v0x1b4ddc0_0;
    %jmp/0 T_3.27, 8;
 ; End of false expr.
    %blend;
T_3.27;
    %assign/vec4 v0x1b4ddc0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x1b4de80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x1b4dc30_0;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %assign/vec4 v0x1b4dc30_0, 0;
    %load/vec4 v0x1b4de80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.31, 8;
T_3.30 ; End of true expr.
    %load/vec4 v0x1b4ddc0_0;
    %jmp/0 T_3.31, 8;
 ; End of false expr.
    %blend;
T_3.31;
    %assign/vec4 v0x1b4ddc0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1b00360;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b4ebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b4ed50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b00360;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b4ebf0_0;
    %inv;
    %store/vec4 v0x1b4ebf0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b00360;
T_6 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b4d280_0, v0x1b4eee0_0, v0x1b4f020_0, v0x1b4ef80_0, v0x1b4e430_0, v0x1b4e370_0, v0x1b4e5a0_0, v0x1b4e4d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b00360;
T_7 ;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b00360;
T_8 ;
    %wait E_0x1b17310;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b4ec90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4ec90_0, 4, 32;
    %load/vec4 v0x1b4ee10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4ec90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b4ec90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4ec90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b4e430_0;
    %load/vec4 v0x1b4e430_0;
    %load/vec4 v0x1b4e370_0;
    %xor;
    %load/vec4 v0x1b4e430_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4ec90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4ec90_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1b4e5a0_0;
    %load/vec4 v0x1b4e5a0_0;
    %load/vec4 v0x1b4e4d0_0;
    %xor;
    %load/vec4 v0x1b4e5a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4ec90_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1b4ec90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4ec90_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/2012_q2b/iter0/response18/top_module.sv";
