0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab10/lab10_1_1/lab10_1_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab10/lab10_1_1/lab10_1_1.srcs/sources_1/new/ASM10_1_1.v,1587053152,verilog,,C:/Users/lucas/Documents/fpga/lab10/lab10_1_1/lab10_1_1.srcs/sources_1/new/testbench10_1_1.v,,ASM10_1_1,,,,,,,,
C:/Users/lucas/Documents/fpga/lab10/lab10_1_1/lab10_1_1.srcs/sources_1/new/testbench10_1_1.v,1586986955,verilog,,,,testbench10_1_1,,,,,,,,
