project open /h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/datapath/data
# Loading project data
do data.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:21 on Mar 18,2019
# vlog -reportprogress 300 -timescale 1ns/1ns datapath.v 
# -- Compiling module datapath
# -- Compiling module counter4bit
# 
# Top level modules:
# 	datapath
# End time: 15:52:21 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 15:52:21 on Mar 18,2019
# Loading work.datapath
# Loading work.counter4bit
do data.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:02 on Mar 18,2019
# vlog -reportprogress 300 -timescale 1ns/1ns datapath.v 
# -- Compiling module datapath
# -- Compiling module counter4bit
# 
# Top level modules:
# 	datapath
# End time: 15:54:02 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:54:03 on Mar 18,2019, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 15:54:03 on Mar 18,2019
# Loading work.datapath
# Loading work.counter4bit
do data.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:35 on Mar 18,2019
# vlog -reportprogress 300 -timescale 1ns/1ns datapath.v 
# -- Compiling module datapath
# -- Compiling module counter4bit
# 
# Top level modules:
# 	datapath
# End time: 15:54:36 on Mar 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:54:36 on Mar 18,2019, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 15:54:36 on Mar 18,2019
# Loading work.datapath
# Loading work.counter4bit
do data.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:58 on Mar 18,2019
# vlog -reportprogress 300 -timescale 1ns/1ns datapath.v 
# -- Compiling module datapath
# -- Compiling module counter4bit
# 
# Top level modules:
# 	datapath
# End time: 15:54:58 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:54:59 on Mar 18,2019, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 15:54:59 on Mar 18,2019
# Loading work.datapath
# Loading work.counter4bit
do data.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:53 on Mar 18,2019
# vlog -reportprogress 300 -timescale 1ns/1ns datapath.v 
# -- Compiling module datapath
# -- Compiling module counter4bit
# 
# Top level modules:
# 	datapath
# End time: 15:57:54 on Mar 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:57:55 on Mar 18,2019, Elapsed time: 0:02:56
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 15:57:55 on Mar 18,2019
# Loading work.datapath
# Loading work.counter4bit
