--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Sep 12 16:23:52 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_B
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets CLK_c]
            1289 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 948.186ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              rand_data_422__i0  (from CLK_c +)
   Destination:    SB_DFF     D              rand_data_422__i31  (to CLK_c +)

   Delay:                  51.681ns  (26.0% logic, 74.0% route), 33 logic levels.

 Constraint Details:

     51.681ns data_path rand_data_422__i0 to rand_data_422__i31 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 948.186ns

 Path Details: rand_data_422__i0 to rand_data_422__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              rand_data_422__i0 (from CLK_c)
Route         6   e 1.478                                  rand_data[0]
LUT4        ---     0.408             I1 to CO             rand_data_422_add_4_2
Route         2   e 1.158                                  n8155
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_3
Route         2   e 1.158                                  n8156
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_4
Route         2   e 1.158                                  n8157
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_5
Route         2   e 1.158                                  n8158
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_6
Route         2   e 1.158                                  n8159
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_7
Route         2   e 1.158                                  n8160
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_8
Route         2   e 1.158                                  n8161
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_9
Route         2   e 1.158                                  n8162
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_10
Route         2   e 1.158                                  n8163
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_11
Route         2   e 1.158                                  n8164
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_12
Route         2   e 1.158                                  n8165
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_13
Route         2   e 1.158                                  n8166
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_14
Route         2   e 1.158                                  n8167
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_15
Route         2   e 1.158                                  n8168
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_16
Route         2   e 1.158                                  n8169
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_17
Route         2   e 1.158                                  n8170
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_18
Route         2   e 1.158                                  n8171
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_19
Route         2   e 1.158                                  n8172
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_20
Route         2   e 1.158                                  n8173
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_21
Route         2   e 1.158                                  n8174
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_22
Route         2   e 1.158                                  n8175
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_23
Route         2   e 1.158                                  n8176
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_24
Route         2   e 1.158                                  n8177
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_25
Route         2   e 1.158                                  n8178
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_26
Route         2   e 1.158                                  n8179
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_27
Route         2   e 1.158                                  n8180
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_28
Route         2   e 1.158                                  n8181
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_29
Route         2   e 1.158                                  n8182
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_30
Route         2   e 1.158                                  n8183
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_31
Route         2   e 1.158                                  n8184
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_32
Route         1   e 1.020                                  n8185
LUT4        ---     0.408             I3 to O              rand_data_422_add_4_33_lut
Route         1   e 1.020                                  n134
                  --------
                   51.681  (26.0% logic, 74.0% route), 33 logic levels.


Passed:  The following path meets requirements by 949.614ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              rand_data_422__i0  (from CLK_c +)
   Destination:    SB_DFF     D              rand_data_422__i30  (to CLK_c +)

   Delay:                  50.253ns  (25.9% logic, 74.1% route), 32 logic levels.

 Constraint Details:

     50.253ns data_path rand_data_422__i0 to rand_data_422__i30 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 949.614ns

 Path Details: rand_data_422__i0 to rand_data_422__i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              rand_data_422__i0 (from CLK_c)
Route         6   e 1.478                                  rand_data[0]
LUT4        ---     0.408             I1 to CO             rand_data_422_add_4_2
Route         2   e 1.158                                  n8155
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_3
Route         2   e 1.158                                  n8156
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_4
Route         2   e 1.158                                  n8157
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_5
Route         2   e 1.158                                  n8158
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_6
Route         2   e 1.158                                  n8159
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_7
Route         2   e 1.158                                  n8160
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_8
Route         2   e 1.158                                  n8161
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_9
Route         2   e 1.158                                  n8162
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_10
Route         2   e 1.158                                  n8163
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_11
Route         2   e 1.158                                  n8164
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_12
Route         2   e 1.158                                  n8165
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_13
Route         2   e 1.158                                  n8166
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_14
Route         2   e 1.158                                  n8167
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_15
Route         2   e 1.158                                  n8168
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_16
Route         2   e 1.158                                  n8169
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_17
Route         2   e 1.158                                  n8170
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_18
Route         2   e 1.158                                  n8171
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_19
Route         2   e 1.158                                  n8172
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_20
Route         2   e 1.158                                  n8173
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_21
Route         2   e 1.158                                  n8174
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_22
Route         2   e 1.158                                  n8175
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_23
Route         2   e 1.158                                  n8176
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_24
Route         2   e 1.158                                  n8177
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_25
Route         2   e 1.158                                  n8178
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_26
Route         2   e 1.158                                  n8179
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_27
Route         2   e 1.158                                  n8180
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_28
Route         2   e 1.158                                  n8181
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_29
Route         2   e 1.158                                  n8182
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_30
Route         2   e 1.158                                  n8183
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_31
Route         2   e 1.158                                  n8184
LUT4        ---     0.408             I3 to O              rand_data_422_add_4_32_lut
Route         1   e 1.020                                  n135
                  --------
                   50.253  (25.9% logic, 74.1% route), 32 logic levels.


Passed:  The following path meets requirements by 949.752ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              rand_data_422__i1  (from CLK_c +)
   Destination:    SB_DFF     D              rand_data_422__i31  (to CLK_c +)

   Delay:                  50.115ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     50.115ns data_path rand_data_422__i1 to rand_data_422__i31 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 949.752ns

 Path Details: rand_data_422__i1 to rand_data_422__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              rand_data_422__i1 (from CLK_c)
Route         6   e 1.478                                  rand_data[1]
LUT4        ---     0.408             I1 to CO             rand_data_422_add_4_3
Route         2   e 1.158                                  n8156
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_4
Route         2   e 1.158                                  n8157
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_5
Route         2   e 1.158                                  n8158
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_6
Route         2   e 1.158                                  n8159
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_7
Route         2   e 1.158                                  n8160
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_8
Route         2   e 1.158                                  n8161
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_9
Route         2   e 1.158                                  n8162
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_10
Route         2   e 1.158                                  n8163
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_11
Route         2   e 1.158                                  n8164
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_12
Route         2   e 1.158                                  n8165
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_13
Route         2   e 1.158                                  n8166
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_14
Route         2   e 1.158                                  n8167
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_15
Route         2   e 1.158                                  n8168
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_16
Route         2   e 1.158                                  n8169
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_17
Route         2   e 1.158                                  n8170
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_18
Route         2   e 1.158                                  n8171
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_19
Route         2   e 1.158                                  n8172
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_20
Route         2   e 1.158                                  n8173
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_21
Route         2   e 1.158                                  n8174
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_22
Route         2   e 1.158                                  n8175
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_23
Route         2   e 1.158                                  n8176
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_24
Route         2   e 1.158                                  n8177
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_25
Route         2   e 1.158                                  n8178
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_26
Route         2   e 1.158                                  n8179
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_27
Route         2   e 1.158                                  n8180
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_28
Route         2   e 1.158                                  n8181
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_29
Route         2   e 1.158                                  n8182
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_30
Route         2   e 1.158                                  n8183
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_31
Route         2   e 1.158                                  n8184
LUT4        ---     0.408             CI to CO             rand_data_422_add_4_32
Route         1   e 1.020                                  n8185
LUT4        ---     0.408             I3 to O              rand_data_422_add_4_33_lut
Route         1   e 1.020                                  n134
                  --------
                   50.115  (26.0% logic, 74.0% route), 32 logic levels.

Report: 51.814 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |  1000.000 ns|    51.814 ns|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  59557 paths, 1603 nets, and 4461 connections (99.6% coverage)


Peak memory: 182616064 bytes, TRCE: 1363968 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 
