<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Xtensa/Disassembler/XtensaDisassembler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_89310677aeccc9d8e3ca1a02681a0d73.html">Xtensa</a></li><li class="navelem"><a class="el" href="dir_83692bfb2713bdbf74fd241aec8d01ca.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">XtensaDisassembler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="XtensaDisassembler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- XtensaDisassembler.cpp - Disassembler for Xtensa ------------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// This file implements the XtensaDisassembler class.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="XtensaMCTargetDesc_8h.html">MCTargetDesc/XtensaMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="XtensaTargetInfo_8h.html">TargetInfo/XtensaTargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCDecoderOps_8h.html">llvm/MC/MCDecoderOps.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCDisassembler_8h.html">llvm/MC/MCDisassembler/MCDisassembler.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/MC/TargetRegistry.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Endian_8h.html">llvm/Support/Endian.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   28</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;Xtensa-disassembler&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">   30</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> = <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a>;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">namespace </span>{</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>XtensaDisassembler : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keywordtype">bool</span> IsLittleEndian;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  XtensaDisassembler(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx, <span class="keywordtype">bool</span> isLE)</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;      : <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>(STI, Ctx), IsLittleEndian(isLE) {}</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keywordtype">bool</span> hasDensity()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[Xtensa::FeatureDensity];</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  }</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> getInstruction(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Instr, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;Size,</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                              <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CStream) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;};</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#aaae3c08df6646ba994adac722198a973">   51</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<a class="code" href="XtensaDisassembler_8cpp.html#aaae3c08df6646ba994adac722198a973">createXtensaDisassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                                <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> XtensaDisassembler(STI, Ctx, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;}</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a2f8ff26b6100f84d64aa1700205ad980">   57</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code" href="XtensaDisassembler_8cpp.html#a2f8ff26b6100f84d64aa1700205ad980">LLVMInitializeXtensaDisassembler</a>() {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#a8adbf688de4ac530a0294af57d007506">getTheXtensaTarget</a>(),</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                         <a class="code" href="XtensaDisassembler_8cpp.html#aaae3c08df6646ba994adac722198a973">createXtensaDisassembler</a>);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;}</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#ab6f3b125a418850456ca66d450b7936f">   62</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="XtensaDisassembler_8cpp.html#ab6f3b125a418850456ca66d450b7936f">ARDecoderTable</a>[] = {</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    Xtensa::A0,  Xtensa::SP,  Xtensa::A2,  Xtensa::A3, Xtensa::A4,  Xtensa::A5,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    Xtensa::A6,  Xtensa::A7,  Xtensa::A8,  Xtensa::A9, Xtensa::A10, Xtensa::A11,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    Xtensa::A12, Xtensa::A13, Xtensa::A14, Xtensa::A15};</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a48c971111ef9bca538397e06dc551e4b">   67</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#a48c971111ef9bca538397e06dc551e4b">DecodeARRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> RegNo,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                          <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= <a class="code" href="lib_2Target_2README_8txt.html#a02def7c594e9f19ff247ed0bf33d1c30">std::size</a>(<a class="code" href="XtensaDisassembler_8cpp.html#ab6f3b125a418850456ca66d450b7936f">ARDecoderTable</a>))</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="XtensaDisassembler_8cpp.html#ab6f3b125a418850456ca66d450b7936f">ARDecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;}</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a67de744accf4b08fafa39add6c9edf17">   78</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="XtensaDisassembler_8cpp.html#a67de744accf4b08fafa39add6c9edf17">SRDecoderTable</a>[] = {Xtensa::SAR, 3};</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#acc1a655bd3be92cebaad9f904e63b1d8">   80</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#acc1a655bd3be92cebaad9f904e63b1d8">DecodeSRRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> RegNo,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                          <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 255)</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; <a class="code" href="lib_2Target_2README_8txt.html#a02def7c594e9f19ff247ed0bf33d1c30">std::size</a>(<a class="code" href="XtensaDisassembler_8cpp.html#a67de744accf4b08fafa39add6c9edf17">SRDecoderTable</a>); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> += 2) {</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="XtensaDisassembler_8cpp.html#a67de744accf4b08fafa39add6c9edf17">SRDecoderTable</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> + 1] == RegNo) {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="XtensaDisassembler_8cpp.html#a67de744accf4b08fafa39add6c9edf17">SRDecoderTable</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    }</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  }</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;}</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a4a6656f7c09de82cedabccc211da65c8">   97</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="XtensaDisassembler_8cpp.html#a4a6656f7c09de82cedabccc211da65c8">tryAddingSymbolicOperand</a>(int64_t <a class="code" href="classllvm_1_1Value.html">Value</a>, <span class="keywordtype">bool</span> <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>,</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                     <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                     <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> InstSize, <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                     <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordflow">return</span> Dis-&gt;<a class="code" href="classllvm_1_1MCDisassembler.html#a495c1c01a620a4f59ff21e667a90c35d">tryAddingSymbolicOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Value.html">Value</a>, Address, <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="comment">/*OpSize=*/</span>0,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                       InstSize);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#aace6413645f6ffee13afbc5b78a67827">  106</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#aace6413645f6ffee13afbc5b78a67827">decodeCallOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                      int64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;18&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(SignExtend64&lt;20&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &lt;&lt; 2)));</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#ae2e785add5cfc4ebf4227b0b5a0477d3">  113</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#ae2e785add5cfc4ebf4227b0b5a0477d3">decodeJumpOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                      int64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;18&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(SignExtend64&lt;18&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>)));</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;}</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#ae750695a9783689206fd3324068b93ec">  120</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#ae750695a9783689206fd3324068b93ec">decodeBranchOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                        int64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">case</span> Xtensa::BEQZ:</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">case</span> Xtensa::BGEZ:</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">case</span> Xtensa::BLTZ:</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordflow">case</span> Xtensa::BNEZ:</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;12&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="XtensaDisassembler_8cpp.html#a4a6656f7c09de82cedabccc211da65c8">tryAddingSymbolicOperand</a>(SignExtend64&lt;12&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) + 4 + Address, <span class="keyword">true</span>,</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                  Address, 0, 3, Inst, Decoder))</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(SignExtend64&lt;12&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>)));</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;8&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="XtensaDisassembler_8cpp.html#a4a6656f7c09de82cedabccc211da65c8">tryAddingSymbolicOperand</a>(SignExtend64&lt;8&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) + 4 + Address, <span class="keyword">true</span>,</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                  Address, 0, 3, Inst, Decoder))</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(SignExtend64&lt;8&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>)));</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  }</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a37d2897fee1959befa263fd3c1999632">  141</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#a37d2897fee1959befa263fd3c1999632">decodeL32ROperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                      int64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;16&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      SignExtend64&lt;17&gt;((<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &lt;&lt; 2) + 0x40000 + (Address &amp; 0<a class="code" href="README-SSE_8txt.html#a11ca92463dc5dfc09bbe2ba2f3ea0c96">x3</a>))));</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;}</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a366117cb012fc9110a9425fe2c53e55b">  150</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#a366117cb012fc9110a9425fe2c53e55b">decodeImm8Operand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                      int64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;8&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(SignExtend64&lt;8&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>)));</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;}</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a33c9ba1fe76d8759aaf0dbed2e164d29">  157</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#a33c9ba1fe76d8759aaf0dbed2e164d29">decodeImm8_sh8Operand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                          int64_t Address,</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;8&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(SignExtend64&lt;16&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &lt;&lt; 8)));</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;}</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a4845d69c5ba8461895bd17d3e6c8c489">  165</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#a4845d69c5ba8461895bd17d3e6c8c489">decodeImm12Operand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                       int64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;12&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(SignExtend64&lt;12&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>)));</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;}</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a587801e4c6457d04f9deaa9878f7057e">  172</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#a587801e4c6457d04f9deaa9878f7057e">decodeUimm4Operand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                       int64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;4&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a9d878bf2d6527daaf67b0665b0f9d752">  179</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#a9d878bf2d6527daaf67b0665b0f9d752">decodeUimm5Operand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                       int64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;5&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a7287c48b7ff49189eda3e03080f21913">  186</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#a7287c48b7ff49189eda3e03080f21913">decodeImm1_16Operand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                         int64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;4&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> + 1));</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;}</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#adc1efd7be812311ce73095c45cf003ef">  193</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#adc1efd7be812311ce73095c45cf003ef">decodeShimm1_31Operand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                           int64_t Address,</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;5&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(32 - <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;}</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a1faa3761db19932bd4095aea557bd7cd">  201</a></span>&#160;<span class="keyword">static</span> int64_t <a class="code" href="XtensaDisassembler_8cpp.html#a1faa3761db19932bd4095aea557bd7cd">TableB4const</a>[16] = {-1, 1,  2,  3,  4,  5,  6,   7,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                   8,  10, 12, 16, 32, 64, 128, 256};</div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#aba841cb45283de020bef4c9dad7b0eb9">  203</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#aba841cb45283de020bef4c9dad7b0eb9">decodeB4constOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                         int64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;4&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="XtensaDisassembler_8cpp.html#a1faa3761db19932bd4095aea557bd7cd">TableB4const</a>[<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>]));</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;}</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#ac1f4826738c2bd1e342a40226f78bc57">  211</a></span>&#160;<span class="keyword">static</span> int64_t <a class="code" href="XtensaDisassembler_8cpp.html#ac1f4826738c2bd1e342a40226f78bc57">TableB4constu</a>[16] = {32768, 65536, 2,  3,  4,  5,  6,   7,</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                    8,     10,    12, 16, 32, 64, 128, 256};</div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#aaff78ea44af63947549576618dc9d36e">  213</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#aaff78ea44af63947549576618dc9d36e">decodeB4constuOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                          int64_t Address,</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;4&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="XtensaDisassembler_8cpp.html#ac1f4826738c2bd1e342a40226f78bc57">TableB4constu</a>[<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>]));</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;}</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a7e1d66d36247f5d06a4cb64348641fe8">  222</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#a7e1d66d36247f5d06a4cb64348641fe8">decodeMem8Operand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                      int64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;12&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="XtensaDisassembler_8cpp.html#a48c971111ef9bca538397e06dc551e4b">DecodeARRegisterClass</a>(Inst, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &amp; 0xf, Address, Decoder);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &gt;&gt; 4) &amp; 0xff));</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;}</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a03a7f7a66ba9ba5e14468db9fc432ca3">  230</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#a03a7f7a66ba9ba5e14468db9fc432ca3">decodeMem16Operand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                       int64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;12&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="XtensaDisassembler_8cpp.html#a48c971111ef9bca538397e06dc551e4b">DecodeARRegisterClass</a>(Inst, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &amp; 0xf, Address, Decoder);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &gt;&gt; 3) &amp; 0x1fe));</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a5768903f0a287814cbee9a4df4106b04">  238</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#a5768903f0a287814cbee9a4df4106b04">decodeMem32Operand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                       int64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;12&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="XtensaDisassembler_8cpp.html#a48c971111ef9bca538397e06dc551e4b">DecodeARRegisterClass</a>(Inst, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &amp; 0xf, Address, Decoder);</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &gt;&gt; 2) &amp; 0x3fc));</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;}</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/// Read three bytes from the ArrayRef and return 24 bit data</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="XtensaDisassembler_8cpp.html#a8318f04f1f3652599f15b54e3a3be0e6">  247</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="XtensaDisassembler_8cpp.html#a8318f04f1f3652599f15b54e3a3be0e6">readInstruction24</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                      <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;Size, <a class="code" href="classuint32__t.html">uint32_t</a> &amp;<a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                      <span class="keywordtype">bool</span> IsLittleEndian) {</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="comment">// We want to read exactly 3 Bytes of data.</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">if</span> (Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 3) {</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    Size = 0;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  }</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">if</span> (!IsLittleEndian) {</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Big-endian mode currently is not supported!&quot;</span>);</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> = (Bytes[2] &lt;&lt; 16) | (Bytes[1] &lt;&lt; 8) | (Bytes[0] &lt;&lt; 0);</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  }</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  Size = 3;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;}</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#include &quot;XtensaGenDisassemblerTables.inc&quot;</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> XtensaDisassembler::getInstruction(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;Size,</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                                <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes,</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                                <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                                <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a>;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = <a class="code" href="XtensaDisassembler_8cpp.html#a8318f04f1f3652599f15b54e3a3be0e6">readInstruction24</a>(Bytes, Address, Size, <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, IsLittleEndian);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">if</span> (Result == <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>)</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying Xtensa 24-bit instruction table :\n&quot;</span>);</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = decodeInstruction(DecoderTable24, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, Address, <span class="keyword">this</span>, STI);</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a>;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_aaff78ea44af63947549576618dc9d36e"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#aaff78ea44af63947549576618dc9d36e">decodeB4constuOperand</a></div><div class="ttdeci">static DecodeStatus decodeB4constuOperand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00213">XtensaDisassembler.cpp:213</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a37d2897fee1959befa263fd3c1999632"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a37d2897fee1959befa263fd3c1999632">decodeL32ROperand</a></div><div class="ttdeci">static DecodeStatus decodeL32ROperand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00141">XtensaDisassembler.cpp:141</a></div></div>
<div class="ttc" id="aMCDisassembler_8h_html"><div class="ttname"><a href="MCDisassembler_8h.html">MCDisassembler.h</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00141">MCInst.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00076">MCContext.h:76</a></div></div>
<div class="ttc" id="aXtensaTargetInfo_8h_html"><div class="ttname"><a href="XtensaTargetInfo_8h.html">XtensaTargetInfo.h</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a4a6656f7c09de82cedabccc211da65c8"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a4a6656f7c09de82cedabccc211da65c8">tryAddingSymbolicOperand</a></div><div class="ttdeci">static bool tryAddingSymbolicOperand(int64_t Value, bool isBranch, uint64_t Address, uint64_t Offset, uint64_t InstSize, MCInst &amp;MI, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00097">XtensaDisassembler.cpp:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00149">TargetRegistry.h:149</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_aba841cb45283de020bef4c9dad7b0eb9"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#aba841cb45283de020bef4c9dad7b0eb9">decodeB4constOperand</a></div><div class="ttdeci">static DecodeStatus decodeB4constOperand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00203">XtensaDisassembler.cpp:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a495c1c01a620a4f59ff21e667a90c35d"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a495c1c01a620a4f59ff21e667a90c35d">llvm::MCDisassembler::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t OpSize, uint64_t InstSize) const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8cpp_source.html#l00028">MCDisassembler.cpp:28</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a366117cb012fc9110a9425fe2c53e55b"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a366117cb012fc9110a9425fe2c53e55b">decodeImm8Operand</a></div><div class="ttdeci">static DecodeStatus decodeImm8Operand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00150">XtensaDisassembler.cpp:150</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a33c9ba1fe76d8759aaf0dbed2e164d29"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a33c9ba1fe76d8759aaf0dbed2e164d29">decodeImm8_sh8Operand</a></div><div class="ttdeci">static DecodeStatus decodeImm8_sh8Operand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00157">XtensaDisassembler.cpp:157</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a587801e4c6457d04f9deaa9878f7057e"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a587801e4c6457d04f9deaa9878f7057e">decodeUimm4Operand</a></div><div class="ttdeci">static DecodeStatus decodeUimm4Operand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00172">XtensaDisassembler.cpp:172</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a8d3c3e977776517a7c1a82060b16da9f"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">llvm::TargetRegistry::RegisterMCDisassembler</a></div><div class="ttdeci">static void RegisterMCDisassembler(Target &amp;T, Target::MCDisassemblerCtorTy Fn)</div><div class="ttdoc">RegisterMCDisassembler - Register a MCDisassembler implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00972">TargetRegistry.h:972</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_ae2e785add5cfc4ebf4227b0b5a0477d3"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#ae2e785add5cfc4ebf4227b0b5a0477d3">decodeJumpOperand</a></div><div class="ttdeci">static DecodeStatus decodeJumpOperand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00113">XtensaDisassembler.cpp:113</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_adc1efd7be812311ce73095c45cf003ef"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#adc1efd7be812311ce73095c45cf003ef">decodeShimm1_31Operand</a></div><div class="ttdeci">static DecodeStatus decodeShimm1_31Operand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00193">XtensaDisassembler.cpp:193</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aMCDecoderOps_8h_html"><div class="ttname"><a href="MCDecoderOps_8h.html">MCDecoderOps.h</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8adbf688de4ac530a0294af57d007506"><div class="ttname"><a href="namespacellvm.html#a8adbf688de4ac530a0294af57d007506">llvm::getTheXtensaTarget</a></div><div class="ttdeci">Target &amp; getTheXtensaTarget()</div><div class="ttdef"><b>Definition:</b> <a href="XtensaTargetInfo_8cpp_source.html#l00015">XtensaTargetInfo.cpp:15</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a2f8ff26b6100f84d64aa1700205ad980"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a2f8ff26b6100f84d64aa1700205ad980">LLVMInitializeXtensaDisassembler</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeXtensaDisassembler()</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00057">XtensaDisassembler.cpp:57</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a11ca92463dc5dfc09bbe2ba2f3ea0c96"><div class="ttname"><a href="README-SSE_8txt.html#a11ca92463dc5dfc09bbe2ba2f3ea0c96">x3</a></div><div class="ttdeci">In x86 we generate this spiffy xmm0 xmm0 ret in x86 we generate this which could be xmm1 movss xmm1 xmm0 ret In sse4 we could use insertps to make both better Here s another testcase that could use x3</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00547">README-SSE.txt:547</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_ac1f4826738c2bd1e342a40226f78bc57"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#ac1f4826738c2bd1e342a40226f78bc57">TableB4constu</a></div><div class="ttdeci">static int64_t TableB4constu[16]</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00211">XtensaDisassembler.cpp:211</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a4845d69c5ba8461895bd17d3e6c8c489"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a4845d69c5ba8461895bd17d3e6c8c489">decodeImm12Operand</a></div><div class="ttdeci">static DecodeStatus decodeImm12Operand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00165">XtensaDisassembler.cpp:165</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a5768903f0a287814cbee9a4df4106b04"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a5768903f0a287814cbee9a4df4106b04">decodeMem32Operand</a></div><div class="ttdeci">static DecodeStatus decodeMem32Operand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00238">XtensaDisassembler.cpp:238</a></div></div>
<div class="ttc" id="aMCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ms__demangle_html_afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e"><div class="ttname"><a href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">llvm::ms_demangle::QualifierMangleMode::Result</a></div><div class="ttdeci">@ Result</div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">llvm::MCDisassembler::Success</a></div><div class="ttdeci">@ Success</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00106">MCDisassembler.h:106</a></div></div>
<div class="ttc" id="aMCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00112">MCSubtargetInfo.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00145">Error.cpp:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00052">raw_ostream.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdoc">Ternary decode status.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00103">MCDisassembler.h:103</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_ad5a79c04398dc86a3acfe7f8713216eb"><div class="ttname"><a href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00210">MCInst.h:210</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_aaae3c08df6646ba994adac722198a973"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#aaae3c08df6646ba994adac722198a973">createXtensaDisassembler</a></div><div class="ttdeci">static MCDisassembler * createXtensaDisassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00051">XtensaDisassembler.cpp:51</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a8318f04f1f3652599f15b54e3a3be0e6"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a8318f04f1f3652599f15b54e3a3be0e6">readInstruction24</a></div><div class="ttdeci">static DecodeStatus readInstruction24(ArrayRef&lt; uint8_t &gt; Bytes, uint64_t Address, uint64_t &amp;Size, uint32_t &amp;Insn, bool IsLittleEndian)</div><div class="ttdoc">Read three bytes from the ArrayRef and return 24 bit data.</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00247">XtensaDisassembler.cpp:247</a></div></div>
<div class="ttc" id="aCompiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00127">Compiler.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdoc">Superclass for all disassemblers.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00079">MCDisassembler.h:79</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_aace6413645f6ffee13afbc5b78a67827"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#aace6413645f6ffee13afbc5b78a67827">decodeCallOperand</a></div><div class="ttdeci">static DecodeStatus decodeCallOperand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00106">XtensaDisassembler.cpp:106</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a02def7c594e9f19ff247ed0bf33d1c30"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a02def7c594e9f19ff247ed0bf33d1c30">size</a></div><div class="ttdeci">i&lt; reg-&gt; size</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00166">README.txt:166</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a03a7f7a66ba9ba5e14468db9fc432ca3"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a03a7f7a66ba9ba5e14468db9fc432ca3">decodeMem16Operand</a></div><div class="ttdeci">static DecodeStatus decodeMem16Operand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00230">XtensaDisassembler.cpp:230</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_acc1a655bd3be92cebaad9f904e63b1d8"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#acc1a655bd3be92cebaad9f904e63b1d8">DecodeSRRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeSRRegisterClass(MCInst &amp;Inst, uint64_t RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00080">XtensaDisassembler.cpp:80</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aXtensaMCTargetDesc_8h_html"><div class="ttname"><a href="XtensaMCTargetDesc_8h.html">XtensaMCTargetDesc.h</a></div></div>
<div class="ttc" id="aR600InstrInfo_8cpp_html_a54d7439b3555f2971b6fe775ae65fc13"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a></div><div class="ttdeci">static bool isBranch(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00642">R600InstrInfo.cpp:642</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a1faa3761db19932bd4095aea557bd7cd"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a1faa3761db19932bd4095aea557bd7cd">TableB4const</a></div><div class="ttdeci">static int64_t TableB4const[16]</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00201">XtensaDisassembler.cpp:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; uint8_t &gt;</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a1005b6b527af4d982305f28b559b709d"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">llvm::MCOperand::createReg</a></div><div class="ttdeci">static MCOperand createReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00134">MCInst.h:134</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_ab6f3b125a418850456ca66d450b7936f"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#ab6f3b125a418850456ca66d450b7936f">ARDecoderTable</a></div><div class="ttdeci">static const unsigned ARDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00062">XtensaDisassembler.cpp:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">llvm::MCDisassembler::Fail</a></div><div class="ttdeci">@ Fail</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00104">MCDisassembler.h:104</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a67de744accf4b08fafa39add6c9edf17"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a67de744accf4b08fafa39add6c9edf17">SRDecoderTable</a></div><div class="ttdeci">static const unsigned SRDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00078">XtensaDisassembler.cpp:78</a></div></div>
<div class="ttc" id="aAArch64MIPeepholeOpt_8cpp_html_a96d5dc120196819fbfbc257cba09b2aa"><div class="ttname"><a href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a></div><div class="ttdeci">SmallVector&lt; AArch64_IMM::ImmInsnModel, 4 &gt; Insn</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MIPeepholeOpt_8cpp_source.html#l00129">AArch64MIPeepholeOpt.cpp:129</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a9d878bf2d6527daaf67b0665b0f9d752"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a9d878bf2d6527daaf67b0665b0f9d752">decodeUimm5Operand</a></div><div class="ttdeci">static DecodeStatus decodeUimm5Operand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00179">XtensaDisassembler.cpp:179</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00198">MCInst.h:198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a48c971111ef9bca538397e06dc551e4b"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a48c971111ef9bca538397e06dc551e4b">DecodeARRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeARRegisterClass(MCInst &amp;Inst, uint64_t RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00067">XtensaDisassembler.cpp:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00163">ArrayRef.h:163</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_ae750695a9783689206fd3324068b93ec"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#ae750695a9783689206fd3324068b93ec">decodeBranchOperand</a></div><div class="ttdeci">static DecodeStatus decodeBranchOperand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00120">XtensaDisassembler.cpp:120</a></div></div>
<div class="ttc" id="aEndian_8h_html"><div class="ttname"><a href="Endian_8h.html">Endian.h</a></div></div>
<div class="ttc" id="aTargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00076">MCSubtargetInfo.h:76</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a7287c48b7ff49189eda3e03080f21913"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a7287c48b7ff49189eda3e03080f21913">decodeImm1_16Operand</a></div><div class="ttdeci">static DecodeStatus decodeImm1_16Operand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00186">XtensaDisassembler.cpp:186</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aXtensaDisassembler_8cpp_html_a7e1d66d36247f5d06a4cb64348641fe8"><div class="ttname"><a href="XtensaDisassembler_8cpp.html#a7e1d66d36247f5d06a4cb64348641fe8">decodeMem8Operand</a></div><div class="ttdeci">static DecodeStatus decodeMem8Operand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="XtensaDisassembler_8cpp_source.html#l00222">XtensaDisassembler.cpp:222</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:23:33 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
