// Seed: 420893146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  assign module_1.id_2 = 0;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_19 = -1, id_20;
  id_21 :
  assert property (@(posedge -1) id_7)
  else $unsigned(68);
  ;
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    input  tri1  id_2
    , id_13,
    output uwire id_3,
    output uwire id_4,
    output wire  id_5,
    output logic id_6,
    output wand  id_7,
    input  uwire id_8,
    output uwire id_9,
    output tri   id_10,
    output wand  id_11
);
  wire id_14;
  always_comb @(posedge -1'b0 or posedge -1'b0) id_6 <= -1'b0;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_14,
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_13,
      id_13,
      id_14,
      id_14
  );
  logic id_15;
  ;
endmodule
