////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : test_drc.vf
// /___/   /\     Timestamp : 02/29/2020 04:26:11
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/sch2hdl -intstyle ise -family spartan6 -verilog test_drc.vf -w "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/cordic_test/test.sch"
//Design Name: test
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module test(ang, 
            x_, 
            y_, 
            pw_M);

    input [19:0] ang;
    input [9:0] x_;
    input [9:0] y_;
   output pw_M;
   
   wire XLXN_1;
   wire [9:0] XLXN_6;
   wire [9:0] XLXN_7;
   
   cordic  XLXI_1 (.angle(ang[19:0]), 
                  .clock(XLXN_1), 
                  .x_start(x_[9:0]), 
                  .y_start(y_[9:0]), 
                  .sine(XLXN_6[9:0]));
   scompare  XLXI_2 (.clk(XLXN_1), 
                    .swave(XLXN_6[9:0]), 
                    .twave(XLXN_7[9:0]), 
                    .pwm(pw_M));
   trianglewave  XLXI_3 (.clk(XLXN_1), 
                        .outwave(XLXN_7[9:0]));
endmodule
