Running: H:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o H:/BUAA_workshop/verilog/CPU-pipline/mips_tb_isim_beh.exe -prj H:/BUAA_workshop/verilog/CPU-pipline/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/ctrl.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/Wreg.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/SU.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/NPC.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/Mreg.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/IFU.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/GRF.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/Ereg.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/Dreg.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/DM.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/BC.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/ALU.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/mips.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline/mips_tb.v" into library work
Analyzing Verilog file "H:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline/mips.v" Line 149: Port regWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline/mips.v" Line 230: Port regWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline/mips.v" Line 285: Port regWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline/mips.v" Line 351: Port regDst is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline/SU.v" Line 17: Port regWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline/SU.v" Line 48: Port regWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline/SU.v" Line 73: Port regWrite is not connected to this instance
Completed static elaboration
Compiling module ctrl
Compiling module SU
Compiling module IFU
Compiling module Dreg
Compiling module GRF
Compiling module NPC
Compiling module BC
Compiling module Ereg
Compiling module ALU
Compiling module Mreg
Compiling module DM
Compiling module Wreg
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable H:/BUAA_workshop/verilog/CPU-pipline/mips_tb_isim_beh.exe
Fuse Memory Usage: 37240 KB
Fuse CPU Usage: 921 ms
