sim_seconds                                  0.775127                       # Number of seconds simulated
sim_ticks                                775126854000                       # Number of ticks simulated
final_tick                               7800200836500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4288865                       # Simulator instruction rate (inst/s)
host_op_rate                                  4456613                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              442266902                       # Simulator tick rate (ticks/s)
host_mem_usage                                3243908                       # Number of bytes of host memory used
host_seconds                                  1752.62                       # Real time elapsed on the host
sim_insts                                  7516760899                       # Number of instructions simulated
sim_ops                                    7810759292                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            1                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            1                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            1                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data        25856                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data        25344                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data        27648                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data        25856                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data        25088                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       213248                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       295168                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       306176                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total           957184                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       776704                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        776704                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data           99                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          108                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data           98                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data          833                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data         1153                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data         1196                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              3739                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         3034                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             3034                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data        33357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data        32697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data        35669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data        33357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data        32366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst         2312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data       275114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.dtb.walker          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst         2972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data       380800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.dtb.walker         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst         4954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data       395001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total             1234874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst          330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst          661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst         1651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst          661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst         2312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst         2972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst         4954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total          13541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       1002035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            1002035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       1002035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data        33357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data        32697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data        35669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data        33357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data        32366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst         2312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data       275114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.dtb.walker          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst         2972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data       380800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.dtb.walker         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst         4954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data       395001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total            2236909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      3739                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     3034                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   29912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  24272                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM               957184                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                776704                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys                957184                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             776704                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs      1348189                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            3720                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            3640                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            3680                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            3808                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            3816                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            3712                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            3752                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            3784                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            3033                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1            2960                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            3024                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            3071                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            3040                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            3040                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            3112                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            2992                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                775258762000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               29912                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              24272                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  3739                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  3739                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  3739                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  3739                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  3739                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  3739                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  3739                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  3739                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                 1005                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                 1005                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                 1005                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                 1005                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                 1005                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                 1005                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                 1005                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                 1005                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                 1005                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                 1005                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                 1007                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                 1008                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                 1008                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                 1008                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                 1012                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                 1022                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                 1023                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                 1023                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                 1021                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                 1016                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                 1006                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         7868                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   220.372140                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   189.205537                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    75.825171                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63         1025     13.03%     13.03% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           37      0.47%     13.50% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           28      0.36%     13.85% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           16      0.20%     14.06% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           27      0.34%     14.40% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           45      0.57%     14.97% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          988     12.56%     27.53% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         5702     72.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         7868                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples         1005                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    29.771144                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean    28.212804                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev     9.901475                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-9            13      1.29%      1.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-17           87      8.66%      9.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-25          411     40.90%     50.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-33          272     27.06%     77.91% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-41          143     14.23%     92.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-49           55      5.47%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-57           15      1.49%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-65            2      0.20%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-73            5      0.50%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-81            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-89            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total         1005                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples         1005                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.151244                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.130886                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.090072                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            986     98.11%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             19      1.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total         1005                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  854882388                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1361890788                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                 95718400                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   28579.91                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              45529.91                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                       1.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       1.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    1.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    1.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  26144                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 20172                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.11                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                114463127.42                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  85.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 706171773222                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     846775623                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          7471699.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1               7514640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2               7647696                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          7763817.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0          5040432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               5069400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               5159160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               5237496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         23905689.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         23850278.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         23926156.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         24274099.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        15948887.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        15971696.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        16081182.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        16266977.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      24190112151.360004                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      24193810840.320004                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      24197138035.200001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3       24198754464                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      267886200192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      267882955728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      267880037136.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      267878619216.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        375138217617.599976                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        375138711149.760010                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        375139527933.119995                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        375140454636.479980                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.854920                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.855022                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.855192                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.855384                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data        25856                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data        26368                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data        28928                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data        27904                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data        25600                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       222976                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       295168                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       297984                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total           971520                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       786176                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        786176                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          103                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          113                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          109                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data          100                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data          871                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data         1153                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data         1164                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              3795                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         3071                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             3071                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst         1982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data        33357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data        34018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst         1982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data        37320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data        35999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data        33027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         1982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data       287664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst         3963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data       380800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst         8587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data       384433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total             1253369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst         1982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst         1982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst          661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst          661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst         3963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst         8587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          19156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       1014255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            1014255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       1014255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst         1982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data        33357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data        34018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst         1982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data        37320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data        35999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data        33027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         1982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data       287664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst         3963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data       380800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst         8587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data       384433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total            2267624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      3795                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     3071                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   30360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  24568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM               971520                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                786176                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys                971520                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             786176                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs          126                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            3720                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            3744                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            3704                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            3792                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            3904                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            3768                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            3768                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            3960                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0            3072                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1            3016                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2            2976                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3            3024                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            3104                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            3056                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            3096                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            3224                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                775126854000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               30360                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              24568                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  3790                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  3790                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  3790                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  3790                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  3790                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  3790                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  3790                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  3791                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                 1010                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                 1010                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                 1010                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                 1010                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                 1010                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                 1010                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                 1010                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                 1010                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                 1011                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                 1011                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                 1012                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                 1013                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                 1013                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                 1013                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                 1023                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                 1043                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                 1043                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                 1043                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                 1042                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                 1041                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                 1041                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                 1041                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                 1031                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                 1011                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    7                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    7                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    7                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    7                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    7                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    7                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    7                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    7                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         7916                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   222.043456                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   191.738440                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    74.494611                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          995     12.57%     12.57% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           29      0.37%     12.94% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           19      0.24%     13.18% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           16      0.20%     13.38% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           19      0.24%     13.62% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           31      0.39%     14.01% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          983     12.42%     26.43% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         5824     73.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         7916                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples         1011                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    30.037587                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    28.308983                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    10.923794                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-9             7      0.69%      0.69% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-17          114     11.28%     11.97% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-25          393     38.87%     50.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-33          267     26.41%     77.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-41          136     13.45%     90.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-49           63      6.23%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-57           12      1.19%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-65            9      0.89%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-73            6      0.59%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-81            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::120-121            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total         1011                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples         1011                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.300692                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.256545                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.603397                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            972     96.14%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             37      3.66%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::40              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total         1011                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  863713256                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1378315256                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                 97152000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   28449.05                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              45399.05                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                       1.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       1.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    1.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  26536                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 20476                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                112893512.09                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  85.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 706180357849                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     837997151                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          7497705.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          7554556.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          7736601.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          7856956.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               5057976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               5096328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               5219136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               5300328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         24162278.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         24290073.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         24437337.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         24693926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        16097771.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        15991603.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        16343700.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        16466042.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      24190651745.280003                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      24193407991.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      24197249335.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      24199803227.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      267885726864.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      267883309104.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      267879939504.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      267877699248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        375138732907.200012                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        375139188223.680054                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        375140464181.760010                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        375141358296                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.855027                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.855121                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.855386                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.855572                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data        25600                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data        25856                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data        28672                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data        27392                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data        26624                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       217344                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       292096                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       306688                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total           963584                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       779776                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        779776                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          100                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          112                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          107                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data          104                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data          849                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data         1141                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data         1198                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              3764                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         3046                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             3046                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data        33027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data        33357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data        36990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst         1982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data        35339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst          991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data        34348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst         2312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data       280398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst         2972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data       376836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst         5615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data       395662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total             1243131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst          661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst         1982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst          991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst         2312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst         2972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst         5615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total          17174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1005998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1005998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1005998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data        33027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data        33357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data        36990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst         1982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data        35339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst          991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data        34348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst         2312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data       280398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst         2972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data       376836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst         5615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data       395662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total            2249129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      3764                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     3046                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   30112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  24368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM               963584                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                779776                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys                963584                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             779776                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs          207                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            3760                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            3704                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            3776                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            3784                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            3832                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            3768                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            3792                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            3696                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            3056                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1            2968                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            3040                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            3119                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            3088                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            3049                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            3088                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            2960                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                775287607000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               30112                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              24368                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  3763                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  3764                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  3764                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  3764                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  3764                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  3764                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  3764                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  3764                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                 1005                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                 1011                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                 1030                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                 1031                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                 1031                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                 1031                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                 1031                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                 1031                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                 1031                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                 1025                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                 1006                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         7901                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   220.650551                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   189.645613                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    75.601139                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63         1021     12.92%     12.92% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           39      0.49%     13.42% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           28      0.35%     13.77% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            9      0.11%     13.88% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           33      0.42%     14.30% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           45      0.57%     14.87% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          982     12.43%     27.30% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         5744     72.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         7901                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples         1005                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    29.962189                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    10.943652                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-1             2      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-9            14      1.39%      1.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-17          113     11.24%     12.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-25          369     36.72%     49.55% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-33          278     27.66%     77.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-41          139     13.83%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-49           49      4.88%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-57           23      2.29%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-65           14      1.39%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-73            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::112-113            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total         1005                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples         1005                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.246766                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.213918                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.383886                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            974     96.92%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             31      3.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total         1005                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  857097328                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1367495728                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                 96358400                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   28463.65                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              45413.65                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                       1.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    1.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  26309                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 20270                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.18                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                113845463.58                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 706197055545                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     821493300                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          7607174.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          7601126.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2               7680960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3               7817040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               5131824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               5127744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               5181600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               5273400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         24481766.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         24210700.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2             24233664                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3             24433344                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        16114360.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        16041369.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        16164541.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        16270295.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      24190307282.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      24192184944.960003                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      24195510717.120003                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3       24200201808                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      267886029024.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      267884381952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      267881464608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      267877349616.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        375139209998.400024                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        375139086404.160034                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        375139774656.959961                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        375140884069.440002                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.855126                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.855100                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.855243                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.855473                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data        26368                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data        26368                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data        33024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data        27904                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data        26624                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       225024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       294400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       292352                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total           965632                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       780032                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        780032                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          103                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          103                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          129                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          109                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data          104                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data          879                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data         1150                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data         1142                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              3772                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         3047                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             3047                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data        34018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data        34018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data        42605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst         2642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data        35999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data        34348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst         2642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data       290306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst         2642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data       379809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         4954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data       377167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total             1245773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst         1651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst          330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst         2642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst         2642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst         2642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         4954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total          16183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       1006328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            1006328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       1006328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data        34018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data        34018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data        42605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst         2642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data        35999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data        34348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst         2642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data       290306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst         2642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data       379809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         4954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data       377167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total            2252101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      3772                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     3047                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   30176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  24376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM               965376                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                780288                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys                965632                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             780032                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs          186                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            3760                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            3696                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            3720                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            3720                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            3872                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            3744                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            3816                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            3840                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            3016                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            2968                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            3016                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            3080                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            3056                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            3032                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            3088                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            3128                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                775271755000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               30176                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              24376                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  3770                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  3770                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  3770                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  3770                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  3770                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  3770                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  3770                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  3770                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                 1011                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                 1011                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                 1011                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                 1011                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                 1011                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                 1012                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                 1012                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                 1013                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                 1012                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                 1012                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                 1012                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                 1012                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                 1012                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                 1012                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                 1016                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                 1021                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                 1022                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                 1022                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                 1022                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                 1022                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                 1022                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                 1021                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                 1017                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                 1011                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         7899                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   220.998101                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   190.350078                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    75.179982                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63         1003     12.70%     12.70% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           42      0.53%     13.23% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           26      0.33%     13.56% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           18      0.23%     13.79% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           29      0.37%     14.15% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           54      0.68%     14.84% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          970     12.28%     27.12% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         5757     72.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         7899                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples         1013                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    29.788746                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    28.434150                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev     9.551545                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-9             3      0.30%      0.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-17           72      7.11%      7.40% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-25          469     46.30%     53.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-33          258     25.47%     79.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-41          125     12.34%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-49           55      5.43%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-57           22      2.17%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-65            6      0.59%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-73            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-81            2      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total         1013                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples         1013                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.071076                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.057165                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.879545                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.10%      0.20% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.10%      0.30% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              1      0.10%      0.39% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            998     98.52%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32             11      1.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total         1013                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  878362004                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1389709604                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                 96537600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29115.69                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46065.69                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                       1.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       1.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    1.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  26364                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 20289                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                113692880.92                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 706188811794                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     829737051                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          7661001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          7709385.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          7910179.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          8009366.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               5168136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               5200776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2          5336232.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               5403144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         24837196.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1             24590592                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         24873139.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         25293465.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        16379781.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        16290201.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        16486364.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        16688332.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      24192778438.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      24197408187.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      24202330087.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      24203616445.439999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      267883861344.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      267879800160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      267875482704.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      267874354320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        375140224464                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        375140537869.440002                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        375141957272.640015                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        375142903640.640015                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.855336                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.855401                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.855696                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.855892                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data        26880                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data        26112                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data        33280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data        25856                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data        25088                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       214272                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       290560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       309248                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total           966656                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       782592                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        782592                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          105                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          102                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          130                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data           98                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data          837                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data         1135                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data         1208                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              3776                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         3057                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             3057                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.inst         2312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data        34678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data        33687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst          991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data        42935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data        33357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data        32366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data       276435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker          991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst         3963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data       374855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         5945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data       398964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total             1247094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst         2312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst          330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst          991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst          330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         1651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst         3963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         5945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total          16844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1009631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1009631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1009631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst         2312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data        34678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data        33687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst          991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data        42935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data        33357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data        32366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data       276435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker          991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst         3963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data       374855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         5945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data       398964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total            2256725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      3776                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     3057                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   30208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  24456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM               966432                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                782336                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys                966656                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             782592                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs          246                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            3680                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            3776                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            3760                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            3792                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            3840                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            3728                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            3728                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            3897                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            2983                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            3024                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            3048                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3            3057                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            3080                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            3048                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            3056                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            3152                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                775126779000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               30208                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              24456                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  3775                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  3774                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  3774                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  3774                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  3774                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  3774                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  3774                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  3774                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                 1007                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                 1007                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                 1007                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                 1008                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                 1008                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                 1008                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                 1009                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                 1009                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                 1011                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                 1012                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                 1012                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                 1011                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                 1011                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                 1011                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                 1018                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                 1032                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                 1030                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                 1029                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                 1029                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                 1029                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                 1029                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                 1029                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                 1021                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                 1007                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    9                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    9                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    9                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    9                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    9                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    9                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    9                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    9                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         7907                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   221.167067                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   190.519893                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    75.118268                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63         1005     12.71%     12.71% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           39      0.49%     13.20% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           28      0.35%     13.56% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            8      0.10%     13.66% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           36      0.46%     14.11% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           38      0.48%     14.59% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          982     12.42%     27.01% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         5771     72.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         7907                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples         1008                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    29.929563                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean    28.171117                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    11.062340                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-11           10      0.99%      0.99% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-19          109     10.81%     11.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-27          402     39.88%     51.69% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-35          264     26.19%     77.88% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-43          128     12.70%     90.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-51           58      5.75%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-59           24      2.38%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-67            6      0.60%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-75            3      0.30%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-83            1      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-91            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-99            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::136-139            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total         1008                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples         1008                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.253968                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.216549                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.483100                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.10%      0.20% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            974     96.63%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32             31      3.08%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::40              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total         1008                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  855695230                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1367602180                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                 96643200                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   28333.34                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              45283.34                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                       1.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    1.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  26390                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 20352                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                113438720.77                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 706181565228                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     836827772                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0               7553952                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          7618060.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          7691241.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          7833369.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               5095920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               5139168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               5188536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               5284416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         24428851.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         24286579.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         24073420.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         24526195.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        16014827.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        16065008.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        16104407.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        16393052.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      24191867076.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      24195198375.360004                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      24200374121.280003                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      24202941364.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      267884660784.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      267881738592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      267877198464.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      267874946496.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        375139159977.600037                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        375139584350.399963                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        375140168757.119995                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        375141463460.160034                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.855115                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.855203                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.855325                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.855593                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data        25344                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data        26368                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data        30976                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data        26624                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data        26112                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       219392                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       291584                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       299264                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total           958464                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       773888                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        773888                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data           99                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          103                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          121                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          104                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data          102                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data          857                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data         1139                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data         1169                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              3744                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         3023                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             3023                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data        32697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data        34018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst          991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data        39962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data        34348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data        33687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         2642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data       283040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst         2642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data       376176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst         5945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data       386084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total             1236525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst          330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst          991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         2642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst         2642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst         5945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total          16513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks        998402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total             998402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks        998402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data        32697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data        34018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst          991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data        39962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data        34348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data        33687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         2642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data       283040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst         2642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data       376176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst         5945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data       386084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total            2234927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      3744                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     3023                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   29952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  24184                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM               958208                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                774144                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys                958464                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             773888                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          434                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            3696                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            3632                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            3720                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            3800                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            3816                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            3784                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            3776                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            3720                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            3016                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            2976                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            2999                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            3016                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            3065                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            2992                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            3096                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            3032                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                775250766000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               29952                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              24184                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  3737                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  3737                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  3738                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  3740                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  3740                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  3741                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  3741                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  3741                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     6                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     6                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    5                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  999                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  999                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  999                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  999                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  999                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  999                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                 1000                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                 1000                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                 1002                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                 1002                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                 1002                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                 1002                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                 1002                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                 1002                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                 1010                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                 1022                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                 1021                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                 1021                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                 1021                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                 1021                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                 1021                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                 1021                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                 1012                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                 1000                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         7850                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   220.681783                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   190.077312                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    75.293183                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          989     12.60%     12.60% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           53      0.68%     13.27% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           36      0.46%     13.73% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           13      0.17%     13.90% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           43      0.55%     14.45% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           45      0.57%     15.02% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          972     12.38%     27.40% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         5699     72.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         7850                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples         1000                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    29.944000                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    28.429023                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    10.171545                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-9             8      0.80%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-17           73      7.30%      8.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-25          442     44.20%     52.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-33          270     27.00%     79.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-41          123     12.30%     91.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-49           48      4.80%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-57           19      1.90%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-65           11      1.10%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-73            4      0.40%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total         1000                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples         1000                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.192000                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.166278                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.225005                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            976     97.60%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32             24      2.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total         1000                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  840090420                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1347641220                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                 95820800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   28055.38                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              45005.38                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                       1.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    1.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  26162                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 20124                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                114563435.20                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  85.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 706191459094                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     827089751                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          7455369.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1               7608384                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          7769865.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          7757164.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               5029416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               5132640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               5241576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               5233008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         23671065.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         24161779.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         24624537.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         24214694.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        15991603.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        16041369.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        16283980.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        16154173.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      24190565944.320004                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      24193782440.639999                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      24196115373.120003                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      24200722687.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      267885802128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      267882980640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      267880934208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      267876892704.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        375138054093.119995                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        375139245819.840027                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        375140508107.520020                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        375140512998.720032                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.854886                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.855133                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.855395                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.855396                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data        25088                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data        25856                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data        30208                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data        27648                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data        25600                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       218368                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       294144                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       299264                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total           962048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       776192                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        776192                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data           98                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          118                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          108                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data          100                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data          853                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data         1149                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data         1169                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              3758                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         3032                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             3032                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data        32366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst          991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data        33357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst          991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data        38972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst         2642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data        35669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data        33027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst         2642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data       281719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst         2642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data       379479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst         7926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data       386084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total             1241149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst          991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst          991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst         2642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst         2642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst         2642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst         7926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total          20477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       1001374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            1001374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       1001374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data        32366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst          991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data        33357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst          991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data        38972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst         2642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data        35669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data        33027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst         2642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data       281719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst         2642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data       379479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst         7926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data       386084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total            2242523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      3758                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     3032                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   30064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  24256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM               961536                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                776192                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys                962048                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             776192                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs          336                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            3712                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            3672                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            3696                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            3832                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            3872                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            3744                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            3760                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            3760                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0            2992                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1            3024                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            2953                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3            3064                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            3087                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            3016                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            3064                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            3056                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                775264276000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               30064                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              24256                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  3754                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  3754                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  3754                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  3754                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  3754                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  3754                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  3754                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  3754                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                 1003                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                 1003                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                 1003                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                 1003                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                 1003                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                 1003                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                 1003                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                 1003                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                 1004                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                 1004                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                 1004                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                 1004                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                 1004                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                 1004                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                 1008                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                 1023                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                 1023                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                 1023                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                 1023                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                 1023                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                 1023                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                 1023                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                 1019                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                 1004                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         7866                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   220.916349                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   190.242593                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    75.248889                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          998     12.69%     12.69% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           46      0.58%     13.27% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           27      0.34%     13.62% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           17      0.22%     13.83% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           33      0.42%     14.25% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           42      0.53%     14.79% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          976     12.41%     27.19% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         5727     72.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         7866                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples         1004                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    29.920319                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    28.408872                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    10.107775                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-9             5      0.50%      0.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-17           83      8.27%      8.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-25          448     44.62%     53.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-33          247     24.60%     77.99% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-41          134     13.35%     91.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-49           49      4.88%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-57           24      2.39%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-65            7      0.70%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-73            6      0.60%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-81            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total         1004                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples         1004                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.159363                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.135101                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.174039                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            982     97.81%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32             21      2.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total         1004                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  874991656                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1384305256                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                 96153600                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29119.80                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46069.80                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                       1.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       1.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    1.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    1.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  26258                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 20180                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                114177360.24                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  85.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 706193017289                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     825531556                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          7527340.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1               7614432                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          7769865.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          7734787.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               5077968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               5136720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               5241576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3          5217912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         24030489.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1             24298560                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         24728870.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         24162278.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        16054640.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        16038466.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        16200622.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        16200622.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      24191522614.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      24195737312.639999                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      24196726048.320004                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      24198417607.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      267884962944.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      267881265840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      267880398528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      267878914704.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        375138714563.520020                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        375139629897.599976                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        375140604076.799988                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        375140186477.760010                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.855023                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.855213                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.855415                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.855328                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data        25600                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data        27136                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data        28416                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data        27136                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data        26368                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       207616                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       283392                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       321536                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total           965376                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        18176                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       779008                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        779008                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          100                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          106                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          111                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          106                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data          103                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data          811                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data         1107                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data         1256                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              3771                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         3043                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             3043                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst         2642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data        33027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data        35008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data        36660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst         2312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data        35008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data        34018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst         2972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data       267848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst         3633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data       365607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst         8587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data       414817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total             1245443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst         2642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst          330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst         1651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst         2312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst         2972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst         3633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst         8587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total          23449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1005007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1005007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1005007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst         2642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data        33027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data        35008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data        36660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst         2312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data        35008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data        34018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst         2972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data       267848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst         3633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data       365607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst         8587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data       414817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total            2250450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      3771                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     3043                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   30168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  24344                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM               965376                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                778496                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys                965376                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             779008                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs           53                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            3680                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            3712                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            3752                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            3824                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            3864                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            3776                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            3792                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            3768                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0            3032                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1            3015                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            2984                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3            3080                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            3112                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            3040                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            3048                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            3017                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                775253886000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               30168                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              24344                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  3769                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  3769                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  3769                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  3770                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  3770                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  3770                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  3770                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  3770                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                 1005                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                 1005                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                 1005                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                 1005                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                 1005                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                 1005                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                 1006                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                 1007                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                 1007                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                 1007                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                 1007                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                 1007                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                 1007                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                 1007                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                 1020                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                 1032                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                 1031                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                 1031                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                 1031                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                 1031                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                 1031                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                 1031                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                 1017                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                 1004                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         7893                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   220.939060                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   190.234975                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    75.245892                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63         1005     12.73%     12.73% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           41      0.52%     13.25% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           29      0.37%     13.62% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           12      0.15%     13.77% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           36      0.46%     14.23% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           42      0.53%     14.76% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          982     12.44%     27.20% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         5746     72.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         7893                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples         1005                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    29.994030                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    28.074694                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    11.310361                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-9            16      1.59%      1.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-17          111     11.04%     12.64% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-25          393     39.10%     51.74% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-33          255     25.37%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-41          134     13.33%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-49           49      4.88%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-57           29      2.89%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-65            8      0.80%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-73            4      0.40%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-81            3      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::88-89            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total         1005                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples         1005                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.206965                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.177194                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.310755                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              1      0.10%      0.20% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            976     97.11%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             27      2.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total         1005                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  855311272                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1366658872                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                 96537600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   28351.61                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              45301.61                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                       1.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    1.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.88                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  26362                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 20241                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                113773684.47                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  85.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 706178545906                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     840002939                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          7472908.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          7627132.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          7758979.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3               7738416                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               5041248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               5145288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2          5234232.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               5220360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         23758425.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         24370444.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             24560640                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         24326515.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        15991603.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        16087818.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        16230481.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        16147952.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      24192587410.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      24195146774.399998                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      24199639778.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      24201085700.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      267884028912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      267881783856.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      267877842624.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      267876574272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        375138419074.559998                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        375139699880.640015                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        375140805302.400024                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        375140631782.400024                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.854962                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.855227                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.855457                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.855421                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data        26624                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data        26112                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data        27392                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data        26624                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data        25856                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       221440                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       292352                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       300032                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total           961024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       780544                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        780544                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          104                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          102                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          107                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          104                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data          865                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data         1142                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data         1172                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              3754                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         3049                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             3049                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data        34348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data        33687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst          991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data        35339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data        34348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data        33357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.dtb.walker         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         2312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data       285682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.dtb.walker          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst         2642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data       377167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.dtb.walker          991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst         5284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data       387075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total             1239828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst          661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst          330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst          991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst         1651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         2312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst         2642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst         5284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total          15192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       1006989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            1006989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       1006989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data        34348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data        33687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst          991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data        35339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data        34348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data        33357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.dtb.walker         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         2312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data       285682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.dtb.walker          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst         2642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data       377167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.dtb.walker          991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst         5284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data       387075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total            2246817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      3754                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     3049                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   30032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  24392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM               960800                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                780544                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys                961024                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             780544                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs          133                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            3784                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            3768                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            3744                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            3760                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            3729                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            3768                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            3712                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            3760                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0            2936                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            3080                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            3056                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            3072                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            3040                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            3080                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            3088                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            3040                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                775248428000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               30032                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              24392                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  3751                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  3750                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  3750                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  3750                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  3750                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  3750                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  3750                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  3750                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                 1002                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                 1002                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                 1002                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                 1002                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                 1002                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                 1002                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                 1002                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                 1002                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                 1003                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                 1003                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                 1003                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                 1003                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                 1003                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                 1003                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                 1009                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                 1033                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                 1033                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                 1034                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                 1034                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                 1034                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                 1034                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                 1034                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                 1028                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                 1004                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                   11                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                   10                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                   10                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                   10                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                   10                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                   10                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                   10                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                   10                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         7860                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   221.545038                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   190.865275                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    74.973904                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63         1006     12.80%     12.80% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           27      0.34%     13.14% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           22      0.28%     13.42% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            8      0.10%     13.52% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           22      0.28%     13.80% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           30      0.38%     14.19% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          991     12.61%     26.79% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         5754     73.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         7860                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples         1003                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    29.935194                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    11.039251                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-1             2      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-9            12      1.20%      1.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-17          132     13.16%     14.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-25          348     34.70%     49.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-33          284     28.32%     77.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-41          120     11.96%     89.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-49           63      6.28%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-57           27      2.69%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-65           10      1.00%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-73            2      0.20%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-81            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-89            2      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total         1003                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples         1003                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.319043                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.274084                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.606470                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            961     95.81%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             41      4.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total         1003                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  855551294                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1364475044                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                 96080000                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   28494.63                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              45444.63                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                       1.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       1.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    1.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  26239                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 20318                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.30                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                113956846.69                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  85.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 706193194114                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     825354731                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          7524921.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          7564838.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          7754140.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3               7671888                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               5076336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               5103264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               5230968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               5175480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0             24301056                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         23849779.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         24370444.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         23898201.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        16025195.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        16011509.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        16280248.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        16038051.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      24190317241.920002                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      24194737468.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      24197933828.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      24197701815.360004                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      267886020288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      267882142896.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      267879339072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      267879542592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        375138803605.439941                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        375138948322.560059                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        375140447268.480042                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        375139566595.199951                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.855041                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.855071                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.855383                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.855200                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data        24832                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data        25856                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data        28928                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data        26880                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data        25600                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       206592                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       293376                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       310784                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total           956928                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       777216                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        777216                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data           97                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          113                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          105                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data          100                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data          807                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data         1146                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data         1214                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              3738                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         3036                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             3036                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data        32036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst          991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data        33357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst         1982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data        37320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst         2312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data        34678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data        33027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data       266527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst         4293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data       378488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         4954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data       400946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total             1234544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst         1651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst          991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst         1982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst         2312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst          330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst         1651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst         4293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         4954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total          18165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       1002695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            1002695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       1002695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data        32036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst          991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data        33357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst         1982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data        37320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst         2312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data        34678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data        33027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data       266527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst         4293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data       378488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         4954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data       400946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total            2237239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      3738                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     3036                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   29904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  24288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM               956672                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                777472                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys                956928                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             777216                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs           16                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            3688                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            3664                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            3752                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            3728                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            3888                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            3720                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            3768                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            3688                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            3017                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1            2984                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            3015                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3            3096                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            3136                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            3024                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            3040                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            2984                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                775249878000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               29904                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              24288                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  3735                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  3735                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  3735                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  3736                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  3736                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  3736                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  3737                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  3737                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                 1005                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                 1005                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                 1005                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                 1005                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                 1005                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                 1006                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                 1006                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                 1006                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                 1006                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                 1006                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                 1006                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                 1006                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                 1006                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                 1005                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                 1012                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                 1023                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                 1023                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                 1023                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                 1023                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                 1023                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                 1023                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                 1023                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                 1016                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                 1005                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         7863                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   220.544830                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   189.833276                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    75.420883                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          996     12.67%     12.67% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           54      0.69%     13.35% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           31      0.39%     13.75% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           18      0.23%     13.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           38      0.48%     14.46% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           49      0.62%     15.08% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          977     12.43%     27.51% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         5700     72.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         7863                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples         1005                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    29.755224                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    10.814986                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-1             2      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-9            15      1.49%      1.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-17          101     10.05%     11.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-25          396     39.40%     51.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-33          279     27.76%     78.91% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-41          114     11.34%     90.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-49           68      6.77%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-57           19      1.89%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-65            6      0.60%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-81            1      0.10%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-89            1      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96-97            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::104-105            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total         1005                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples         1005                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.175124                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.151617                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.171192                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            983     97.81%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32             22      2.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total         1005                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  849077436                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1355814636                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                 95667200                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   28401.04                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              45351.04                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                       1.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       1.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    1.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    1.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.91                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  26125                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 20204                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                114444918.51                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 706178947296                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     839601549                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0               7572096                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          7574515.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          7754140.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3               7801920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               5108160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1          5109792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               5230968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               5263200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         24025996.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1             23814336                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         24349977.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         24484761.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        16008606.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        15915294.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        16197304.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        16180715.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      24193068891.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      24193982332.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      24198407484.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      24199252306.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      267883606560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      267882805296.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      267878923584.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      267878182512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        375138928877.760010                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        375138740133.120056                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        375140402025.600037                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        375140703982.079956                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.855067                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.855028                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.855373                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.855436                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data        25344                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data        25344                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data        27904                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data        26368                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data        24576                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       197888                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       296448                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       318720                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total           960512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       777216                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        777216                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data           99                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data           99                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          109                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          103                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data           96                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data          773                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data         1158                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data         1245                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              3752                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         3036                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             3036                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data        32697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data        32697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data        35999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data        34018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data        31706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker          991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst         2312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data       255298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.dtb.walker          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst         5284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data       382451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.dtb.walker         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         6936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data       411184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total             1239167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst          330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst         1651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst         2312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst         5284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         6936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total          19156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       1002695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            1002695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       1002695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data        32697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data        32697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data        35999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data        34018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data        31706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker          991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst         2312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data       255298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.dtb.walker          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst         5284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data       382451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.dtb.walker         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         6936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data       411184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total            2241863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      3752                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     3036                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   30016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  24288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM               960512                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                776960                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys                960512                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             777216                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs      5270907                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            3696                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            3680                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            3720                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            3776                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            3872                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            3720                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            3792                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            3760                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0            3016                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1            2985                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            3032                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3            3016                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            3064                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            3047                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            3088                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            3032                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                775268504000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               30016                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              24288                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  3752                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  3752                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  3752                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  3752                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  3752                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  3752                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  3752                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  3752                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                 1005                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                 1005                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                 1006                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                 1006                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                 1006                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                 1006                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                 1006                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                 1006                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                 1007                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                 1007                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                 1006                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                 1006                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                 1006                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                 1006                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                 1010                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                 1023                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                 1023                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                 1023                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                 1023                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                 1023                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                 1023                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                 1023                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                 1019                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                 1006                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         7867                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   220.855726                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   190.015073                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    75.366921                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63         1011     12.85%     12.85% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           34      0.43%     13.28% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           27      0.34%     13.63% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           18      0.23%     13.86% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           26      0.33%     14.19% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           44      0.56%     14.75% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          986     12.53%     27.28% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         5721     72.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         7867                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples         1005                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    29.858706                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    10.412983                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-1             2      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-9             8      0.80%      1.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-17          110     10.95%     11.94% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-25          382     38.01%     49.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-33          277     27.56%     77.51% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-41          143     14.23%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-49           50      4.98%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-57           21      2.09%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-65            7      0.70%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-73            2      0.20%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-81            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::104-105            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total         1005                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples         1005                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.159204                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.137794                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.117823                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            985     98.01%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             20      1.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total         1005                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  843869396                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1352640596                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                 96051200                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   28113.99                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              45063.99                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                       1.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       1.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    1.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    1.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  26228                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 20201                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                114211624.04                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 706222129265                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     796419580                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          7434201.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          7619875.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          7731763.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          7774099.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               5015136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1          5140392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2          5215872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3          5244432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         23638118.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         24117350.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         24249638.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         24257126.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        15919027.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        16031416.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        16157491.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        16154173.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      24186952946.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      24191573394.240002                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      24194674704.960003                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      24195327733.439999                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      267888971424.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      267884918400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      267882197952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      267881625120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        375137469420.479980                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        375138939394.559998                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        375139765988.160034                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        375139921250.880005                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.854765                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.855070                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.855241                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.855273                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data        26112                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data        26368                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data        28672                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data        27648                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data        26880                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       214784                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       296960                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       301056                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total           964352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       780544                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        780544                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          102                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          103                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          112                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          108                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data          105                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data          839                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data         1160                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data         1176                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              3767                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         3049                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             3049                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst         1982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data        33687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data        34018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data        36990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst         1982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data        35669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data        34678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst         4954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data       277095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst         2642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data       383111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst         6605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data       388396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total             1244122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst         1982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst          330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst          330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst         1982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst         4954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst         2642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst         6605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total          20146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       1006989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            1006989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       1006989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst         1982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data        33687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data        34018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data        36990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst         1982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data        35669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data        34678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst         4954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data       277095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst         2642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data       383111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst         6605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data       388396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total            2251110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      3767                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     3049                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   30136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  24392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM               964352                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                780800                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys                964352                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             780544                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            3720                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            3648                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            3760                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            3888                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            3800                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            3792                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            3864                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            3664                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0            3064                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1            2984                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            2998                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3            3143                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            3064                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            3040                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            3144                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            2963                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                775126892000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               30136                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              24392                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  3766                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  3767                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  3767                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  3767                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  3767                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  3767                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  3767                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  3767                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                 1008                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                 1008                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                 1008                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                 1008                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                 1008                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                 1008                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                 1016                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                 1030                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                 1031                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                 1031                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                 1031                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                 1031                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                 1031                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                 1031                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                 1023                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                 1009                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         7895                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   221.045218                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   190.560039                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    75.028230                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          995     12.60%     12.60% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           39      0.49%     13.10% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           32      0.41%     13.50% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           26      0.33%     13.83% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           33      0.42%     14.25% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           41      0.52%     14.77% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          980     12.41%     27.18% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         5749     72.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         7895                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples         1009                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    29.875124                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean    28.221831                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    10.476934                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-9             7      0.69%      0.69% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-17          112     11.10%     11.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-25          395     39.15%     50.94% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-33          273     27.06%     78.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-41          137     13.58%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-49           50      4.96%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-57           17      1.68%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-65            9      0.89%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-73            7      0.69%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-81            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-89            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total         1009                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples         1009                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.182359                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.157901                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.194584                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            986     97.72%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32             23      2.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total         1009                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  884054972                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1394860172                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                 96435200                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29335.51                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46285.51                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                       1.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    1.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  26331                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 20310                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                113721668.43                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 706197538481                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     820939574                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          7483795.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          7739020.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          7760793.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          7836998.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0          5048592.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               5220768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               5235456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               5286864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         24002534.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         24980467.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         24693427.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         24594585.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        16054640.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        16219699.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        16273612.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        16324623.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      24189327466.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      24195018784.320004                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      24197047692.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      24199394140.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      267886888800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      267881896416.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      267880116672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      267878058384.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        375138344395.200012                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        375140613721.919983                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        375140666220.479980                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        375141034162.560059                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.854946                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.855417                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.855428                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.855504                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data        25600                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data        26112                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data        28416                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data        26624                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data        26112                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       203776                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       299776                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       310784                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total           961536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       781824                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        781824                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          100                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          102                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          111                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          104                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data          102                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data          796                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data         1171                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data         1214                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              3756                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         3054                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             3054                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data        33027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data        33687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data        36660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data        34348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data        33687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.dtb.walker          991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst         2312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data       262894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.dtb.walker         1982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst         2312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data       386744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.dtb.walker          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst         4293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data       400946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total             1240489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst         1651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst          661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst         1651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst         2312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst         2312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst         4293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total          14202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       1008640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            1008640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       1008640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data        33027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data        33687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data        36660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data        34348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data        33687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.dtb.walker          991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst         2312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data       262894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.dtb.walker         1982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst         2312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data       386744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.dtb.walker          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst         4293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data       400946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total            2249129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      3756                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     3054                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   30048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  24432                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM               961312                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                781568                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys                961536                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             781824                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs          123                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            3664                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            3728                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            3752                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            3752                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            3808                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            3744                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            3824                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            3769                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0            2936                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            2992                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2            3024                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            3063                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            3128                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            3072                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            3112                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            3097                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                775250535000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               30048                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              24432                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  3754                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  3753                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  3753                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  3753                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  3754                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  3754                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  3754                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  3754                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                 1010                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                 1010                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                 1010                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                 1010                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                 1010                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                 1010                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                 1010                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                 1010                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                 1011                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                 1011                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                 1011                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                 1011                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                 1011                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                 1011                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                 1018                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                 1030                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                 1029                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                 1029                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                 1030                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                 1030                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                 1030                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                 1030                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                 1023                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                 1011                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         7889                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   220.925339                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   190.318997                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    75.177286                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63         1001     12.69%     12.69% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           36      0.46%     13.14% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           29      0.37%     13.51% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           32      0.41%     13.92% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           35      0.44%     14.36% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           35      0.44%     14.81% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          976     12.37%     27.18% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         5745     72.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         7889                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples         1010                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    29.735644                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean    27.937799                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    10.933370                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-9            14      1.39%      1.39% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-17          117     11.58%     12.97% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-25          390     38.61%     51.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-33          260     25.74%     77.33% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-41          143     14.16%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-49           53      5.25%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-57           18      1.78%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-65            9      0.89%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-73            4      0.40%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::112-113            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::120-121            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total         1010                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples         1010                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.182178                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.157744                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.194005                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            987     97.72%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32             23      2.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total         1010                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  845136354                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1354331304                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                 96131200                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   28132.76                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              45082.76                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                       1.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       1.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    1.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.21                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  26251                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 20325                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                113840019.82                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 706182643483                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     835905362                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          7583587.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          7688822.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2               7859376                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          7870867.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0          5115912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               5186904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               5301960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3          5309712.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         24126835.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         24253132.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         24426355.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         24314035.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        16021463.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        16064593.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        16393052.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        16323793.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      24192140019.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      24195367131.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      24200788351.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      24201113935.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      267884421360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      267881590560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      267876835104.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      267876549504.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        375138947743.680054                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        375139689711.359985                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        375141142765.440063                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        375141020414.400024                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.855071                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.855225                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.855527                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.855501                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data        24832                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data        24832                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data        32000                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data        26368                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data        26368                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       220672                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       283904                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       308480                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total           969216                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       780032                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        780032                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data           97                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data           97                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          125                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          103                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data          103                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data          862                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data         1109                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data         1205                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              3786                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         3047                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             3047                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data        32036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data        32036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data        41284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst         3963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data        34018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data        34018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst         2312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data       284691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst         4954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data       366268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst         7596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data       397974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total             1250397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst         1651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst          661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst          661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst         3963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst          661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst         2312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst         4954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst         7596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total          22458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       1006328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            1006328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       1006328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data        32036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data        32036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data        41284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst         3963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data        34018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data        34018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst         2312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data       284691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst         4954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data       366268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst         7596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data       397974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total            2256725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      3786                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     3047                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   30288                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  24376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM               969216                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                780288                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys                969216                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             780032                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs       196683                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            3720                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            3744                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            3816                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            3816                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            3800                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            3856                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            3792                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            3744                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0            2992                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1            3024                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2            3097                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            3063                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            3032                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            3072                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            3056                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            3048                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                775275446000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               30288                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              24376                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  3786                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  3786                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  3786                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  3786                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  3786                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  3786                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  3786                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  3786                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                 1006                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                 1006                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                 1006                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                 1006                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                 1006                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                 1006                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                 1006                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                 1006                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                 1005                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                 1005                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                 1005                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                 1005                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                 1005                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                 1005                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                 1014                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                 1032                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                 1034                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                 1034                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                 1034                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                 1034                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                 1034                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                 1034                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                 1025                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                 1007                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         7932                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   220.562784                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   189.824251                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    75.431034                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63         1008     12.71%     12.71% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           49      0.62%     13.33% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           31      0.39%     13.72% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           23      0.29%     14.01% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           32      0.40%     14.41% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           59      0.74%     15.15% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          973     12.27%     27.42% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         5757     72.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         7932                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples         1006                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    30.115308                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    28.301077                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    11.300096                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-11            8      0.80%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-19          116     11.53%     12.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-27          389     38.67%     50.99% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-35          265     26.34%     77.34% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-43          133     13.22%     90.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-51           49      4.87%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-59           26      2.58%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-67           13      1.29%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-75            3      0.30%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-83            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-91            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::136-139            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total         1006                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples         1006                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.238569                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.206781                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.361424                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            976     97.02%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             30      2.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total         1006                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  861242144                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1374623744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                 96921600                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   28435.09                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              45385.09                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                       1.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       1.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    1.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  26473                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 20267                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.14                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                113460477.97                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 706167310395                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     851238450                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          7589635.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1               7780752                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          7864819.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          7843046.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0          5119992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               5248920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2          5305632.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               5290944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0             23941632                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         24502233.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2             24365952                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         24129830.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        15991603.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        16091550.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        16150855.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        16160808.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      24191256072.960003                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      24196193403.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      24201250516.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      24200296364.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      267885196752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      267880865760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      267876429696.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      267877266672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        375138634253.760010                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        375140221186.560059                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        375140906038.080078                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        375140526232.320007                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.855006                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.855336                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.855478                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.855399                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data        26624                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data        25856                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data        29952                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data        26880                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data        26368                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       221184                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       284160                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       295424                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total           955392                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       771584                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        771584                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          104                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          117                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          105                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data          103                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data          864                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data         1110                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data         1154                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              3732                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         3014                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             3014                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.inst          661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data        34348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data        33357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst          991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data        38641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst         2972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data        34678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data        34018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         1982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data       285352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.dtb.walker         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst         3963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data       366598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker         3963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst         4954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data       381130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total             1232562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst          661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst         1651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst          991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst         2972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         1982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst         3963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst         4954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total          18495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks        995429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total             995429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks        995429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst          661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data        34348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data        33357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst          991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data        38641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst         2972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data        34678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data        34018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         1982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data       285352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.dtb.walker         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst         3963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data       366598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker         3963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst         4954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data       381130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total            2227991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      3732                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     3014                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   29856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  24112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM               955392                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                771584                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys                955392                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             771584                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs          128                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            3640                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            3776                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            3736                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            3752                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            3800                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            3696                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            3688                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            3768                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0            2920                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            3017                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2            3024                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            3048                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            2992                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            2968                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            3064                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            3079                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                775254718000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               29856                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              24112                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  3731                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  3731                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  3731                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  3731                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  3731                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  3731                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  3731                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  3731                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  992                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  992                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  992                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  992                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  992                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  992                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  992                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  992                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  992                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  992                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  992                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  993                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  993                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  993                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  999                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                 1026                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                 1026                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                 1026                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                 1026                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                 1025                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                 1025                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                 1025                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                 1019                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  992                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         7798                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   221.463965                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   191.162888                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    74.732324                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          974     12.49%     12.49% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           40      0.51%     13.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           30      0.38%     13.39% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           18      0.23%     13.62% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           31      0.40%     14.02% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           41      0.53%     14.54% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          961     12.32%     26.87% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         5703     73.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         7798                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          992                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    30.096774                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    28.387025                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    10.733291                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-9             9      0.91%      0.91% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-17          103     10.38%     11.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-25          382     38.51%     49.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-33          279     28.12%     77.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-41          131     13.21%     91.13% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-49           52      5.24%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-57           15      1.51%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-65           12      1.21%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-73            6      0.60%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-81            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          992                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          992                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.306452                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.265945                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.536255                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            954     96.17%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             38      3.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          992                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  847448584                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1353507784                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                 95539200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   28384.53                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              45334.53                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                       1.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    1.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  26087                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 20083                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                114920651.94                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  85.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 706207638707                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     810910138                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          7512825.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          7545484.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          7764422.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3               7662816                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               5068176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               5090208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               5237904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               5169360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         24195225.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         24033484.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2             24665472                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         24007027.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        15988700.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        15994920.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        16346603.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        16051322.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0       24192204480                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      24193180465.920002                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      24195750992.639999                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      24197040524.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      267884364816.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      267883508688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      267881253840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      267880122672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        375138872789.760010                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        375138891818.880005                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        375140557800.960022                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        375139592288.640015                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.855056                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.855060                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.855405                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.855205                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data        25856                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data        25856                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data        27648                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data        25856                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data        26880                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       217344                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       292864                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       304128                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total           960256                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       771584                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        771584                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          108                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data          105                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data          849                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data         1144                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data         1188                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              3751                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         3014                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             3014                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst         1651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data        33357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data        33357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data        35669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data        33357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst         1321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data        34678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst         1982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data       280398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst         4293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data       377827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         5615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data       392359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total             1238837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst         1651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst          330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst         1321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst         1982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst         4293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         5615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total          17835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks        995429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total             995429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks        995429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst         1651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data        33357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data        33357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data        35669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data        33357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst         1321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data        34678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst         1982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data       280398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst         4293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data       377827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         5615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data       392359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total            2234267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      3751                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     3014                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   30008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  24112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM               960000                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                771584                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys                960256                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             771584                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            3688                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            3680                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            3776                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            3736                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            3824                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            3768                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            3824                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            3704                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0            2960                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1            3000                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            2977                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3            3032                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            3023                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            3048                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            3096                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            2976                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                775126974000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               30008                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              24112                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  3749                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  3749                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  3749                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  3749                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  3749                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  3749                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  3749                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  3749                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  998                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  998                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  998                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  998                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  998                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  998                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  998                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  998                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                 1000                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                 1000                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                 1000                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                 1000                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                 1000                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                 1000                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                 1007                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                 1015                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                 1015                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                 1015                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                 1015                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                 1015                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                 1015                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                 1015                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                 1008                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                 1000                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         7826                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   221.260414                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   190.822492                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    74.921992                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          983     12.56%     12.56% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           42      0.54%     13.10% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           32      0.41%     13.51% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           13      0.17%     13.67% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           33      0.42%     14.09% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           41      0.52%     14.62% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          970     12.39%     27.01% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         5712     72.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         7826                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples         1000                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean           30                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    28.279697                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    10.629063                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-9            10      1.00%      1.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-17          102     10.20%     11.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-25          410     41.00%     52.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-33          242     24.20%     76.40% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-41          141     14.10%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-49           60      6.00%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-57           17      1.70%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-65           11      1.10%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-73            4      0.40%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-81            3      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total         1000                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples         1000                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.112000                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.091180                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.067987                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              2      0.20%      0.20% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            982     98.20%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32             16      1.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total         1000                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  881978360                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1390478360                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                 96000000                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29399.28                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46349.28                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                       1.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       1.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    1.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    1.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  26208                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 20078                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                114579005.76                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 706192632823                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF   68108499000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     825916022                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          7482585.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1               7638624                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          7714828.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3               7877520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               5047776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               5153040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               5204448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               5314200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         24041971.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         24433843.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         24581107.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3             24685440                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        16001556.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        16094868.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        16260341.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        16379781.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      83009538566.399994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      24189763694.399998                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      24191591506.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      24192966291.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      24199759834.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      267886505856.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      267884902512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      267883696560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      267877737312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        375138382006.080017                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        375139352960.640015                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        375139962144                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        375141292654.079956                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.854954                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.855155                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.855282                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.855558                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               47831                       # Transaction distribution
system.membus.trans_dist::ReadResp              47831                       # Transaction distribution
system.membus.trans_dist::WriteReq                637                       # Transaction distribution
system.membus.trans_dist::WriteResp               637                       # Transaction distribution
system.membus.trans_dist::Writeback             48652                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          8130639                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         573786                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         6817785                       # Transaction distribution
system.membus.trans_dist::ReadExReq            157674                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13716                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave     15835132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     15839188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15839188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         8112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     27854593                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     27862705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27862705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     23915500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    767635500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       637000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp       318500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    802758000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq   4065475686                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    286893499                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp   3408892500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     78843985                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    226314000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          219                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          179                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           30                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            6                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback         1265                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq         1391                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           14                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp          556                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           14                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           11                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       639998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp       848986                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq         4000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        48000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      5332938                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq     12812000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq        61500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp      2602500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        11998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp        85500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          2933                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                          752                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            1                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                  4000                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            18862434                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime            3584986                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          2030598                       # Total snoops (count)
system.membus.snoop_fanout::samples           8957190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 8957190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             8957190                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy             1332000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                2028                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy          4241729000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer5.succeeded             6926593                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4403160500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.succeeded            6879969                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              46439                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             46439                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            48652                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq         6522694                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq        295091                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp        6817785                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            13716                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           13716                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         2691                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         2746                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         2652                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         2916                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         2957                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         2642                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         2590                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         2820                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port       101422                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port      2635899                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port       678148                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         2796                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         2702                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         2782                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         2752                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         2669                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total      3451184                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         2773                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         2623                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         2671                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         2683                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         2898                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         2640                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         2616                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         2743                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port       100499                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port      2639585                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port       675765                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         2741                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         2784                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         2688                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         2679                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         2590                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total      3450978                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         2743                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         2632                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         2677                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         2830                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         2764                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         2667                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         2646                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         2698                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port       101588                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port      2638951                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port       675586                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         2717                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         2753                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         2660                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         2633                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         2694                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total      3451240                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         2756                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         2537                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         2597                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         2791                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         2760                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         2742                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         2692                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         2727                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port       100476                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port      2637919                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port       677391                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         2847                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         2674                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         2682                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         2759                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         2781                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total      3451132                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total              13804534                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       428544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       447488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       430592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       450048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       442112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       431104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       424704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       448768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       425728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       446976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       434688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       441344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       437248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       446464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       441600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       428800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      7006208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       443648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       436224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       442112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       416768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       446208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       433408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       428032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       439040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       440320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       425984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       430848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       430080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       444672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       439808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       432640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       422400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      6952192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       434688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       431872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       437248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       437504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       424448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       433152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       435200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       423680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       446720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       426752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       441088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       436736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       449024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       426496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       422144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       429312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      6936064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       438784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       416256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       434944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       433920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       419584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       446720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       446208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       431872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       436480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       438016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       427264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       441088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       426752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       430592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       445184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       446464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      6960129                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               27854593                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     65011000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    457855244                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    457320800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq   9131510800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq    413127400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp   9538472415                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     19201200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    135551988                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq            9                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           20                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq          652                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq        24600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         8000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq       541800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq         2200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          684                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           0                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             576600                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime                 0                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           34182600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               7005                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           33598400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               6776                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           33943800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               6823                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           34231600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               7126                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           34265000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               7201                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           33957400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               6867                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           33794000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               6790                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           34191800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               7017                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy          309298000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded             203516                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy         7412799400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              1.0                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            5277695                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy        1921212000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded           1354962                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          34366600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              7079                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          34355600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              6992                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          34138200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              6933                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          34101600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              6936                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          33735200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              6874                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy        2534898380                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded           1719536                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy        2531063965                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded           1719330                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy        2533093068                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded           1719592                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy        2532825734                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded           1719483                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        46439                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        46439                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        48652                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq      6522694                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq       295091                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp      6817785                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        13716                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        13716                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave      3451184                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave      3450978                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave      3451240                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave      3451132                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total     13804534                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      7006208                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      6952192                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      6936064                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      6960129                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     27854593                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     37151200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    185756000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    194608000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq   5218155200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq    236072800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp   5454228000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     10972800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     54864000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp           45                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp           48                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            4                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       130100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp        63700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        15400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                    97                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime       209200                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy   1424076800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded      1731648                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy   1424736000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded      1731648                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy   1423900800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded      1731648                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy   1424247300                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded      1731649                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   5694848800                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.7                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded      6877941                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq           43755140                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          43612898                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate       142242                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               637                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              637                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            99686                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         8137323                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        573839                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        8711162                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       589457                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       589457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           566616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          566616                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         9810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6972321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side          624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        10600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6823982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side          481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      6714821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side         5694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      6937519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side          704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         9610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      6827498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side          513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       121232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      8216459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        15638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       204232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      8992880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side        16727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       205056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      8927842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side        16952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              61060325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1255680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       756740                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side         1236                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1356800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       784876                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2165504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1341932                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        10916                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1556736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       924960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side         1392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1230080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       837652                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side         1008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     15517696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     15036852                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        29524                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     26141696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     20217056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side        31068                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side     26247168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     34106125                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side        31384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              149585141                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq  21914356509                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  15117707481                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       637000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp       340438                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   3241135995                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq   4270734796                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    287622092                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp   3412285445                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq    294728500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq    283363377                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    648133450                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq     20645787                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        10260                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq          180                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1944                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq       259844                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         1691                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           20                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq       491154                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          925                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          126                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq  24337169344                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    133610711                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      5574492                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     43539981                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    688339277                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     14374000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       286999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq    736811000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     20333952                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      1908494                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                     21433784                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       10406                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime        25846142046                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         135806204                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                        46285385                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         53720669                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              53720669    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           53720669                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        30308507269                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded           53722698                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         159542075                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              4905                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy      215602288810                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            27.8                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           6809695                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy            315499                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded               315                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         172378087                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              5300                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy      211934712002                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            27.3                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           6679936                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy            241499                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded               241                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        275043573                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             8459                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy     211165475865                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           27.2                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          6619651                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          2965498                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             2965                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        197783511                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             6081                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy     214311584147                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           27.6                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          6774754                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy           356499                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded              356                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        156286103                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             4805                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy     213244852625                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           27.5                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded          6703452                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy           261000                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded              261                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy       1970280863                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded            60616                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy     139770044886                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           18.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded          6394318                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy          8283414                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded             8257                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy       3319054839                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded           102116                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy     129233159373                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           16.7                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded          6663993                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            19000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy          8980436                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded             8960                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy       3332247234                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded           102528                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy     133018502083                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization           17.2                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded          6651917                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy          9119955                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded             9106                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        77511                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        77511    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        77511                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        77511                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        77511    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        77511                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        77511                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        77511    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        77511                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        77511                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        77511    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        77511                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        77511                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            77511    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        77511                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        77511                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           77511    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        77511                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     60728                       # number of replacements
system.l2.tags.tagsinuse                  8071.911269                       # Cycle average of tags in use
system.l2.tags.total_refs                      111510                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     60728                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.836221                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3150.912977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     2.934646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    49.003123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   191.407779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.241410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    39.975909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   165.917255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.324856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    20.045950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   181.078608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.644147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    15.253838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   141.615491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     0.546447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    11.443610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   169.878314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     6.244542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    16.816295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1304.113658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     6.754194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst    35.205670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data  1183.203843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker    15.610615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   152.894951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data  1206.843140                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.384633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.005982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.023365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.004880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.020254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.022104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.017287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.020737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.002053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.159194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.004298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.144434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.001906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.018664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.147320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985341                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          533                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          641                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6592                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.006104                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.977417                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59570730                       # Number of tag accesses
system.l2.tags.data_accesses                 59570730                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker          304                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         4802                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data          985                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker          234                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         5222                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data          928                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         2723                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         8377                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data         2266                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker          345                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         5896                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data         1235                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker          251                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         4727                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data         1152                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker         7355                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst        60472                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        23655                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker         7735                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           19                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst       101934                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        27183                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker         7808                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst       102229                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        66513                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  444356                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            99686                       # number of Writeback hits
system.l2.Writeback_hits::total                 99686                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data         2474                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data         2286                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data         2317                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7214                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 53                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data           34                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           82                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data           86                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data         2345                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data         2486                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5696                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker          304                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          4802                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data          1001                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker          234                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          5222                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data           962                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         2723                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          8377                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data          2348                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker          345                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          5896                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data          1321                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker          251                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          4727                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data          1170                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker         7355                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst         60472                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         24284                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker         7735                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           19                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst        101934                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         29528                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker         7808                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst        102229                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         68999                       # number of demand (read+write) hits
system.l2.demand_hits::total                   450052                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker          304                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         4802                       # number of overall hits
system.l2.overall_hits::system.cpu0.data         1001                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker          234                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         5222                       # number of overall hits
system.l2.overall_hits::system.cpu1.data          962                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         2723                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         8377                       # number of overall hits
system.l2.overall_hits::system.cpu2.data         2348                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker          345                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         5896                       # number of overall hits
system.l2.overall_hits::system.cpu3.data         1321                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker          251                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         4727                       # number of overall hits
system.l2.overall_hits::system.cpu4.data         1170                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker         7355                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst        60472                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        24284                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker         7735                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           19                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst       101934                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        29528                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker         7808                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst       102229                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        68999                       # number of overall hits
system.l2.overall_hits::total                  450052                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          103                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         1606                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst           78                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         1605                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst           82                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         1774                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          185                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         1644                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst           78                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         1599                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           26                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          144                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        13434                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           32                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          182                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data        12149                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           38                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          299                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data        11699                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 46778                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data       159355                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data       140688                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        87605                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data       158771                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data       120466                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data      1679388                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data      2138315                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data      2037576                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            6522164                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data           43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         2016                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data           90                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data        81298                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data       109056                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data       102534                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           295091                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data           34                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data           85                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data           59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data           32                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data           33                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data         6368                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data         7617                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14246                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          103                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data         1624                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst           78                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data         1639                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst           82                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data         1859                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          185                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data         1703                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst           78                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data         1631                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          144                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        13467                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           32                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          182                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        18517                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           38                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          299                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        19316                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61024                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker            5                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          103                       # number of overall misses
system.l2.overall_misses::system.cpu0.data         1624                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker            6                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst           78                       # number of overall misses
system.l2.overall_misses::system.cpu1.data         1639                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker            6                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst           82                       # number of overall misses
system.l2.overall_misses::system.cpu2.data         1859                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          185                       # number of overall misses
system.l2.overall_misses::system.cpu3.data         1703                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst           78                       # number of overall misses
system.l2.overall_misses::system.cpu4.data         1631                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           26                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          144                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        13467                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           32                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          182                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        18517                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           38                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          299                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        19316                       # number of overall misses
system.l2.overall_misses::total                 61024                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker       659000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     13302000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    206894500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker       746000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst      9826500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    206466500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker       802500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     10235000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    228783000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker       373500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     22738000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    211519999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst      9836000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data    206570500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      3370000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     18218000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   1736377998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      4046000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     22813500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data   1572599943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      4826500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     38956000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data   1513703156                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6043788596                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       653000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       391500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       195500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data       457000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data       653000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data       261500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data      6985500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data     16313000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     25910000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       334000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       195500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       261500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data       784500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data      5601000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      7372500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data      2124000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data      4317000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     10446000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data      7331500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data      3914500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data      3322500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data    795878000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data    955994000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1783327500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker       659000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     13302000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data    209018500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker       746000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst      9826500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data    210783500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker       802500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     10235000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data    239229000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker       373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     22738000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data    218851499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker       124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst      9836000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data    210485000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      3370000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     18218000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   1739700498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      4046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     22813500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   2368477943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      4826500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     38956000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   2469697156                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7827116096                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker       659000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     13302000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data    209018500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker       746000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst      9826500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data    210783500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker       802500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     10235000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data    239229000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker       373500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     22738000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data    218851499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker       124500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst      9836000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data    210485000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      3370000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     18218000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   1739700498                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      4046000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     22813500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   2368477943                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      4826500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     38956000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   2469697156                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7827116096                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker          309                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         4905                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data         2591                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker          240                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         5300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data         2533                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         2729                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         8459                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data         4040                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker          348                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         6081                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data         2879                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker          252                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         4805                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data         2751                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker         7381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst        60616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        37089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker         7767                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst       102116                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data        39332                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker         7846                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst       102528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data        78212                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              491134                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        99686                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             99686                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data       159372                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data       140702                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        87662                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data       158798                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data       120488                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data      1681862                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data      2140601                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data      2039893                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          6529378                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         2019                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data           94                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data        81308                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data       109069                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data       102549                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         295144                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data           34                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data           68                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data         8713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data        10103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19942                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker          309                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         4905                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data         2625                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker          240                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         5300                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data         2601                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         2729                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         8459                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data         4207                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker          348                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         6081                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data         3024                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker          252                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         4805                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data         2801                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker         7381                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst        60616                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        37751                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker         7767                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst       102116                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data        48045                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker         7846                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst       102528                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data        88315                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               511076                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker          309                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         4905                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data         2625                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker          240                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         5300                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data         2601                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         2729                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         8459                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data         4207                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker          348                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         6081                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data         3024                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker          252                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         4805                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data         2801                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker         7381                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst        60616                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        37751                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker         7767                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst       102116                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data        48045                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker         7846                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst       102528                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data        88315                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              511076                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.016181                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.020999                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.619838                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.025000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.014717                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.633636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.002199                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.009694                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.439109                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.008621                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.030423                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.571032                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.003968                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.016233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.581243                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.003523                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.002376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.362210                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.004120                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.001782                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.308883                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.004843                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.002916                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.149581                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.095245                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.999893                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.999900                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.999350                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.999830                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.999817                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.998529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.998932                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.998864                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998895                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.955556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.967742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.998514                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.957447                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.827586                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.999877                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.999881                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.999854                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999820                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.529412                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.508982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.406897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.640000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.049849                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.730862                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.753934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.714372                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.016181                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.020999                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.618667                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.025000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.014717                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.630142                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.002199                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.009694                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.441883                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.008621                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.030423                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.563161                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.003968                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.016233                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.582292                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.003523                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.002376                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.356732                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.004120                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.001782                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.385410                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.004843                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.002916                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.218717                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.119403                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.016181                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.020999                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.618667                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.025000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.014717                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.630142                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.002199                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.009694                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.441883                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.008621                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.030423                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.563161                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.003968                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.016233                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.582292                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.003523                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.002376                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.356732                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.004120                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.001782                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.385410                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.004843                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.002916                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.218717                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.119403                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker       131800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 129145.631068                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 128825.965131                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 124333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 125980.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 128639.563863                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker       133750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 124817.073171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 128964.487035                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 122908.108108                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 128661.799878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 126102.564103                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 129187.304565                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 129615.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 126513.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 129252.493524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 126437.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 125348.901099                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 129442.747798                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 127013.157895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 130287.625418                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 129387.396872                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129201.517722                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data     4.097769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data     2.782753                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data     2.231608                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data     2.878359                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data     5.420617                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data     0.155711                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data     3.266825                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data     8.006082                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     3.972608                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data  3046.511628                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data 11133.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data    96.974206                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   722.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data 10895.833333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data     7.193552                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data    54.625783                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    24.983819                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data       118000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 126970.588235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 122894.117647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 124262.711864                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 122328.125000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 100681.818182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 124980.841709                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 125507.942760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125180.927980                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker       131800                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 129145.631068                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 128705.972906                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 124333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 125980.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 128604.942038                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker       133750                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 124817.073171                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 128686.928456                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 122908.108108                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 128509.394598                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 126102.564103                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 129052.728387                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 129615.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 126513.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 129182.482958                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 126437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 125348.901099                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 127908.297402                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 127013.157895                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 130287.625418                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 127857.587285                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128262.914525                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker       131800                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 129145.631068                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 128705.972906                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 124333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 125980.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 128604.942038                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker       133750                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 124817.073171                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 128686.928456                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 122908.108108                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 128509.394598                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 126102.564103                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 129052.728387                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 129615.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 126513.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 129182.482958                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 126437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 125348.901099                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 127908.297402                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 127013.157895                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 130287.625418                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 127857.587285                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128262.914525                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                48652                       # number of writebacks
system.l2.writebacks::total                     48652                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.inst           31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           46                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           89                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst           30                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst           30                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                339                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst           31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst           30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst           30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 339                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst           31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst           30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst           30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                339                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst           72                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         1597                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         1591                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         1764                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst           96                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         1623                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst           48                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         1596                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        13428                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          169                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data        12149                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          299                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data        11699                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            46439                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data       159355                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data       140688                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        87605                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data       158771                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data       120466                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data      1679388                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data      2138315                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data      2037576                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       6522164                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data           43                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         2016                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data           90                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data        81298                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data       109056                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data       102534                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       295091                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data           34                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data           85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data           32                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data           33                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data         6368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data         7617                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14246                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         1615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data         1625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         1849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data         1682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data         1628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        13461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        18517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data        19316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             60685                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         1615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data         1625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         1849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data         1682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data         1628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        13461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        18517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data        19316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            60685                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker       604000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst      8922500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    188417000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker       680000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst      3817000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    187259000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       736500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst      5612000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    208247000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker       340500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     11771000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    191145999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst      6048500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data    188722000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      3084000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     13614500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   1587993998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker      3694000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     19868000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data   1438960943                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      4408500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     35667000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data   1385014156                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5494741596                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   8635878429                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   7669742354                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   4772272943                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   8604826273                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   6568110868                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data  91446886351                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data 116458775829                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data 110982939563                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 355139432610                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data      2336000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data      1642500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data    109730304                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data      4901500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data      1304500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data   4417710960                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data   5925934645                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data   5571364684                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  16034925093                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data      1926000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data      3943000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data      9511000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data      6682500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data      3562500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data      2959500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data    725830000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data    872207000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1626621500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker       604000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst      8922500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    190343000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker       680000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst      3817000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data    191202000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       736500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst      5612000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data    217758000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker       340500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     11771000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data    197828499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst      6048500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data    192284500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      3084000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     13614500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   1590953498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker      3694000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     19868000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data   2164790943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      4408500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     35667000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data   2257221156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7121363096                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker       604000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst      8922500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    190343000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker       680000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst      3817000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data    191202000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       736500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst      5612000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data    217758000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker       340500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     11771000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data    197828499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst      6048500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data    192284500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      3084000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     13614500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   1590953498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker      3694000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     19868000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data   2164790943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      4408500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     35667000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data   2257221156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7121363096                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data      3576000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      3477500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data      3444000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      3728500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data      3630000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data      3195500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data      3383000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data      3483499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     27917999                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1595000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1560000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1589000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1560500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data      1612500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1560000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data      1580000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data      1745500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     12802500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      5171000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      5037500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      5033000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      5289000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      5242500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      4755500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data      4963000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data      5228999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     40720499                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.016181                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.014679                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.616364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.025000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.006038                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.628109                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.002199                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.005320                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.436634                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.008621                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.015787                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.563737                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.003968                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.009990                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.580153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.003523                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.001881                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.362048                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.004120                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.001655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.308883                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.004843                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.002916                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.149581                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.094555                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.999893                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.999900                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.999350                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.999830                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.999817                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.998529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.998932                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.998864                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998895                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.955556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.967742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.998514                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.957447                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.827586                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.999877                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.999881                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.999854                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999820                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.529412                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.508982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.406897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.640000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.049849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.730862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.753934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.714372                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.016181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.014679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.615238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.025000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.006038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.624760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.002199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.005320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.439506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.008621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.015787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.556217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.003968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.009990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.581221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.003523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.001881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.356573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.004120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.001655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.385410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.004843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.002916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.218717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.118740                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.016181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.014679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.615238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.025000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.006038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.624760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.002199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.005320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.439506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.008621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.015787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.556217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.003968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.009990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.581221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.003523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.001881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.356573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.004120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.001655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.385410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.004843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.002916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.218717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118740                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       120800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 123923.611111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 117981.840952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 113333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 119281.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 117698.931490                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker       122750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 124711.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 118053.854875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 122614.583333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 117773.258780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 126010.416667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 118246.867168                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 118615.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 119425.438596                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 118259.904528                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 115437.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 117562.130178                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 118442.747798                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 116013.157895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 119287.625418                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 118387.396872                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118321.703654                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54192.704521                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54515.966920                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54474.892335                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54196.460771                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54522.528083                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54452.506717                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54462.871854                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54468.122692                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54451.165688                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54325.581395                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54429.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54461.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54354.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54339.724962                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54338.455885                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54336.753506                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54338.916107                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data       107000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 115970.588235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 111894.117647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 113262.711864                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 111328.125000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 89681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 113980.841709                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 114507.942760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114180.927980                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       120800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 123923.611111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 117859.442724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 113333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 119281.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 117662.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker       122750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 124711.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 117770.686858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 122614.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 117615.041023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 126010.416667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 118110.872236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 118615.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 119425.438596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 118189.844588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 115437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 117562.130178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 116908.297402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 116013.157895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 119287.625418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 116857.587285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117349.643174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       120800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 123923.611111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 117859.442724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 113333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 119281.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 117662.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker       122750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 124711.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 117770.686858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 122614.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 117615.041023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 126010.416667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 118110.872236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 118615.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 119425.438596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 118189.844588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 115437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 117562.130178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 116908.297402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 116013.157895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 119287.625418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 116857.587285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117349.643174                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       2933                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        15256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        15256    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         15256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        12112                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        12112    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        12112                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         77511                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     5030429.229400                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    16246146.182010                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07        76007     98.06%     98.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07          789      1.02%     99.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08          209      0.27%     99.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08          302      0.39%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08           73      0.09%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08           49      0.06%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08           67      0.09%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08            4      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           77511                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        5038576.563108      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   3905536                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        77511                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    3994354.349705                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   13916372.717596                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07        76429     98.60%     98.60% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          609      0.79%     99.39% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08          146      0.19%     99.58% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08          178      0.23%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           54      0.07%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           27      0.03%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           61      0.08%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          77511                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       4000212.331697      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                3100672                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           15256                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99325.498165                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98154.098763                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      18954.612423                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151            2      0.01%      0.01% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919            1      0.01%      0.02% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        14005     91.80%     91.82% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687          234      1.53%     93.35% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071          195      1.28%     94.63% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455          212      1.39%     96.02% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839          208      1.36%     97.38% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223          236      1.55%     98.93% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607            1      0.01%     98.94% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            1      0.01%     98.94% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375          159      1.04%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            2      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             15256                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               15256                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           50807986.890404                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          60148444.425499                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             15256    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value            124000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         529780000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 15256                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             12112                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         64007159.676354                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        76175744.960300                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           12109     99.98%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           64000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       867933000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               12112                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 27368                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             28322370.944168                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            32657997.955940                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 4      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                3      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               27357     99.96%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               64000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           331682000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   27368                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        77511                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.001935                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.043949                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            77361     99.81%     99.81% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              150      0.19%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        77511                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        77511                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           77511    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        77511                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             77511                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             0.196501                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            0.633781                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                 76002     98.05%     98.05% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                  1004      1.30%     99.35% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   298      0.38%     99.73% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   126      0.16%     99.90% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                    67      0.09%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                   2      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               77511                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            77511                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.156029                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.543608                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0-1                76429     98.60%     98.60% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2-3                  755      0.97%     99.58% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4-5                  178      0.23%     99.81% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6-7                   81      0.10%     99.91% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8-9                   61      0.08%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10-11                  3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12-13                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14-15                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16-17                  2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18-19                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::20-21                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::22-23                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              77511                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        14839                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        14839    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         14839                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        12318                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        12318    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        12318                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         77511                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     4893695.088439                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    15903861.028809                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07        76815     99.10%     99.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08          520      0.67%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08          106      0.14%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08           60      0.08%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08            3      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08            3      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           77511                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        4900854.589667      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   3798784                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        77511                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    4061400.317374                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   14168395.191929                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07        76425     98.60%     98.60% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          570      0.74%     99.33% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08          179      0.23%     99.57% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08          183      0.24%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           44      0.06%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           30      0.04%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           68      0.09%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          77511                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       4068247.647114      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                3153408                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           14839                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99187.384595                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98109.883163                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      17958.227687                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            1      0.01%      0.01% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            1      0.01%      0.01% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        13591     91.59%     91.60% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687          220      1.48%     93.09% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          234      1.58%     94.66% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          209      1.41%     96.07% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839          246      1.66%     97.73% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          211      1.42%     99.15% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607            2      0.01%     99.16% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            1      0.01%     99.17% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375          123      0.83%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             14839                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               14839                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           52245855.246310                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          61191254.652147                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               2      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             14836     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             92000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         629007000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 14839                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             12318                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         62926312.226011                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        75695491.717549                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           12317     99.99%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           68000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value      1004915000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               12318                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 27157                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             28542428.876533                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            33233186.723617                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                3      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               27148     99.97%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               63000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           462941000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   27157                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        77511                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.002051                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.045245                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            77352     99.79%     99.79% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              159      0.21%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        77511                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        77511                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           77511    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        77511                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             77511                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             0.191160                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            0.621182                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                 76029     98.09%     98.09% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                   982      1.27%     99.35% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   325      0.42%     99.77% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   103      0.13%     99.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                    59      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                   4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   4      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               77511                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            77511                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.158648                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.553453                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                  67794     87.46%     87.46% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   8631     11.14%     98.60% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    570      0.74%     99.33% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                    179      0.23%     99.57% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                    103      0.13%     99.70% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     80      0.10%     99.80% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     44      0.06%     99.86% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     30      0.04%     99.90% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                     62      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      6      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              77511                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        15037                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        15037    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         15037                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        12057                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        12057    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        12057                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         77511                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     4958098.850486                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    16081489.503473                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07        76005     98.06%     98.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07          815      1.05%     99.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          185      0.24%     99.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08          298      0.38%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08           93      0.12%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08           37      0.05%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08           65      0.08%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           77511                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        4966247.756912      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   3849472                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        77511                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    3976849.737457                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   13938683.896812                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07        76466     98.65%     98.65% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          560      0.72%     99.37% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08          144      0.19%     99.56% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08          185      0.24%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           60      0.08%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           29      0.04%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           56      0.07%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          77511                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       3982047.563017      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                3086592                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           15037                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99192.152690                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98095.859797                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      18148.078053                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151            2      0.01%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            0      0.00%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        13793     91.73%     91.74% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          220      1.46%     93.20% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          223      1.48%     94.69% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          209      1.39%     96.08% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          225      1.50%     97.57% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223          233      1.55%     99.12% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607            1      0.01%     99.13% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            1      0.01%     99.14% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375          129      0.86%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            1      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             15037                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon2.ittReadRead::samples               15037                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           51547963.290550                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          60628091.587085                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             15036     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             67000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         695671000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 15037                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             12057                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         64288532.553703                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        75864965.806908                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           12054     99.98%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           47000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       779053000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               12057                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 27094                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             28608800.361704                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            33146722.485773                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 4      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 2      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               27084     99.96%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               47000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           338340000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   27094                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        77511                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.001793                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.042310                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            77372     99.82%     99.82% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              139      0.18%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        77511                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        77511                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           77511    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        77511                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             77511                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             0.193676                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            0.628594                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                 76011     98.06%     98.06% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                   995      1.28%     99.35% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                   298      0.38%     99.73% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                   128      0.17%     99.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                    66      0.09%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                   4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               77511                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            77511                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.155346                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.544480                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                  67947     87.66%     87.66% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   8519     10.99%     98.65% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    560      0.72%     99.37% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                    144      0.19%     99.56% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                    115      0.15%     99.71% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     70      0.09%     99.80% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     60      0.08%     99.88% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     29      0.04%     99.91% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     49      0.06%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      7      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              77511                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        15023                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        15023    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         15023                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        12166                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.979040                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.883344                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     2.311885                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        12165     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        12166                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         77511                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     4956447.471972                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    15956643.543352                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07        76078     98.15%     98.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07          758      0.98%     99.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          167      0.22%     99.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08          322      0.42%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08           74      0.10%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08           39      0.05%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08           61      0.08%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           77511                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        4961623.997612      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   3845888                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        77511                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    4009547.032034                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   14188222.957446                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07        76433     98.61%     98.61% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          580      0.75%     99.36% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          163      0.21%     99.57% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08          171      0.22%     99.79% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           54      0.07%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           32      0.04%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           64      0.08%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            4      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            3      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          77511                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       4017717.853444      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                3114241                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           15023                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       99353.857419                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98215.424485                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      18550.120719                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            1      0.01%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            1      0.01%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        13757     91.57%     91.59% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          198      1.32%     92.90% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          243      1.62%     94.52% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          244      1.62%     96.15% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          199      1.32%     97.47% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          234      1.56%     99.03% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607            2      0.01%     99.04% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            1      0.01%     99.05% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          143      0.95%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             15023                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               15023                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           51604054.982360                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          60805873.620815                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               2      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             15021     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             91000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         629623000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 15023                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             12166                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         63712569.044879                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        76572824.422596                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           12164     99.98%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           70000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       880102000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               12166                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 27189                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             28508849.718636                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            33162652.283938                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 3      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               27181     99.97%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               70000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           360440000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   27189                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        77511                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.001948                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.044095                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            77360     99.81%     99.81% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              151      0.19%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        77511                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        77511                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           77511    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        77511                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             77511                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             0.193611                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            0.623306                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                 76073     98.14%     98.14% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                   928      1.20%     99.34% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                   323      0.42%     99.76% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                   115      0.15%     99.91% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                    58      0.07%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                   6      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               77511                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            77511                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.156623                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.554227                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0-1                76433     98.61%     98.61% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2-3                  743      0.96%     99.57% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4-5                  171      0.22%     99.79% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6-7                   86      0.11%     99.90% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8-9                   64      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10-11                  6      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12-13                  3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14-15                  3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16-17                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18-19                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::20-21                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::22-23                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              77511                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       204113                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       204113    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         204113                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        48653                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.994759                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.970824                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.156073                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        48652    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         48653                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          77511                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      19838670.640296                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     49046897.318890                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08        76505     98.70%     98.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08          212      0.27%     98.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08          197      0.25%     99.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08          563      0.73%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08           13      0.02%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08            6      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08            2      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09            3      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            3      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            77511                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         19867302.907299      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   15399680                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         77511                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     16042151.436570                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    41001771.938076                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08        76646     98.88%     98.88% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          331      0.43%     99.31% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          307      0.40%     99.71% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08          202      0.26%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08            6      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            7      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            3      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            5      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           77511                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        16068225.395272      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                12454913                       # Number of bytes written
system.Hmon.readLatencyHist::samples            60155                       # Read request-response latency
system.Hmon.readLatencyHist::mean        107890.075638                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       106825.404831                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       18474.257519                       # Read request-response latency
system.Hmon.readLatencyHist::0-16383                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-49151            6      0.01%      0.01% # Read request-response latency
system.Hmon.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Hmon.readLatencyHist::65536-81919            3      0.00%      0.01% # Read request-response latency
system.Hmon.readLatencyHist::81920-98303            0      0.00%      0.01% # Read request-response latency
system.Hmon.readLatencyHist::98304-114687        55547     92.34%     92.35% # Read request-response latency
system.Hmon.readLatencyHist::114688-131071          897      1.49%     93.85% # Read request-response latency
system.Hmon.readLatencyHist::131072-147455          850      1.41%     95.26% # Read request-response latency
system.Hmon.readLatencyHist::147456-163839          893      1.48%     96.74% # Read request-response latency
system.Hmon.readLatencyHist::163840-180223          893      1.48%     98.23% # Read request-response latency
system.Hmon.readLatencyHist::180224-196607          502      0.83%     99.06% # Read request-response latency
system.Hmon.readLatencyHist::196608-212991            6      0.01%     99.07% # Read request-response latency
system.Hmon.readLatencyHist::212992-229375            1      0.00%     99.07% # Read request-response latency
system.Hmon.readLatencyHist::229376-245759          555      0.92%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::311296-327679            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              60155                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               204113                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            3797537.905474                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           2720486.799753                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                    55      0.03%      0.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000               117      0.06%      0.08% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000              476      0.23%      0.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000               22      0.01%      0.33% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000               38      0.02%      0.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000               29      0.01%      0.36% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             1126      0.55%      0.91% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000               34      0.02%      0.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000               19      0.01%      0.94% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000               29      0.01%      0.95% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000               19      0.01%      0.96% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000               30      0.01%      0.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000               91      0.04%      1.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000               22      0.01%      1.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000               21      0.01%      1.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000               18      0.01%      1.05% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000               24      0.01%      1.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000               25      0.01%      1.08% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000               15      0.01%      1.08% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000              41      0.02%      1.10% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             201862     98.90%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           22460500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 204113                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              48653                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          15931738.104536                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         18287233.941816                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000           1263      2.60%      2.60% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             10      0.02%      2.62% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             15      0.03%      2.65% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             31      0.06%      2.71% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             17      0.03%      2.75% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             24      0.05%      2.80% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             18      0.04%      2.83% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             11      0.02%      2.85% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             19      0.04%      2.89% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             15      0.03%      2.92% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             25      0.05%      2.98% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             12      0.02%      3.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             23      0.05%      3.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             21      0.04%      3.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             19      0.04%      3.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             12      0.02%      3.15% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            23      0.05%      3.20% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            47095     96.80%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        285610000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                48653                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 252766                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              3066578.788286                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             2810671.809382                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                      84      0.03%      0.03% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                 137      0.05%      0.09% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                501      0.20%      0.29% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               1458      0.58%      0.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                179      0.07%      0.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                117      0.05%      0.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               1208      0.48%      1.46% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               2279      0.90%      2.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                 90      0.04%      2.39% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                126      0.05%      2.44% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                109      0.04%      2.49% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                100      0.04%      2.53% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                161      0.06%      2.59% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                135      0.05%      2.64% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                 56      0.02%      2.67% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                 79      0.03%      2.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                 62      0.02%      2.72% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                 86      0.03%      2.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                 43      0.02%      2.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000                97      0.04%      2.81% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               245659     97.19%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             22347500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   252766                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        77511                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.008308                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.090914                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             76868     99.17%     99.17% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               642      0.83%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                 1      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         77511                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        77511                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            77511    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        77511                       # Outstanding write transactions
system.Hmon.readTransHist::samples              77511                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean              2.632143                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             1.945444                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                  76527     98.73%     98.73% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                   366      0.47%     99.20% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                  591      0.76%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                   12      0.02%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                    5      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                    3      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                    0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                    1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    2      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                77511                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             77511                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.626647                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.601632                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                 76420     98.59%     98.59% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   365      0.47%     99.06% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                  249      0.32%     99.38% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                 250      0.32%     99.71% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                 189      0.24%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  17      0.02%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   4      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   5      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   3      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               77511                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    93649272                       # DTB read hits
system.cpu0.dtb.read_misses                       149                       # DTB read misses
system.cpu0.dtb.write_hits                    4624810                       # DTB write hits
system.cpu0.dtb.write_misses                       13                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                93649421                       # DTB read accesses
system.cpu0.dtb.write_accesses                4624823                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         98274082                       # DTB hits
system.cpu0.dtb.misses                            162                       # DTB misses
system.cpu0.dtb.accesses                     98274244                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   362357152                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               362357152                       # ITB inst accesses
system.cpu0.itb.hits                        362357152                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    362357152                       # DTB accesses
system.cpu0.numCycles                      1550105484                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  360435887                       # Number of instructions committed
system.cpu0.committedOps                    364425347                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            271801717                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     999027                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     62414186                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   271801717                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads          331240218                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         175885664                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1374535253                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          266508524                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     98278018                       # number of memory refs
system.cpu0.num_load_insts                   93651185                       # Number of load instructions
system.cpu0.num_store_insts                   4626833                       # Number of store instructions
system.cpu0.num_idle_cycles              177531.080144                       # Number of idle cycles
system.cpu0.num_busy_cycles              1549927952.919856                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999885                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000115                       # Percentage of idle cycles
system.cpu0.Branches                         78543918                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                266150325     73.03%     73.03% # Class of executed instruction
system.cpu0.op_class::IntMult                    2030      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                12      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.03% # Class of executed instruction
system.cpu0.op_class::MemRead                93651185     25.70%     98.73% # Class of executed instruction
system.cpu0.op_class::MemWrite                4626833      1.27%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 364430385                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      50                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             4905                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          362668435                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             4905                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         73938.518858                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        724719209                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       724719209                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    362352247                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      362352247                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    362352247                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       362352247                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    362352247                       # number of overall hits
system.cpu0.icache.overall_hits::total      362352247                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         4905                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4905                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         4905                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4905                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         4905                       # number of overall misses
system.cpu0.icache.overall_misses::total         4905                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    108967075                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    108967075                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    108967075                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    108967075                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    108967075                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    108967075                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    362357152                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    362357152                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    362357152                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    362357152                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    362357152                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    362357152                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000014                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000014                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 22215.509684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22215.509684                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 22215.509684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22215.509684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 22215.509684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22215.509684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         4905                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         4905                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         4905                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         4905                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         4905                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         4905                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     98897925                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     98897925                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     98897925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     98897925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     98897925                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     98897925                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 20162.675841                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20162.675841                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 20162.675841                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20162.675841                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 20162.675841                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20162.675841                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              1493                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements             2656                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          247.847073                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           36852066                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2656                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         13875.024849                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   247.847073                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.968153                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.968153                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        203100472                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       203100472                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     87134161                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       87134161                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      4229823                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4229823                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          369                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          369                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        99221                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        99221                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data          685                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          685                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     91363984                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        91363984                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     91364353                       # number of overall hits
system.cpu0.dcache.overall_hits::total       91364353                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data      6022048                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6022048                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data       295885                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       295885                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          116                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          116                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       393179                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       393179                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data        98323                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        98323                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data      6317933                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6317933                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data      6318049                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6318049                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data 275832310070                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 275832310070                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data  11494459458                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  11494459458                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   7020526826                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   7020526826                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      4360000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4360000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data   3026925500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total   3026925500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 287326769528                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 287326769528                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 287326769528                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 287326769528                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     93156209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     93156209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      4525708                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4525708                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          485                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          485                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       492400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       492400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        99008                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        99008                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     97681917                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     97681917                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     97682402                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97682402                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.064645                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064645                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.065379                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065379                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.239175                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.239175                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.798495                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.798495                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.993081                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.993081                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.064679                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.064679                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.064680                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.064680                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 45803.738208                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45803.738208                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 38847.726171                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38847.726171                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 17855.803148                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17855.803148                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data    44.343643                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    44.343643                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 45477.970331                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45477.970331                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 45477.135351                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45477.135351                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          327                       # number of writebacks
system.cpu0.dcache.writebacks::total              327                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          109                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data      6022048                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6022048                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data       295885                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       295885                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          116                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          116                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       393070                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       393070                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data        98319                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        98319                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data      6317933                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6317933                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data      6318049                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6318049                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data 259060725930                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 259060725930                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data  10902667542                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10902667542                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      2644502                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2644502                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data   5947122672                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   5947122672                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      4136000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4136000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data   2830511500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total   2830511500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 269963393472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 269963393472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 269966037974                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 269966037974                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      7858525                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      7858525                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      3711019                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      3711019                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data     11569544                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     11569544                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.064645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.064645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.065379                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065379                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.239175                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.239175                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.798274                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.798274                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.993041                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.993041                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.064679                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064679                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.064680                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064680                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 43018.708242                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43018.708242                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 36847.652101                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36847.652101                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 22797.431034                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 22797.431034                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 15129.932765                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15129.932765                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data    42.067149                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total    42.067149                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 42729.701862                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42729.701862                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 42729.335903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42729.335903                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry           4013564                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    93785785                       # DTB read hits
system.cpu1.dtb.read_misses                       120                       # DTB read misses
system.cpu1.dtb.write_hits                    4627153                       # DTB write hits
system.cpu1.dtb.write_misses                        6                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                93785905                       # DTB read accesses
system.cpu1.dtb.write_accesses                4627159                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         98412938                       # DTB hits
system.cpu1.dtb.misses                            126                       # DTB misses
system.cpu1.dtb.accesses                     98413064                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   362889663                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               362889663                       # ITB inst accesses
system.cpu1.itb.hits                        362889663                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    362889663                       # DTB accesses
system.cpu1.numCycles                      1550114170                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  360970037                       # Number of instructions committed
system.cpu1.committedOps                    364963327                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            272200698                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                    1000114                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     62506625                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   272200698                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads          331716869                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         176146451                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads          1376559483                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          266898256                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     98416380                       # number of memory refs
system.cpu1.num_load_insts                   93787543                       # Number of load instructions
system.cpu1.num_store_insts                   4628837                       # Number of store instructions
system.cpu1.num_idle_cycles              189259.079298                       # Number of idle cycles
system.cpu1.num_busy_cycles              1549924910.920702                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999878                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000122                       # Percentage of idle cycles
system.cpu1.Branches                         78660374                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                266549644     73.03%     73.03% # Class of executed instruction
system.cpu1.op_class::IntMult                    2006      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                12      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::MemRead                93787543     25.70%     98.73% # Class of executed instruction
system.cpu1.op_class::MemWrite                4628837      1.27%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 364968042                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     106                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             5300                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          363299534                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5300                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         68547.081887                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        725784626                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       725784626                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    362884363                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      362884363                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    362884363                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       362884363                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    362884363                       # number of overall hits
system.cpu1.icache.overall_hits::total      362884363                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         5300                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5300                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         5300                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5300                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         5300                       # number of overall misses
system.cpu1.icache.overall_misses::total         5300                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    109607587                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    109607587                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    109607587                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    109607587                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    109607587                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    109607587                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    362889663                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    362889663                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    362889663                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    362889663                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    362889663                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    362889663                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 20680.676792                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20680.676792                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 20680.676792                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20680.676792                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 20680.676792                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20680.676792                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         5300                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5300                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         5300                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5300                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         5300                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5300                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     98751413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     98751413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     98751413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     98751413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     98751413                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     98751413                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 18632.342075                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18632.342075                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 18632.342075                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18632.342075                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 18632.342075                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18632.342075                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              1545                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements             2645                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          250.123630                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12010027                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2645                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          4540.652930                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   250.123630                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.977045                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977045                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        203265689                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       203265689                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     87343892                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       87343892                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      4288715                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4288715                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          450                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          450                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        99292                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        99292                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data          512                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          512                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     91632607                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        91632607                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     91633057                       # number of overall hits
system.cpu1.dcache.overall_hits::total       91633057                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data      5948834                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5948834                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data       239474                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       239474                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          137                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          137                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data       393007                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       393007                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data        98363                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        98363                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data      6188308                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6188308                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data      6188445                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6188445                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data 276265225169                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 276265225169                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data  10142918472                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10142918472                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   6999796891                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   6999796891                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      4191000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4191000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data   2974680000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total   2974680000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data 286408143641                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 286408143641                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data 286408143641                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 286408143641                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     93292726                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     93292726                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      4528189                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4528189                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          587                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          587                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       492299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       492299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        98875                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        98875                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     97820915                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     97820915                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     97821502                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97821502                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.063765                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.063765                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.052885                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.052885                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.233390                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.233390                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.798310                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.798310                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.994822                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.994822                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.063262                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.063262                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.063263                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.063263                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 46440.231005                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46440.231005                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 42354.988316                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42354.988316                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 17810.870776                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17810.870776                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data    42.607485                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total    42.607485                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 46282.141038                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46282.141038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 46281.116442                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46281.116442                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          461                       # number of writebacks
system.cpu1.dcache.writebacks::total              461                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data      5948834                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5948834                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data       239474                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       239474                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          137                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          137                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data       392880                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       392880                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data        98360                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        98360                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data      6188308                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6188308                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data      6188445                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6188445                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data 259640436831                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 259640436831                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   9663952528                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9663952528                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      2496511                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2496511                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data   5931301096                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   5931301096                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      3913000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3913000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data   2778238000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total   2778238000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data 269304389359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 269304389359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data 269306885870                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 269306885870                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      7323518                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      7323518                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      3885013                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      3885013                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data     11208531                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     11208531                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.063765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.063765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.052885                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052885                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.233390                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.233390                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.798052                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.798052                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.994791                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.994791                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.063262                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063262                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.063263                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063263                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 43645.601278                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43645.601278                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 40354.913385                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40354.913385                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 18222.708029                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 18222.708029                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 15096.978966                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15096.978966                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data    39.782432                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total    39.782432                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 43518.258845                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43518.258845                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 43517.698852                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43517.698852                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry           4049431                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    94426691                       # DTB read hits
system.cpu2.dtb.read_misses                      1013                       # DTB read misses
system.cpu2.dtb.write_hits                    4433427                       # DTB write hits
system.cpu2.dtb.write_misses                      483                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                94427704                       # DTB read accesses
system.cpu2.dtb.write_accesses                4433910                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         98860118                       # DTB hits
system.cpu2.dtb.misses                           1496                       # DTB misses
system.cpu2.dtb.accesses                     98861614                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   364752502                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               364752502                       # ITB inst accesses
system.cpu2.itb.hits                        364752502                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                    364752502                       # DTB accesses
system.cpu2.numCycles                      1550123150                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  362917551                       # Number of instructions committed
system.cpu2.committedOps                    366589964                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            273404268                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                     931969                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     62731138                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   273404268                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads          332761733                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         176970179                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads          1383375605                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          267861523                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     98878148                       # number of memory refs
system.cpu2.num_load_insts                   94428531                       # Number of load instructions
system.cpu2.num_store_insts                   4449617                       # Number of store instructions
system.cpu2.num_idle_cycles              172532.578568                       # Number of idle cycles
system.cpu2.num_busy_cycles              1549950617.421432                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999889                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000111                       # Percentage of idle cycles
system.cpu2.Branches                         78913407                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                267728969     73.03%     73.03% # Class of executed instruction
system.cpu2.op_class::IntMult                    2006      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                12      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     73.03% # Class of executed instruction
system.cpu2.op_class::MemRead                94428531     25.76%     98.79% # Class of executed instruction
system.cpu2.op_class::MemWrite                4449617      1.21%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 366609135                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     100                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             8459                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          365024981                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             8459                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         43152.261615                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        729513463                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       729513463                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    364744043                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      364744043                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    364744043                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       364744043                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    364744043                       # number of overall hits
system.cpu2.icache.overall_hits::total      364744043                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         8459                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         8459                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         8459                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          8459                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         8459                       # number of overall misses
system.cpu2.icache.overall_misses::total         8459                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    159797073                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    159797073                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    159797073                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    159797073                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    159797073                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    159797073                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    364752502                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    364752502                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    364752502                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    364752502                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    364752502                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    364752502                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000023                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000023                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 18890.775860                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18890.775860                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 18890.775860                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18890.775860                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 18890.775860                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18890.775860                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         8459                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         8459                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         8459                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         8459                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         8459                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         8459                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    142626927                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    142626927                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    142626927                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    142626927                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    142626927                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    142626927                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 16860.967845                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16860.967845                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 16860.967845                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16860.967845                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 16860.967845                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16860.967845                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              1847                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements             4226                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          208.136086                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           12376842                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             4226                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          2928.736867                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   208.136086                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.813032                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.813032                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        204143899                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       204143899                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     88039092                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       88039092                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      4125317                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4125317                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          403                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          403                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        63178                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        63178                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data        12350                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12350                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     92164409                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        92164409                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     92164812                       # number of overall hits
system.cpu2.dcache.overall_hits::total       92164812                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data      5934235                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5934235                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data       194690                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       194690                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          120                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          120                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       389491                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       389491                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       100982                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       100982                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data      6128925                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6128925                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data      6129045                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6129045                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data 275292951928                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 275292951928                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   6632921862                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6632921862                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   7284194098                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   7284194098                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    168345000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    168345000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data   2956144000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total   2956144000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data 281925873790                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 281925873790                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data 281925873790                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 281925873790                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     93973327                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     93973327                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      4320007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4320007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          523                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          523                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       452669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       452669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       113332                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       113332                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     98293334                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     98293334                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     98293857                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     98293857                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.063148                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.063148                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.045067                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.045067                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.229446                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.229446                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.860432                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.860432                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.891028                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.891028                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.062353                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.062353                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.062354                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.062354                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 46390.638714                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46390.638714                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 34069.145113                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 34069.145113                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 18701.829049                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18701.829049                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data  1667.079281                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  1667.079281                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 45999.237026                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45999.237026                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 45998.336411                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45998.336411                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1031                       # number of writebacks
system.cpu2.dcache.writebacks::total             1031                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          113                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data      5934235                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      5934235                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data       194690                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       194690                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          120                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          120                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       389378                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       389378                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       100977                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       100977                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data      6128925                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6128925                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data      6129045                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6129045                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data 259041946072                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 259041946072                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   6242923138                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6242923138                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      2777507                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      2777507                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   6322430395                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   6322430395                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    160223000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    160223000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data   2762312000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total   2762312000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data 265284869210                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 265284869210                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data 265287646717                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 265287646717                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      6648014                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      6648014                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      3252509                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      3252509                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      9900523                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      9900523                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.063148                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.063148                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.045067                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.045067                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.229446                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.229446                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.860183                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.860183                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.890984                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.890984                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.062353                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.062353                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.062354                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.062354                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 43652.121305                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43652.121305                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 32065.967117                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 32065.967117                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 23145.891667                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 23145.891667                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 16237.256329                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16237.256329                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data  1586.727671                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  1586.727671                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 43284.078237                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43284.078237                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 43283.683954                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43283.683954                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry           3469315                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    93449701                       # DTB read hits
system.cpu3.dtb.read_misses                       161                       # DTB read misses
system.cpu3.dtb.write_hits                    4636734                       # DTB write hits
system.cpu3.dtb.write_misses                       23                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                93449862                       # DTB read accesses
system.cpu3.dtb.write_accesses                4636757                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         98086435                       # DTB hits
system.cpu3.dtb.misses                            184                       # DTB misses
system.cpu3.dtb.accesses                     98086619                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   361606039                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               361606039                       # ITB inst accesses
system.cpu3.itb.hits                        361606039                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                    361606039                       # DTB accesses
system.cpu3.numCycles                      1550097032                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  359681486                       # Number of instructions committed
system.cpu3.committedOps                    363681305                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            271260521                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                    1001415                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     62279254                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   271260521                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads          330636277                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         175538398                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads          1371705394                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          265936715                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     98090308                       # number of memory refs
system.cpu3.num_load_insts                   93451492                       # Number of load instructions
system.cpu3.num_store_insts                   4638816                       # Number of store instructions
system.cpu3.num_idle_cycles              180107.867604                       # Number of idle cycles
system.cpu3.num_busy_cycles              1549916924.132396                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999884                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000116                       # Percentage of idle cycles
system.cpu3.Branches                         78377025                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                265594125     73.03%     73.03% # Class of executed instruction
system.cpu3.op_class::IntMult                    2008      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                12      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     73.03% # Class of executed instruction
system.cpu3.op_class::MemRead                93451492     25.70%     98.72% # Class of executed instruction
system.cpu3.op_class::MemWrite                4638816      1.28%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 363686454                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      59                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             6081                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          361872524                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6081                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         59508.719618                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        723218159                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       723218159                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    361599958                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      361599958                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    361599958                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       361599958                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    361599958                       # number of overall hits
system.cpu3.icache.overall_hits::total      361599958                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         6081                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6081                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         6081                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6081                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         6081                       # number of overall misses
system.cpu3.icache.overall_misses::total         6081                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    134248011                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    134248011                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    134248011                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    134248011                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    134248011                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    134248011                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    361606039                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    361606039                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    361606039                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    361606039                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    361606039                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    361606039                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000017                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000017                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 22076.633942                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22076.633942                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 22076.633942                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22076.633942                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 22076.633942                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22076.633942                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         6081                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6081                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         6081                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6081                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         6081                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6081                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    121783989                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    121783989                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    121783989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    121783989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    121783989                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    121783989                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 20026.967440                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20026.967440                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 20026.967440                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20026.967440                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 20026.967440                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20026.967440                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              1663                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements             3042                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          245.587621                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           88635859                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3042                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         29137.363248                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   245.587621                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.959327                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.959327                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        202690599                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       202690599                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     86968121                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       86968121                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      4242553                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4242553                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          442                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          442                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        99611                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        99611                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data          804                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          804                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     91210674                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        91210674                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     91211116                       # number of overall hits
system.cpu3.dcache.overall_hits::total       91211116                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data      5988224                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5988224                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data       294822                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       294822                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          140                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          140                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data       392977                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       392977                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data        98464                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        98464                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data      6283046                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       6283046                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data      6283186                       # number of overall misses
system.cpu3.dcache.overall_misses::total      6283186                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data 276066934851                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 276066934851                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data  11522232003                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  11522232003                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   7006529824                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   7006529824                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      9266998                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      9266998                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data   2998796500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total   2998796500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data 287589166854                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 287589166854                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data 287589166854                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 287589166854                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     92956345                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     92956345                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      4537375                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4537375                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          582                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          582                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       492588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       492588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        99268                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        99268                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     97493720                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     97493720                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     97494302                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     97494302                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.064420                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.064420                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.064976                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.064976                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.240550                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.240550                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.797780                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.797780                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.991901                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.991901                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.064446                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.064446                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.064447                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.064447                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 46101.637957                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46101.637957                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 39081.995248                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 39081.995248                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 17829.363612                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17829.363612                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data    94.115596                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    94.115596                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 45772.252321                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45772.252321                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 45771.232437                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45771.232437                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          585                       # number of writebacks
system.cpu3.dcache.writebacks::total              585                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          132                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          132                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data      5988224                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5988224                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data       294822                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       294822                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          140                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          140                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data       392845                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       392845                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data        98459                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        98459                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data      6283046                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6283046                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data      6283186                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6283186                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data 259669490147                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 259669490147                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data  10931585997                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  10931585997                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      3160009                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      3160009                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data   5961855167                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   5961855167                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      8743002                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      8743002                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data   2802400500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total   2802400500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data 270601076144                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 270601076144                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data 270604236153                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 270604236153                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      7399521                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      7399521                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      3812509                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      3812509                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data     11212030                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     11212030                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.064420                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.064420                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.064976                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.064976                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.240550                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.240550                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.797512                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.797512                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.991850                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.991850                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.064446                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064446                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.064447                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064447                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 43363.356172                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43363.356172                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 37078.596567                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 37078.596567                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 22571.492857                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 22571.492857                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 15176.100414                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15176.100414                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data    88.798403                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total    88.798403                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 43068.453763                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 43068.453763                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 43067.997056                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 43067.997056                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry           3758701                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    93602080                       # DTB read hits
system.cpu4.dtb.read_misses                       129                       # DTB read misses
system.cpu4.dtb.write_hits                    4624948                       # DTB write hits
system.cpu4.dtb.write_misses                        6                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                93602209                       # DTB read accesses
system.cpu4.dtb.write_accesses                4624954                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         98227028                       # DTB hits
system.cpu4.dtb.misses                            135                       # DTB misses
system.cpu4.dtb.accesses                     98227163                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   362176036                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               362176036                       # ITB inst accesses
system.cpu4.itb.hits                        362176036                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                    362176036                       # DTB accesses
system.cpu4.numCycles                      1550182275                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  360255969                       # Number of instructions committed
system.cpu4.committedOps                    364246334                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            271668558                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                     998849                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     62383104                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   271668558                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads          331081368                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         175799510                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads          1373855741                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          266375699                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     98230533                       # number of memory refs
system.cpu4.num_load_insts                   93603957                       # Number of load instructions
system.cpu4.num_store_insts                   4626576                       # Number of store instructions
system.cpu4.num_idle_cycles              78679.406422                       # Number of idle cycles
system.cpu4.num_busy_cycles              1550103595.593578                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.999949                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.000051                       # Percentage of idle cycles
system.cpu4.Branches                         78505307                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                266018359     73.03%     73.03% # Class of executed instruction
system.cpu4.op_class::IntMult                    2038      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                16      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     73.03% # Class of executed instruction
system.cpu4.op_class::MemRead                93603957     25.70%     98.73% # Class of executed instruction
system.cpu4.op_class::MemWrite                4626576      1.27%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 364250946                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             4805                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          362419573                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             4805                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         75425.509469                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        724356877                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       724356877                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst    362171231                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      362171231                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst    362171231                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       362171231                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst    362171231                       # number of overall hits
system.cpu4.icache.overall_hits::total      362171231                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         4805                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4805                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         4805                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4805                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         4805                       # number of overall misses
system.cpu4.icache.overall_misses::total         4805                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    103504103                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    103504103                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    103504103                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    103504103                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    103504103                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    103504103                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst    362176036                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    362176036                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst    362176036                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    362176036                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst    362176036                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    362176036                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000013                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000013                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 21540.916337                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 21540.916337                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 21540.916337                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 21540.916337                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 21540.916337                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 21540.916337                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         4805                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         4805                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         4805                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         4805                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         4805                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         4805                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     93646897                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     93646897                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     93646897                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     93646897                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     93646897                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     93646897                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 19489.468678                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 19489.468678                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 19489.468678                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 19489.468678                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 19489.468678                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 19489.468678                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry              1435                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements             2754                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          246.878633                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          113774752                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             2754                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs         41312.546115                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   246.878633                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.964370                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.964370                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          108                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        202937639                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       202937639                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     87116917                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       87116917                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      4306196                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       4306196                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          466                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          466                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        99247                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        99247                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data          588                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          588                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     91423113                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        91423113                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     91423579                       # number of overall hits
system.cpu4.dcache.overall_hits::total       91423579                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data      5992062                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      5992062                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data       219755                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       219755                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          159                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          159                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data       393048                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       393048                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data        98319                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        98319                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data      6211817                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       6211817                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data      6211976                       # number of overall misses
system.cpu4.dcache.overall_misses::total      6211976                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data 279054790920                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 279054790920                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   8735461978                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   8735461978                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data   7004911265                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   7004911265                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data      3219000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      3219000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data   2984221000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total   2984221000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data 287790252898                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 287790252898                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data 287790252898                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 287790252898                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     93108979                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     93108979                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      4525951                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      4525951                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          625                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          625                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data       492295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       492295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        98907                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        98907                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     97634930                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     97634930                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     97635555                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     97635555                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.064355                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.064355                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.048554                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.048554                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.254400                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.254400                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.798399                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.798399                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.994055                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.994055                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.063623                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.063623                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.063624                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.063624                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 46570.744916                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 46570.744916                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 39750.913417                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 39750.913417                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 17822.024956                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 17822.024956                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data    32.740366                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total    32.740366                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 46329.480231                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 46329.480231                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 46328.294394                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 46328.294394                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          467                       # number of writebacks
system.cpu4.dcache.writebacks::total              467                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            7                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          122                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            7                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data      5992055                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      5992055                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data       219755                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       219755                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          140                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          140                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data       392926                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       392926                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data        98315                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        98315                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data      6211810                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      6211810                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data      6211950                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      6211950                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data 262549698580                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 262549698580                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   8295940022                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   8295940022                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      4017004                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      4017004                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data   5935144231                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   5935144231                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data      3025000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      3025000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data   2787785000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total   2787785000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data 270845638602                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 270845638602                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data 270849655606                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 270849655606                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      7919027                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      7919027                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      3767011                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      3767011                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data     11686038                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total     11686038                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.064355                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.064355                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.048554                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.048554                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.224000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.224000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.798152                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.798152                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.994015                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.994015                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.063623                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.063623                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.063624                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.063624                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 43816.303185                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 43816.303185                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 37750.859011                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 37750.859011                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 28692.885714                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 28692.885714                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 15104.992368                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15104.992368                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data    30.768448                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total    30.768448                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 43601.726164                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 43601.726164                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 43601.390160                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 43601.390160                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry           3770696                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    91486064                       # DTB read hits
system.cpu5.dtb.read_misses                      3382                       # DTB read misses
system.cpu5.dtb.write_hits                   12479719                       # DTB write hits
system.cpu5.dtb.write_misses                     1099                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                91489446                       # DTB read accesses
system.cpu5.dtb.write_accesses               12480818                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                        103965783                       # DTB hits
system.cpu5.dtb.misses                           4481                       # DTB misses
system.cpu5.dtb.accesses                    103970264                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   351739600                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               351739600                       # ITB inst accesses
system.cpu5.itb.hits                        351739600                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                    351739600                       # DTB accesses
system.cpu5.numCycles                      1550132547                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  345328999                       # Number of instructions committed
system.cpu5.committedOps                    354459296                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            270674454                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu5.num_func_calls                    2288566                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     56947906                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   270674454                       # number of integer instructions
system.cpu5.num_fp_insts                           64                       # number of float instructions
system.cpu5.num_int_register_reads          354481759                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         175867886                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads          1338603606                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          243684858                       # number of times the CC registers were written
system.cpu5.num_mem_refs                    104562787                       # number of memory refs
system.cpu5.num_load_insts                   91487835                       # Number of load instructions
system.cpu5.num_store_insts                  13074952                       # Number of store instructions
system.cpu5.num_idle_cycles              188556.414109                       # Number of idle cycles
system.cpu5.num_busy_cycles              1549943990.585891                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999878                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000122                       # Percentage of idle cycles
system.cpu5.Branches                         72588634                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                250492582     70.55%     70.55% # Class of executed instruction
system.cpu5.op_class::IntMult                    2000      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 8      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     70.55% # Class of executed instruction
system.cpu5.op_class::MemRead                91487835     25.77%     96.32% # Class of executed instruction
system.cpu5.op_class::MemWrite               13074952      3.68%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 355057377                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     135                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            60616                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          351870149                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            60616                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          5804.905454                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        703539816                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       703539816                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst    351678984                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      351678984                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst    351678984                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       351678984                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst    351678984                       # number of overall hits
system.cpu5.icache.overall_hits::total      351678984                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst        60616                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        60616                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst        60616                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         60616                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst        60616                       # number of overall misses
system.cpu5.icache.overall_misses::total        60616                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    845787863                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    845787863                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    845787863                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    845787863                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    845787863                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    845787863                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst    351739600                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    351739600                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst    351739600                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    351739600                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst    351739600                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    351739600                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000172                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000172                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 13953.211413                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13953.211413                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 13953.211413                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13953.211413                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 13953.211413                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13953.211413                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst        60616                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        60616                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst        60616                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        60616                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst        60616                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        60616                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    724034137                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    724034137                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    724034137                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    724034137                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    724034137                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    724034137                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000172                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000172                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 11944.604345                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 11944.604345                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 11944.604345                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 11944.604345                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 11944.604345                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 11944.604345                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry              1796                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements            38090                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          173.012767                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           53985170                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            38090                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          1417.305592                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   173.012767                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.675831                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.675831                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        212162417                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       212162417                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     86703429                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       86703429                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      9652156                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       9652156                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          344                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          344                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data       726080                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       726080                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data       489331                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       489331                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     96355585                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        96355585                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     96355929                       # number of overall hits
system.cpu5.dcache.overall_hits::total       96355929                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data      3831614                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      3831614                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data      2135079                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      2135079                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          108                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          108                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data       224330                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       224330                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data       203058                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       203058                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data      5966693                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       5966693                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data      5966801                       # number of overall misses
system.cpu5.dcache.overall_misses::total      5966801                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data 170797892867                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 170797892867                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data 120649188721                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total 120649188721                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data   4737141252                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   4737141252                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data   6704655000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   6704655000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data   1475454487                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total   1475454487                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data 291447081588                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 291447081588                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data 291447081588                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 291447081588                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     90535043                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     90535043                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data     11787235                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     11787235                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          452                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          452                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data       950410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       950410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data       692389                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       692389                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data    102322278                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    102322278                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data    102322730                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    102322730                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.042322                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.042322                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.181135                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.181135                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.238938                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.238938                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.236035                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.236035                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.293272                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.293272                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.058313                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.058313                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.058314                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.058314                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 44575.965342                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 44575.965342                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 56508.067721                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 56508.067721                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 21116.842384                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 21116.842384                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 33018.423308                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 33018.423308                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 48845.664020                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 48845.664020                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 48844.779906                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 48844.779906                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        20983                       # number of writebacks
system.cpu5.dcache.writebacks::total            20983                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          102                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data      3831614                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      3831614                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data      2135079                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total      2135079                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          108                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          108                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data       224228                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       224228                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data       203052                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total       203052                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data      5966693                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      5966693                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data      5966801                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      5966801                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data 160922018053                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 160922018053                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data 116341447239                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total 116341447239                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      2649502                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      2649502                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data   4197657246                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   4197657246                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data   6386763000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   6386763000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data   1387229513                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total   1387229513                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data 277263465292                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 277263465292                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data 277266114794                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 277266114794                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      5419001                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      5419001                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      2625000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      2625000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      8044001                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      8044001                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.042322                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.042322                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.181135                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.181135                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.238938                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.238938                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.235928                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.235928                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.293263                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.293263                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.058313                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.058313                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.058314                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.058314                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 41998.494121                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 41998.494121                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 54490.464868                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 54490.464868                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 24532.425926                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 24532.425926                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 18720.486496                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18720.486496                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 31453.829561                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 31453.829561                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 46468.532115                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 46468.532115                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 46468.135068                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 46468.135068                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry            874257                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    86056612                       # DTB read hits
system.cpu6.dtb.read_misses                      2934                       # DTB read misses
system.cpu6.dtb.write_hits                   17167584                       # DTB write hits
system.cpu6.dtb.write_misses                     1753                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                      24                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                    15                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                86059546                       # DTB read accesses
system.cpu6.dtb.write_accesses               17169337                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                        103224196                       # DTB hits
system.cpu6.dtb.misses                           4687                       # DTB misses
system.cpu6.dtb.accesses                    103228883                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                   336628595                       # ITB inst hits
system.cpu6.itb.inst_misses                        10                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses               336628605                       # ITB inst accesses
system.cpu6.itb.hits                        336628595                       # DTB hits
system.cpu6.itb.misses                             10                       # DTB misses
system.cpu6.itb.accesses                    336628605                       # DTB accesses
system.cpu6.numCycles                      1550175496                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                  327278041                       # Number of instructions committed
system.cpu6.committedOps                    339092117                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses            263026816                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                    2808120                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     52004302                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                   263026816                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads          357084751                       # number of times the integer registers were read
system.cpu6.num_int_register_writes         171184514                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads          1275948620                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes          226755635                       # number of times the CC registers were written
system.cpu6.num_mem_refs                    103941920                       # number of memory refs
system.cpu6.num_load_insts                   86060498                       # Number of load instructions
system.cpu6.num_store_insts                  17881422                       # Number of store instructions
system.cpu6.num_idle_cycles              78889.035761                       # Number of idle cycles
system.cpu6.num_busy_cycles              1550096606.964239                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.999949                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.000051                       # Percentage of idle cycles
system.cpu6.Branches                         66736845                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                235870827     69.41%     69.41% # Class of executed instruction
system.cpu6.op_class::IntMult                    2350      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                16      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     69.41% # Class of executed instruction
system.cpu6.op_class::MemRead                86060498     25.33%     94.74% # Class of executed instruction
system.cpu6.op_class::MemWrite               17881422      5.26%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 339815113                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           102116                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          336601383                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           102116                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          3296.264865                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        673359306                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       673359306                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst    336526479                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      336526479                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst    336526479                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       336526479                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst    336526479                       # number of overall hits
system.cpu6.icache.overall_hits::total      336526479                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst       102116                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       102116                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst       102116                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        102116                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst       102116                       # number of overall misses
system.cpu6.icache.overall_misses::total       102116                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst   1437999339                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   1437999339                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst   1437999339                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   1437999339                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst   1437999339                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   1437999339                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst    336628595                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    336628595                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst    336628595                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    336628595                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst    336628595                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    336628595                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000303                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000303                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 14082.017891                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 14082.017891                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 14082.017891                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 14082.017891                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 14082.017891                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 14082.017891                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst       102116                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       102116                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst       102116                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       102116                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst       102116                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       102116                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst   1233197661                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   1233197661                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst   1233197661                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   1233197661                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst   1233197661                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   1233197661                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000303                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000303                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000303                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000303                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 12076.439157                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 12076.439157                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 12076.439157                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 12076.439157                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 12076.439157                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 12076.439157                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry              3534                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements            48902                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          188.170874                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           41827117                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            48902                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           855.325283                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   188.170874                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.735042                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.735042                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          202                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        210355508                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       210355508                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data     81527106                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       81527106                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data     13623695                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      13623695                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data         4215                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total         4215                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data       827783                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       827783                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data       576550                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       576550                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data     95150801                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        95150801                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data     95155016                       # number of overall hits
system.cpu6.dcache.overall_hits::total       95155016                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data      3498064                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      3498064                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data      2729159                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      2729159                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data          848                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          848                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data       198427                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       198427                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data       238093                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total       238093                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data      6227223                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       6227223                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data      6228071                       # number of overall misses
system.cpu6.dcache.overall_misses::total      6228071                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data 151203502431                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 151203502431                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data 154394822193                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total 154394822193                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data   4148040234                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   4148040234                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data   8985261499                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total   8985261499                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data    855167994                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total    855167994                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data 305598324624                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 305598324624                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data 305598324624                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 305598324624                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data     85025170                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     85025170                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data     16352854                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     16352854                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data         5063                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total         5063                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data      1026210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      1026210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data       814643                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       814643                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data    101378024                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    101378024                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data    101383087                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    101383087                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.041142                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.041142                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.166892                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.166892                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.167490                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.167490                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.193359                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.193359                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.292267                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.292267                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.061426                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.061426                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.061431                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.061431                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 43224.910245                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 43224.910245                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 56572.307510                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 56572.307510                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 20904.615975                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 20904.615975                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 37738.453037                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 37738.453037                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 49074.575396                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 49074.575396                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 49067.893514                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 49067.893514                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        30924                       # number of writebacks
system.cpu6.dcache.writebacks::total            30924                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data          840                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          840                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data      3498064                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      3498064                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data      2729159                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total      2729159                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data          848                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          848                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data       197587                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total       197587                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data       238087                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total       238087                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data      6227223                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      6227223                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data      6228071                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      6228071                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data 142611298499                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 142611298499                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data 148887038799                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total 148887038799                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data     10857502                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total     10857502                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data   3673768762                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total   3673768762                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data   8560290501                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total   8560290501                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data    803958006                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total    803958006                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data 291498337298                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 291498337298                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data 291509194800                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 291509194800                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data      5874515                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      5874515                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data      2662501                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      2662501                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data      8537016                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      8537016                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.041142                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.041142                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.166892                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.166892                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.167490                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.167490                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.192541                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.192541                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.292259                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.292259                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.061426                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.061426                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.061431                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.061431                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 40768.636165                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 40768.636165                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 54554.182735                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 54554.182735                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 12803.658019                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 12803.658019                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 18593.170411                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18593.170411                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 35954.464129                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 35954.464129                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 46810.325774                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 46810.325774                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 46805.695503                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 46805.695503                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry            721215                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    85912813                       # DTB read hits
system.cpu7.dtb.read_misses                      2735                       # DTB read misses
system.cpu7.dtb.write_hits                   16837918                       # DTB write hits
system.cpu7.dtb.write_misses                     1988                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                      45                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                    10                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                85915548                       # DTB read accesses
system.cpu7.dtb.write_accesses               16839906                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                        102750731                       # DTB hits
system.cpu7.dtb.misses                           4723                       # DTB misses
system.cpu7.dtb.accesses                    102755454                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                   337650936                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                 73                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses               337650939                       # ITB inst accesses
system.cpu7.itb.hits                        337650936                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                    337650939                       # DTB accesses
system.cpu7.numCycles                      1550253742                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                  328306726                       # Number of instructions committed
system.cpu7.committedOps                    339779395                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses            263271427                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                    2679938                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts     52284314                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                   263271427                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads          355768475                       # number of times the integer registers were read
system.cpu7.num_int_register_writes         171240417                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads          1277331071                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes          228574452                       # number of times the CC registers were written
system.cpu7.num_mem_refs                    103393627                       # number of memory refs
system.cpu7.num_load_insts                   85917221                       # Number of load instructions
system.cpu7.num_store_insts                  17476406                       # Number of store instructions
system.cpu7.num_idle_cycles               4203.016092                       # Number of idle cycles
system.cpu7.num_busy_cycles              1550249538.983908                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.999997                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.000003                       # Percentage of idle cycles
system.cpu7.Branches                         66986677                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    3      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                237032924     69.63%     69.63% # Class of executed instruction
system.cpu7.op_class::IntMult                    2050      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                21      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     69.63% # Class of executed instruction
system.cpu7.op_class::MemRead                85917221     25.24%     94.87% # Class of executed instruction
system.cpu7.op_class::MemWrite               17476406      5.13%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                 340428625                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements           102528                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          337548836                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           102528                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3292.260027                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        675404400                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       675404400                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst    337548408                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      337548408                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst    337548408                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       337548408                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst    337548408                       # number of overall hits
system.cpu7.icache.overall_hits::total      337548408                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst       102528                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       102528                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst       102528                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        102528                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst       102528                       # number of overall misses
system.cpu7.icache.overall_misses::total       102528                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst   1478793734                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   1478793734                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst   1478793734                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   1478793734                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst   1478793734                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   1478793734                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst    337650936                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    337650936                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst    337650936                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    337650936                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst    337650936                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    337650936                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000304                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000304                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000304                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000304                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000304                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000304                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 14423.315914                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 14423.315914                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 14423.315914                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 14423.315914                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 14423.315914                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 14423.315914                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst       102528                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       102528                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst       102528                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       102528                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst       102528                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       102528                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst   1273563266                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   1273563266                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst   1273563266                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   1273563266                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst   1273563266                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   1273563266                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000304                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000304                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000304                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 12421.614252                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 12421.614252                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 12421.614252                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 12421.614252                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 12421.614252                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 12421.614252                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry              4496                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements            92891                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          190.038045                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          127980135                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            92891                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          1377.745261                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   190.038045                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.742336                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.742336                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        209526686                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       209526686                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data     81316431                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       81316431                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data     13504890                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      13504890                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data         5492                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total         5492                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data       760842                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       760842                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data       510128                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       510128                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data     94821321                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        94821321                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data     94826813                       # number of overall hits
system.cpu7.dcache.overall_hits::total       94826813                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data      3629411                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      3629411                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data      2595075                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      2595075                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data         1023                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total         1023                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data       199440                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       199440                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data       227732                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total       227732                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data      6224486                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       6224486                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data      6225509                       # number of overall misses
system.cpu7.dcache.overall_misses::total      6225509                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data 157648682375                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 157648682375                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data 147443415120                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total 147443415120                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data   4298818594                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   4298818594                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data   8270773996                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total   8270773996                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data   1001616494                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total   1001616494                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data 305092097495                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 305092097495                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data 305092097495                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 305092097495                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data     84945842                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     84945842                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data     16099965                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     16099965                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data         6515                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total         6515                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data       960282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       960282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data       737860                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       737860                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data    101045807                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    101045807                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data    101052322                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    101052322                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.042726                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.042726                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.161185                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.161185                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.157022                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.157022                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.207689                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.207689                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.308638                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.308638                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.061601                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.061601                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.061607                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.061607                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 43436.437035                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 43436.437035                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 56816.629623                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 56816.629623                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 21554.445417                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 21554.445417                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 36318.014139                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 36318.014139                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 49014.825882                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 49014.825882                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 49006.771574                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 49006.771574                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        44908                       # number of writebacks
system.cpu7.dcache.writebacks::total            44908                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data         1019                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total         1019                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data      3629411                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      3629411                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data      2595075                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total      2595075                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data         1023                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total         1023                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data       198421                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total       198421                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data       227727                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total       227727                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data      6224486                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      6224486                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data      6225509                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      6225509                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data 148772363575                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 148772363575                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data 142208791880                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total 142208791880                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data     15981502                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total     15981502                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data   3811939405                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total   3811939405                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data   7875294004                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total   7875294004                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data    941632506                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total    941632506                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data 290981155455                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 290981155455                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data 290997136957                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 290997136957                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data      6117015                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      6117015                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data      2753000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      2753000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      8870015                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      8870015                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.042726                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.042726                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.161185                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.161185                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.157022                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.157022                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.206628                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.206628                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.308632                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.308632                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.061601                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.061601                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.061607                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.061607                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 40990.773317                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 40990.773317                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 54799.492069                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 54799.492069                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 15622.191593                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 15622.191593                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 19211.370797                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19211.370797                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 34582.170775                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 34582.170775                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 46747.820696                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 46747.820696                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 46742.706011                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 46742.706011                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry            758130                       # Number of times sendTimingReq failed
sim_ticks.host 775126854000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -415226649.600000
system.mem_ctrls.total_actEnergy                       491450198.400000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -280113216.000000
system.mem_ctrls.total_preEnergy                       331533864.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -1314843878.400000
system.mem_ctrls.total_readEnergy                       1555048435.200000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -872295505.920000
system.mem_ctrls.total_writeEnergy                       1033711165.440000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -4457985409228.804688
system.mem_ctrls.total_refreshEnergy                       5312610468249.600586
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -1299465545025.600098
system.mem_ctrls.total_actBackEnergy                       1548523078153.920166
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -14386388274864.000000
system.mem_ctrls.total_preBackEnergy                       17144404620048.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.775127
system.cpu.totalNumCycles                       12401183896.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       1069758.477998
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       2157308459.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       657.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       599312187.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       732388262.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       71403459.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       2805174696.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       2724771450.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       1398633019.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       593.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       12707998.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       2157308459.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       657.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       2839800536.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       13.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       2839800523.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       294810.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       726993641.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       66677284.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       801817305.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       15994.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       40844492.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       8703939.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       74504505
system.mem_ctrls.total_reads                       60155.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       48652.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       126030.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       420467.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       323890.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       46439.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
