%TF.GenerationSoftware,KiCad,Pcbnew,9.0.1-9.0.1-0~ubuntu24.04.1*%
%TF.CreationDate,2025-04-27T22:25:50-07:00*%
%TF.ProjectId,CAN-IO-expander,43414e2d-494f-42d6-9578-70616e646572,1*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.1-9.0.1-0~ubuntu24.04.1) date 2025-04-27 22:25:50*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
%AMFreePoly0*
4,1,18,-0.437500,0.050000,-0.433694,0.069134,-0.422855,0.085355,-0.406634,0.096194,-0.387500,0.100000,0.387500,0.100000,0.437500,0.050000,0.437500,-0.050000,0.433694,-0.069134,0.422855,-0.085355,0.406634,-0.096194,0.387500,-0.100000,-0.387500,-0.100000,-0.406634,-0.096194,-0.422855,-0.085355,-0.433694,-0.069134,-0.437500,-0.050000,-0.437500,0.050000,-0.437500,0.050000,$1*%
%AMFreePoly1*
4,1,18,-0.437500,0.050000,-0.433694,0.069134,-0.422855,0.085355,-0.406634,0.096194,-0.387500,0.100000,0.387500,0.100000,0.406634,0.096194,0.422855,0.085355,0.433694,0.069134,0.437500,0.050000,0.437500,-0.050000,0.387500,-0.100000,-0.387500,-0.100000,-0.406634,-0.096194,-0.422855,-0.085355,-0.433694,-0.069134,-0.437500,-0.050000,-0.437500,0.050000,-0.437500,0.050000,$1*%
%AMFreePoly2*
4,1,18,-0.100000,0.387500,-0.050000,0.437500,0.050000,0.437500,0.069134,0.433694,0.085355,0.422855,0.096194,0.406634,0.100000,0.387500,0.100000,-0.387500,0.096194,-0.406634,0.085355,-0.422855,0.069134,-0.433694,0.050000,-0.437500,-0.050000,-0.437500,-0.069134,-0.433694,-0.085355,-0.422855,-0.096194,-0.406634,-0.100000,-0.387500,-0.100000,0.387500,-0.100000,0.387500,$1*%
%AMFreePoly3*
4,1,18,-0.100000,0.387500,-0.096194,0.406634,-0.085355,0.422855,-0.069134,0.433694,-0.050000,0.437500,0.050000,0.437500,0.100000,0.387500,0.100000,-0.387500,0.096194,-0.406634,0.085355,-0.422855,0.069134,-0.433694,0.050000,-0.437500,-0.050000,-0.437500,-0.069134,-0.433694,-0.085355,-0.422855,-0.096194,-0.406634,-0.100000,-0.387500,-0.100000,0.387500,-0.100000,0.387500,$1*%
%AMFreePoly4*
4,1,18,-0.437500,0.050000,-0.433694,0.069134,-0.422855,0.085355,-0.406634,0.096194,-0.387500,0.100000,0.387500,0.100000,0.406634,0.096194,0.422855,0.085355,0.433694,0.069134,0.437500,0.050000,0.437500,-0.050000,0.433694,-0.069134,0.422855,-0.085355,0.406634,-0.096194,0.387500,-0.100000,-0.387500,-0.100000,-0.437500,-0.050000,-0.437500,0.050000,-0.437500,0.050000,$1*%
%AMFreePoly5*
4,1,18,-0.437500,0.050000,-0.387500,0.100000,0.387500,0.100000,0.406634,0.096194,0.422855,0.085355,0.433694,0.069134,0.437500,0.050000,0.437500,-0.050000,0.433694,-0.069134,0.422855,-0.085355,0.406634,-0.096194,0.387500,-0.100000,-0.387500,-0.100000,-0.406634,-0.096194,-0.422855,-0.085355,-0.433694,-0.069134,-0.437500,-0.050000,-0.437500,0.050000,-0.437500,0.050000,$1*%
%AMFreePoly6*
4,1,18,-0.100000,0.387500,-0.096194,0.406634,-0.085355,0.422855,-0.069134,0.433694,-0.050000,0.437500,0.050000,0.437500,0.069134,0.433694,0.085355,0.422855,0.096194,0.406634,0.100000,0.387500,0.100000,-0.387500,0.050000,-0.437500,-0.050000,-0.437500,-0.069134,-0.433694,-0.085355,-0.422855,-0.096194,-0.406634,-0.100000,-0.387500,-0.100000,0.387500,-0.100000,0.387500,$1*%
%AMFreePoly7*
4,1,18,-0.100000,0.387500,-0.096194,0.406634,-0.085355,0.422855,-0.069134,0.433694,-0.050000,0.437500,0.050000,0.437500,0.069134,0.433694,0.085355,0.422855,0.096194,0.406634,0.100000,0.387500,0.100000,-0.387500,0.096194,-0.406634,0.085355,-0.422855,0.069134,-0.433694,0.050000,-0.437500,-0.050000,-0.437500,-0.100000,-0.387500,-0.100000,0.387500,-0.100000,0.387500,$1*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.225000X-0.225000X-0.250000X0.225000X-0.250000X0.225000X0.250000X-0.225000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.250000X0.900000X-1.000000X0.900000X1.000000X-0.900000X1.000000X-0.900000X-1.000000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.105000X-0.245000X-0.795000X0.245000X-0.795000X0.245000X0.795000X-0.245000X0.795000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13RoundRect,0.200000X0.200000X0.275000X-0.200000X0.275000X-0.200000X-0.275000X0.200000X-0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14RoundRect,0.121324X2.543676X-0.703676X2.543676X0.703676X-2.543676X0.703676X-2.543676X-0.703676X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.200000X-0.200000X-0.275000X0.200000X-0.275000X0.200000X0.275000X-0.200000X0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16RoundRect,0.250000X-1.100000X0.325000X-1.100000X-0.325000X1.100000X-0.325000X1.100000X0.325000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17RoundRect,0.250000X-0.800000X0.450000X-0.800000X-0.450000X0.800000X-0.450000X0.800000X0.450000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.150000X-0.150000X0.512500X-0.150000X-0.512500X0.150000X-0.512500X0.150000X0.512500X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19C,1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20FreePoly0,0.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21RoundRect,0.050000X-0.387500X-0.050000X0.387500X-0.050000X0.387500X0.050000X-0.387500X0.050000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22FreePoly1,0.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD23FreePoly2,0.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD24RoundRect,0.050000X-0.050000X-0.387500X0.050000X-0.387500X0.050000X0.387500X-0.050000X0.387500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25FreePoly3,0.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD26FreePoly4,0.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD27FreePoly5,0.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD28FreePoly6,0.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD29FreePoly7,0.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD30C,0.600000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD31RoundRect,0.153000X1.547000X-1.547000X1.547000X1.547000X-1.547000X1.547000X-1.547000X-1.547000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD32R,1.200000X1.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD33RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD34R,1.200000X1.400000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD35RoundRect,0.250000X0.450000X0.800000X-0.450000X0.800000X-0.450000X-0.800000X0.450000X-0.800000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD36RoundRect,0.150000X0.150000X-0.825000X0.150000X0.825000X-0.150000X0.825000X-0.150000X-0.825000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD37RoundRect,0.150000X-0.587500X-0.150000X0.587500X-0.150000X0.587500X0.150000X-0.587500X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD38RoundRect,0.150000X0.512500X0.150000X-0.512500X0.150000X-0.512500X-0.150000X0.512500X-0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD39RoundRect,0.121324X-2.543676X0.703676X-2.543676X-0.703676X2.543676X-0.703676X2.543676X0.703676X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD40RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD41RoundRect,0.150000X-0.512500X-0.150000X0.512500X-0.150000X0.512500X0.150000X-0.512500X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD42RoundRect,0.125000X-0.250000X-0.125000X0.250000X-0.125000X0.250000X0.125000X-0.250000X0.125000X0*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD43R,3.400000X4.300000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD44R,3.429000X2.413000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD45RoundRect,0.150000X0.150000X-0.512500X0.150000X0.512500X-0.150000X0.512500X-0.150000X-0.512500X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD46R,1.000000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD47R,1.400000X1.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,C36,1*%
%TO.N,Net-(C36-Pad1)*%
X241852000Y-160371000D03*
%TO.P,C36,2*%
%TO.N,GND*%
X243402000Y-160371000D03*
%TD*%
D11*
%TO.P,D1,1,A1*%
%TO.N,GND*%
X248412000Y-98924000D03*
%TO.P,D1,2,A2*%
%TO.N,/V_{BAT}*%
X248412000Y-94624000D03*
%TD*%
D12*
%TO.P,L1,1*%
%TO.N,+1V1*%
X244234000Y-136779000D03*
%TO.P,L1,2*%
%TO.N,/VREG_LX*%
X245734000Y-136779000D03*
%TD*%
D10*
%TO.P,C1,1*%
%TO.N,+3V3*%
X256462000Y-128729000D03*
%TO.P,C1,2*%
%TO.N,GND*%
X258012000Y-128729000D03*
%TD*%
%TO.P,C39,1*%
%TO.N,Net-(C39-Pad1)*%
X241852000Y-162881000D03*
%TO.P,C39,2*%
%TO.N,GND*%
X243402000Y-162881000D03*
%TD*%
D13*
%TO.P,R19,1*%
%TO.N,/5V_ADC*%
X214234050Y-150664195D03*
%TO.P,R19,2*%
%TO.N,+5V_EXT*%
X212584050Y-150664195D03*
%TD*%
D14*
%TO.P,J5,1,Pin_1*%
%TO.N,GND*%
X283718000Y-110490000D03*
%TO.P,J5,2,Pin_2*%
%TO.N,+5V_EXT*%
X283718000Y-113030000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/AIN0*%
X283718000Y-115570000D03*
%TD*%
D10*
%TO.P,C3,1*%
%TO.N,+1V1*%
X244221000Y-135001000D03*
%TO.P,C3,2*%
%TO.N,GND*%
X245771000Y-135001000D03*
%TD*%
D14*
%TO.P,J6,1,Pin_1*%
%TO.N,/PWM_IN0*%
X283720000Y-92710000D03*
%TO.P,J6,2,Pin_2*%
%TO.N,/QB0*%
X283720000Y-95250000D03*
%TO.P,J6,3,Pin_3*%
%TO.N,/QA0*%
X283720000Y-97790000D03*
%TO.P,J6,4,Pin_4*%
%TO.N,+5V_EXT*%
X283720000Y-100330000D03*
%TO.P,J6,5,Pin_5*%
%TO.N,GND*%
X283720000Y-102870000D03*
%TD*%
D15*
%TO.P,R5,1*%
%TO.N,/~{RESET}*%
X275599000Y-127489000D03*
%TO.P,R5,2*%
%TO.N,Net-(U1-RUN)*%
X277249000Y-127489000D03*
%TD*%
%TO.P,R20,1*%
%TO.N,Net-(C36-Pad1)*%
X245812000Y-160371000D03*
%TO.P,R20,2*%
%TO.N,/DI10*%
X247462000Y-160371000D03*
%TD*%
%TO.P,R21,1*%
%TO.N,Net-(C28-Pad1)*%
X245812000Y-162881000D03*
%TO.P,R21,2*%
%TO.N,/DI00*%
X247462000Y-162881000D03*
%TD*%
%TO.P,R23,1*%
%TO.N,GND*%
X212583978Y-147616000D03*
%TO.P,R23,2*%
%TO.N,/VBAT_ADC*%
X214233978Y-147616000D03*
%TD*%
D16*
%TO.P,C38,1*%
%TO.N,GND*%
X251968000Y-85950000D03*
%TO.P,C38,2*%
%TO.N,Net-(D3-K)*%
X251968000Y-88900000D03*
%TD*%
D15*
%TO.P,R12,1*%
%TO.N,Net-(U11--)*%
X212584050Y-152188195D03*
%TO.P,R12,2*%
%TO.N,/AIN0_ADC*%
X214234050Y-152188195D03*
%TD*%
%TO.P,R4,1*%
%TO.N,Net-(U1-USB_DM)*%
X252236000Y-129637000D03*
%TO.P,R4,2*%
%TO.N,/USB_D-*%
X253886000Y-129637000D03*
%TD*%
D17*
%TO.P,D3,1,K*%
%TO.N,Net-(D3-K)*%
X248412000Y-87462000D03*
%TO.P,D3,2,A*%
%TO.N,/V_{BAT}*%
X248412000Y-91862000D03*
%TD*%
D10*
%TO.P,C5,1*%
%TO.N,Net-(U1-VREG_AVDD)*%
X256462000Y-138769000D03*
%TO.P,C5,2*%
%TO.N,GND*%
X258012000Y-138769000D03*
%TD*%
D18*
%TO.P,U9,1,CB*%
%TO.N,Net-(U9-CB)*%
X256408000Y-86287500D03*
%TO.P,U9,2,GND*%
%TO.N,GND*%
X255458000Y-86287500D03*
%TO.P,U9,3,FB*%
%TO.N,Net-(U9-FB)*%
X254508000Y-86287500D03*
%TO.P,U9,4,EN*%
%TO.N,Net-(U9-EN)*%
X254508000Y-88562500D03*
%TO.P,U9,5,VIN*%
%TO.N,Net-(D3-K)*%
X255458000Y-88562500D03*
%TO.P,U9,6,SW*%
%TO.N,Net-(U9-SW)*%
X256408000Y-88562500D03*
%TD*%
D15*
%TO.P,R28,1*%
%TO.N,/QA0*%
X249822000Y-157861000D03*
%TO.P,R28,2*%
%TO.N,Net-(C28-Pad1)*%
X251472000Y-157861000D03*
%TD*%
D19*
%TO.P,TP1,1,1*%
%TO.N,Net-(U4-CLKO{slash}SOF)*%
X266217000Y-160961000D03*
%TD*%
D20*
%TO.P,U1,1,IOVDD*%
%TO.N,Net-(U1-ADC_AVDD)*%
X240099500Y-139631000D03*
D21*
%TO.P,U1,2,GPIO0*%
%TO.N,/SPI0_RX*%
X240099500Y-140031000D03*
%TO.P,U1,3,GPIO1*%
%TO.N,/~{SPI0_CS}*%
X240099500Y-140431000D03*
%TO.P,U1,4,GPIO2*%
%TO.N,/SPI0_SCK*%
X240099500Y-140831000D03*
%TO.P,U1,5,GPIO3*%
%TO.N,/SPI0_TX*%
X240099500Y-141231000D03*
%TO.P,U1,6,DVDD*%
%TO.N,+1V1*%
X240099500Y-141631000D03*
%TO.P,U1,7,GPIO4*%
%TO.N,/~{CAN_INT}*%
X240099500Y-142031000D03*
%TO.P,U1,8,GPIO5*%
%TO.N,/~{CAN_RX_INT}*%
X240099500Y-142431000D03*
%TO.P,U1,9,GPIO6*%
%TO.N,/~{CAN_TX_INT}*%
X240099500Y-142831000D03*
%TO.P,U1,10,GPIO7*%
%TO.N,/SILENT*%
X240099500Y-143231000D03*
%TO.P,U1,11,IOVDD*%
%TO.N,Net-(U1-ADC_AVDD)*%
X240099500Y-143631000D03*
%TO.P,U1,12,GPIO8*%
%TO.N,/I2C0_SDA*%
X240099500Y-144031000D03*
%TO.P,U1,13,GPIO9*%
%TO.N,/I2C0_SCL*%
X240099500Y-144431000D03*
%TO.P,U1,14,GPIO10*%
%TO.N,/EEPROM_WP*%
X240099500Y-144831000D03*
D22*
%TO.P,U1,15,GPIO11*%
%TO.N,unconnected-(U1-GPIO11-Pad15)*%
X240099500Y-145231000D03*
D23*
%TO.P,U1,16,GPIO12*%
%TO.N,/DI10*%
X240737000Y-145868500D03*
D24*
%TO.P,U1,17,GPIO13*%
%TO.N,unconnected-(U1-GPIO13-Pad17)*%
X241137000Y-145868500D03*
%TO.P,U1,18,GPIO14*%
%TO.N,/DI00*%
X241537000Y-145868500D03*
%TO.P,U1,19,GPIO15*%
%TO.N,/DI20*%
X241937000Y-145868500D03*
%TO.P,U1,20,IOVDD*%
%TO.N,Net-(U1-ADC_AVDD)*%
X242337000Y-145868500D03*
%TO.P,U1,21,XIN*%
%TO.N,Net-(U1-XIN)*%
X242737000Y-145868500D03*
%TO.P,U1,22,XOUT*%
%TO.N,unconnected-(U1-XOUT-Pad22)*%
X243137000Y-145868500D03*
%TO.P,U1,23,DVDD*%
%TO.N,+1V1*%
X243537000Y-145868500D03*
%TO.P,U1,24,SWCLK*%
%TO.N,/SWCLK*%
X243937000Y-145868500D03*
%TO.P,U1,25,SWD*%
%TO.N,/SWD*%
X244337000Y-145868500D03*
%TO.P,U1,26,RUN*%
%TO.N,Net-(U1-RUN)*%
X244737000Y-145868500D03*
%TO.P,U1,27,GPIO16*%
%TO.N,unconnected-(U1-GPIO16-Pad27)*%
X245137000Y-145868500D03*
%TO.P,U1,28,GPIO17*%
%TO.N,/DI20*%
X245537000Y-145868500D03*
%TO.P,U1,29,GPIO18*%
%TO.N,unconnected-(U1-GPIO18-Pad29)*%
X245937000Y-145868500D03*
D25*
%TO.P,U1,30,IOVDD*%
%TO.N,Net-(U1-ADC_AVDD)*%
X246337000Y-145868500D03*
D26*
%TO.P,U1,31,GPIO19*%
%TO.N,unconnected-(U1-GPIO19-Pad31)*%
X246974500Y-145231000D03*
D21*
%TO.P,U1,32,GPIO20*%
%TO.N,unconnected-(U1-GPIO20-Pad32)*%
X246974500Y-144831000D03*
%TO.P,U1,33,GPIO21*%
%TO.N,unconnected-(U1-GPIO21-Pad33)*%
X246974500Y-144431000D03*
%TO.P,U1,34,GPIO22*%
%TO.N,unconnected-(U1-GPIO22-Pad34)*%
X246974500Y-144031000D03*
%TO.P,U1,35,GPIO23*%
%TO.N,unconnected-(U1-GPIO23-Pad35)*%
X246974500Y-143631000D03*
%TO.P,U1,36,GPIO24*%
%TO.N,unconnected-(U1-GPIO24-Pad36)*%
X246974500Y-143231000D03*
%TO.P,U1,37,GPIO25*%
%TO.N,unconnected-(U1-GPIO25-Pad37)*%
X246974500Y-142831000D03*
%TO.P,U1,38,IOVDD*%
%TO.N,Net-(U1-ADC_AVDD)*%
X246974500Y-142431000D03*
%TO.P,U1,39,DVDD*%
%TO.N,+1V1*%
X246974500Y-142031000D03*
%TO.P,U1,40,GPIO26_ADC0*%
%TO.N,/AIN0_ADC*%
X246974500Y-141631000D03*
%TO.P,U1,41,GPIO27_ADC1*%
%TO.N,unconnected-(U1-GPIO27_ADC1-Pad41)*%
X246974500Y-141231000D03*
%TO.P,U1,42,GPIO28_ADC2*%
%TO.N,/5V_ADC*%
X246974500Y-140831000D03*
%TO.P,U1,43,GPIO29_ADC3*%
%TO.N,/VBAT_ADC*%
X246974500Y-140431000D03*
%TO.P,U1,44,ADC_AVDD*%
%TO.N,Net-(U1-ADC_AVDD)*%
X246974500Y-140031000D03*
D27*
%TO.P,U1,45,IOVDD*%
X246974500Y-139631000D03*
D28*
%TO.P,U1,46,VREG_AVDD*%
%TO.N,Net-(U1-VREG_AVDD)*%
X246337000Y-138993500D03*
D24*
%TO.P,U1,47,VREG_PGND*%
%TO.N,GND*%
X245937000Y-138993500D03*
%TO.P,U1,48,VREG_LX*%
%TO.N,/VREG_LX*%
X245537000Y-138993500D03*
%TO.P,U1,49,VREG_VIN*%
%TO.N,+3V3*%
X245137000Y-138993500D03*
%TO.P,U1,50,VREG_FB*%
%TO.N,+1V1*%
X244737000Y-138993500D03*
%TO.P,U1,51,USB_DM*%
%TO.N,Net-(U1-USB_DM)*%
X244337000Y-138993500D03*
%TO.P,U1,52,USB_DP*%
%TO.N,Net-(U1-USB_DP)*%
X243937000Y-138993500D03*
%TO.P,U1,53,USB_OTP_VDD*%
%TO.N,Net-(U1-ADC_AVDD)*%
X243537000Y-138993500D03*
%TO.P,U1,54,QSPI_IOVDD*%
X243137000Y-138993500D03*
%TO.P,U1,55,QSPI_SD3*%
%TO.N,/QSPI_D3*%
X242737000Y-138993500D03*
%TO.P,U1,56,QSPI_SCLK*%
%TO.N,/QSPI_SCLK*%
X242337000Y-138993500D03*
%TO.P,U1,57,QSPI_SD0*%
%TO.N,/QSPI_D0*%
X241937000Y-138993500D03*
%TO.P,U1,58,QSPI_SD2*%
%TO.N,/QSPI_D2*%
X241537000Y-138993500D03*
%TO.P,U1,59,QSPI_SD1*%
%TO.N,/QSPI_D1*%
X241137000Y-138993500D03*
D29*
%TO.P,U1,60,QSPI_SS*%
%TO.N,/~{QSPI_SS}*%
X240737000Y-138993500D03*
D30*
%TO.P,U1,61,GND*%
%TO.N,GND*%
X242162000Y-141056000D03*
X242162000Y-142431000D03*
X242162000Y-143806000D03*
X243537000Y-141056000D03*
X243537000Y-142431000D03*
D31*
X243537000Y-142431000D03*
D30*
X243537000Y-143806000D03*
X244912000Y-141056000D03*
X244912000Y-142431000D03*
X244912000Y-143806000D03*
%TD*%
D32*
%TO.P,L2,1,1*%
%TO.N,+3V3*%
X259842000Y-97870000D03*
%TO.P,L2,2,2*%
%TO.N,Net-(U7-SW)*%
X259842000Y-95170000D03*
%TD*%
D33*
%TO.P,C24,1*%
%TO.N,+5V*%
X262382000Y-91173000D03*
%TO.P,C24,2*%
%TO.N,GND*%
X262382000Y-92723000D03*
%TD*%
D15*
%TO.P,R2,1*%
%TO.N,+3V3*%
X271589000Y-137529000D03*
%TO.P,R2,2*%
%TO.N,Net-(U1-VREG_AVDD)*%
X273239000Y-137529000D03*
%TD*%
%TO.P,R17,1*%
%TO.N,GND*%
X212584050Y-149140195D03*
%TO.P,R17,2*%
%TO.N,/5V_ADC*%
X214234050Y-149140195D03*
%TD*%
D34*
%TO.P,U6,1,EN*%
%TO.N,+3V3*%
X260180000Y-119634000D03*
%TO.P,U6,2,GND*%
%TO.N,GND*%
X260180000Y-117094000D03*
%TO.P,U6,3,OUT*%
%TO.N,/CAN-FD/CLK*%
X257980000Y-117094000D03*
%TO.P,U6,4,V_{DD}*%
%TO.N,+3V3*%
X257980000Y-119634000D03*
%TD*%
D35*
%TO.P,D4,1,K*%
%TO.N,+5V_EXT*%
X265090000Y-87630000D03*
%TO.P,D4,2,A*%
%TO.N,+5V*%
X260690000Y-87630000D03*
%TD*%
D36*
%TO.P,U4,1,TXCAN*%
%TO.N,/CAN-FD/CANTX*%
X248412000Y-119569000D03*
%TO.P,U4,2,RXCAN*%
%TO.N,/CAN-FD/CANRX*%
X249682000Y-119569000D03*
%TO.P,U4,3,CLKO/SOF*%
%TO.N,Net-(U4-CLKO{slash}SOF)*%
X250952000Y-119569000D03*
%TO.P,U4,4,~{INT}*%
%TO.N,/~{CAN_INT}*%
X252222000Y-119569000D03*
%TO.P,U4,5,OSC2*%
%TO.N,unconnected-(U4-OSC2-Pad5)*%
X253492000Y-119569000D03*
%TO.P,U4,6,OSC1*%
%TO.N,/CAN-FD/CLK*%
X254762000Y-119569000D03*
%TO.P,U4,7,VSS*%
%TO.N,GND*%
X256032000Y-119569000D03*
%TO.P,U4,8,~{INT1}/GPIO1*%
%TO.N,/~{CAN_TX_INT}*%
X256032000Y-114619000D03*
%TO.P,U4,9,~{INT0}/GPIO0/XSTBY*%
%TO.N,/~{CAN_RX_INT}*%
X254762000Y-114619000D03*
%TO.P,U4,10,SCK*%
%TO.N,/SPI0_SCK*%
X253492000Y-114619000D03*
%TO.P,U4,11,SDI*%
%TO.N,/SPI0_TX*%
X252222000Y-114619000D03*
%TO.P,U4,12,SDO*%
%TO.N,/SPI0_RX*%
X250952000Y-114619000D03*
%TO.P,U4,13,~{CS}*%
%TO.N,/~{SPI0_CS}*%
X249682000Y-114619000D03*
%TO.P,U4,14,VDD*%
%TO.N,+3V3*%
X248412000Y-114619000D03*
%TD*%
D37*
%TO.P,D7,1,K*%
%TO.N,GND*%
X254159500Y-155151000D03*
%TO.P,D7,2,A*%
%TO.N,+3V3*%
X254159500Y-157051000D03*
%TO.P,D7,3,K*%
%TO.N,/DI10*%
X256034500Y-156101000D03*
%TD*%
D33*
%TO.P,C23,1*%
%TO.N,+5V*%
X263906000Y-91173000D03*
%TO.P,C23,2*%
%TO.N,GND*%
X263906000Y-92723000D03*
%TD*%
D38*
%TO.P,U11,1*%
%TO.N,Net-(U11--)*%
X214553403Y-157177934D03*
%TO.P,U11,2,V-*%
%TO.N,GND*%
X214553403Y-156227934D03*
%TO.P,U11,3,+*%
%TO.N,Net-(U11-+)*%
X214553403Y-155277934D03*
%TO.P,U11,4,-*%
%TO.N,Net-(U11--)*%
X212278403Y-155277934D03*
%TO.P,U11,5,V+*%
%TO.N,+5V*%
X212278403Y-157177934D03*
%TD*%
D33*
%TO.P,C25,1*%
%TO.N,Net-(U9-CB)*%
X258064000Y-86650000D03*
%TO.P,C25,2*%
%TO.N,Net-(U9-SW)*%
X258064000Y-88200000D03*
%TD*%
D39*
%TO.P,J4,1,Pin_1*%
%TO.N,GND*%
X242872800Y-97129600D03*
%TO.P,J4,2,Pin_2*%
X242872800Y-94589600D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/V_{BAT}*%
X242872800Y-92049600D03*
%TO.P,J4,4,Pin_4*%
X242872800Y-89509600D03*
%TD*%
D15*
%TO.P,R40,1*%
%TO.N,/I2C0_SCL*%
X275599000Y-129999000D03*
%TO.P,R40,2*%
%TO.N,+3V3*%
X277249000Y-129999000D03*
%TD*%
D10*
%TO.P,C2,1*%
%TO.N,+3V3*%
X256462000Y-131239000D03*
%TO.P,C2,2*%
%TO.N,GND*%
X258012000Y-131239000D03*
%TD*%
D37*
%TO.P,D9,1,K*%
%TO.N,GND*%
X254159500Y-159776000D03*
%TO.P,D9,2,A*%
%TO.N,+3V3*%
X254159500Y-161676000D03*
%TO.P,D9,3,K*%
%TO.N,/DI20*%
X256034500Y-160726000D03*
%TD*%
D40*
%TO.P,C32,1*%
%TO.N,Net-(U11-+)*%
X214340000Y-158792000D03*
%TO.P,C32,2*%
%TO.N,GND*%
X212790000Y-158792000D03*
%TD*%
D41*
%TO.P,U10,1,SCL*%
%TO.N,/I2C0_SCL*%
X233139500Y-141466000D03*
%TO.P,U10,2,Vss*%
%TO.N,GND*%
X233139500Y-142416000D03*
%TO.P,U10,3,SDA*%
%TO.N,/I2C0_SDA*%
X233139500Y-143366000D03*
%TO.P,U10,4,Vcc*%
%TO.N,+3V3*%
X235414500Y-143366000D03*
%TO.P,U10,5,WP*%
%TO.N,/EEPROM_WP*%
X235414500Y-141466000D03*
%TD*%
D42*
%TO.P,U2,1,~{CS}*%
%TO.N,/~{QSPI_SS}*%
X225152000Y-141461000D03*
%TO.P,U2,2,DO/IO_{1}*%
%TO.N,/QSPI_D1*%
X225152000Y-142731000D03*
%TO.P,U2,3,~{WP}/IO_{2}*%
%TO.N,/QSPI_D2*%
X225152000Y-144001000D03*
%TO.P,U2,4,GND*%
%TO.N,GND*%
X225152000Y-145271000D03*
%TO.P,U2,5,DI/IO_{0}*%
%TO.N,/QSPI_D0*%
X230552000Y-145271000D03*
%TO.P,U2,6,CLK*%
%TO.N,/QSPI_SCLK*%
X230552000Y-144001000D03*
%TO.P,U2,7,~{HOLD}/~{RESET}/IO_{3}*%
%TO.N,/QSPI_D3*%
X230552000Y-142731000D03*
%TO.P,U2,8,VCC*%
%TO.N,+3V3*%
X230552000Y-141461000D03*
D43*
%TO.P,U2,9,EP*%
%TO.N,GND*%
X227852000Y-143366000D03*
%TD*%
D37*
%TO.P,D6,1,K*%
%TO.N,GND*%
X254159500Y-150526000D03*
%TO.P,D6,2,A*%
%TO.N,+3V3*%
X254159500Y-152426000D03*
%TO.P,D6,3,K*%
%TO.N,/DI00*%
X256034500Y-151476000D03*
%TD*%
D15*
%TO.P,R18,1*%
%TO.N,Net-(C39-Pad1)*%
X245812000Y-157861000D03*
%TO.P,R18,2*%
%TO.N,/DI20*%
X247462000Y-157861000D03*
%TD*%
%TO.P,R15,1*%
%TO.N,GND*%
X212584050Y-153712195D03*
%TO.P,R15,2*%
%TO.N,/AIN0_ADC*%
X214234050Y-153712195D03*
%TD*%
D13*
%TO.P,R26,1*%
%TO.N,GND*%
X214390000Y-161840000D03*
%TO.P,R26,2*%
%TO.N,/AIN0*%
X212740000Y-161840000D03*
%TD*%
D15*
%TO.P,R1,1*%
%TO.N,/~{USB_BOOT}*%
X271589000Y-135019000D03*
%TO.P,R1,2*%
%TO.N,/~{QSPI_SS}*%
X273239000Y-135019000D03*
%TD*%
%TO.P,R25,1*%
%TO.N,/PWM_IN0*%
X249822000Y-150331000D03*
%TO.P,R25,2*%
%TO.N,Net-(C39-Pad1)*%
X251472000Y-150331000D03*
%TD*%
%TO.P,R10,1*%
%TO.N,/AIN0*%
X212740000Y-160316000D03*
%TO.P,R10,2*%
%TO.N,Net-(U11-+)*%
X214390000Y-160316000D03*
%TD*%
D44*
%TO.P,L3,1,1*%
%TO.N,Net-(U9-SW)*%
X254508000Y-91616000D03*
%TO.P,L3,2,2*%
%TO.N,+3V3*%
X254508000Y-97458000D03*
%TD*%
D45*
%TO.P,U7,1,SW*%
%TO.N,Net-(U7-SW)*%
X258892000Y-93085500D03*
%TO.P,U7,2,GND*%
%TO.N,GND*%
X259842000Y-93085500D03*
%TO.P,U7,3,NC*%
X260792000Y-93085500D03*
%TO.P,U7,4,VOUT*%
%TO.N,+5V*%
X260792000Y-90810500D03*
%TO.P,U7,5,NC*%
%TO.N,GND*%
X258892000Y-90810500D03*
%TD*%
D15*
%TO.P,R3,1*%
%TO.N,Net-(U1-USB_DP)*%
X271589000Y-140039000D03*
%TO.P,R3,2*%
%TO.N,/USB_D+*%
X273239000Y-140039000D03*
%TD*%
%TO.P,R41,1*%
%TO.N,/I2C0_SDA*%
X275599000Y-132509000D03*
%TO.P,R41,2*%
%TO.N,+3V3*%
X277249000Y-132509000D03*
%TD*%
D10*
%TO.P,C16,1*%
%TO.N,+3V3*%
X258813000Y-115062000D03*
%TO.P,C16,2*%
%TO.N,GND*%
X260363000Y-115062000D03*
%TD*%
D46*
%TO.P,J1,1,Pin_1*%
%TO.N,/USB_D-*%
X267716000Y-120650000D03*
D19*
%TO.P,J1,2,Pin_2*%
%TO.N,/USB_D+*%
X267716000Y-119380000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,/USB_5V*%
X268986000Y-120650000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,/SWCLK*%
X268986000Y-119380000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,GND*%
X270256000Y-120650000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,/SWD*%
X270256000Y-119380000D03*
%TO.P,J1,7,Pin_7*%
%TO.N,GND*%
X271526000Y-120650000D03*
%TO.P,J1,8,Pin_8*%
%TO.N,/~{USB_BOOT}*%
X271526000Y-119380000D03*
%TO.P,J1,9,Pin_9*%
%TO.N,GND*%
X272796000Y-120650000D03*
%TO.P,J1,10,Pin_10*%
%TO.N,/~{RESET}*%
X272796000Y-119380000D03*
%TD*%
D39*
%TO.P,J3,1,Pin_1*%
%TO.N,/CAN1_L*%
X242824000Y-107340400D03*
%TO.P,J3,2,Pin_2*%
%TO.N,/CAN1_H*%
X242824000Y-104800400D03*
%TD*%
D10*
%TO.P,C45,1*%
%TO.N,+3V3*%
X271639000Y-132509000D03*
%TO.P,C45,2*%
%TO.N,GND*%
X273189000Y-132509000D03*
%TD*%
D15*
%TO.P,R27,1*%
%TO.N,/QB0*%
X249822000Y-155351000D03*
%TO.P,R27,2*%
%TO.N,Net-(C36-Pad1)*%
X251472000Y-155351000D03*
%TD*%
D47*
%TO.P,U3,1,EN*%
%TO.N,+3V3*%
X239916000Y-150409000D03*
%TO.P,U3,2,GND*%
%TO.N,GND*%
X242456000Y-150409000D03*
%TO.P,U3,3,OUT*%
%TO.N,Net-(U1-XIN)*%
X242456000Y-148209000D03*
%TO.P,U3,4,V_{DD}*%
%TO.N,+3V3*%
X239916000Y-148209000D03*
%TD*%
D15*
%TO.P,R22,1*%
%TO.N,Net-(D3-K)*%
X212583978Y-146092000D03*
%TO.P,R22,2*%
%TO.N,/VBAT_ADC*%
X214233978Y-146092000D03*
%TD*%
%TO.P,R42,1*%
%TO.N,/EEPROM_WP*%
X275599000Y-135019000D03*
%TO.P,R42,2*%
%TO.N,+3V3*%
X277249000Y-135019000D03*
%TD*%
D39*
%TO.P,J2,1,Pin_1*%
%TO.N,/CAN1_L*%
X242824000Y-117500400D03*
%TO.P,J2,2,Pin_2*%
%TO.N,/CAN1_H*%
X242824000Y-114960400D03*
%TD*%
D10*
%TO.P,C28,1*%
%TO.N,Net-(C28-Pad1)*%
X241852000Y-150331000D03*
%TO.P,C28,2*%
%TO.N,GND*%
X243402000Y-150331000D03*
%TD*%
%TO.P,C4,1*%
%TO.N,+3V3*%
X256462000Y-136259000D03*
%TO.P,C4,2*%
%TO.N,GND*%
X258012000Y-136259000D03*
%TD*%
M02*
