@W: MT530 :"e:\github_repos\gray_code_core\gray_code_core\hdl\gray_to_binary_freq_test.vhd":45:2:45:3|Found inferred clock gray_to_binary_freq_test|CLK which controls 64 sequential elements including b_buf[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
