0.7
2020.1
May 27 2020
20:09:33
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1713692554,verilog,,,,glbl,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sim_1/new/tb_Hazard.v,1713781598,verilog,,,,tbHazard,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/ALU64bit.v,1713777177,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/ALU_Control.v,,ALU64bit,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/ALU_Control.v,1713692555,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Adder.v,,ALU_Control,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Adder.v,1713692555,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Branch_unit.v,,Adder,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Branch_unit.v,1714118838,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Control_Unit.v,,Branch_unit,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Control_Unit.v,1713781799,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Data_Memory.v,,Control_Unit,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Data_Memory.v,1714119984,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/EX_MEM.v,,Data_Memory,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/EX_MEM.v,1713694283,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Forwarding_Unit.v,,EX_MEM,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Forwarding_Unit.v,1713692555,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Hazard_Detection_Unit.v,,Forwarding_Unit,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Hazard_Detection_Unit.v,1713781981,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/ID_EX.v,,Hazard_Detection,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/ID_EX.v,1713878642,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/IF_ID.v,,ID_EX,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/IF_ID.v,1713781598,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Imm_Gen.v,,IF_ID,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Imm_Gen.v,1713957382,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Instruction_Memory.v,,Imm_Gen,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Instruction_Memory.v,1714124581,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Instruction_Parser.v,,Instruction_Memory,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Instruction_Parser.v,1713692555,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/MEM_WB.v,,Instruction_Parser,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/MEM_WB.v,1714056387,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Mux_2x1.v,,MEM_WB,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Mux_2x1.v,1713692555,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Mux_3x1_64Bit.v,,Mux_2x1,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Mux_3x1_64Bit.v,1713692555,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Program_Counter.v,,Mux_3x1,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Program_Counter.v,1713781822,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RegisterFile.v,,Program_Counter,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v,1713692555,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RegisterFile.v,,RISCV_Processor,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RegisterFile.v,1714111179,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/hazardProcessor.v,,RegisterFile,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/hazardProcessor.v,1714125321,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sim_1/new/tb_Hazard.v,,hazardProcessor,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/testbench_RISCV.v,1713692555,verilog,,,,testbench_RISCV,,,,,,,,
