=====
SETUP
-1.949
8.622
6.674
psram_inst/u_psram_top/u_dqce_clk_x2p
2.487
2.736
psram_inst/u_psram_top/u_dll
2.851
3.417
psram_inst/u_psram_top/u_psram_wd/n372_s21
5.355
5.905
psram_inst/u_psram_top/u_psram_wd/n372_s22
5.905
5.962
psram_inst/u_psram_top/u_psram_wd/n372_s23
5.962
6.019
psram_inst/u_psram_top/u_psram_wd/n372_s24
6.019
6.076
psram_inst/u_psram_top/u_psram_wd/n372_s25
6.076
6.133
psram_inst/u_psram_top/u_psram_wd/n372_s26
6.133
6.190
psram_inst/u_psram_top/u_psram_wd/n444_s1
6.764
7.825
psram_inst/u_psram_top/u_psram_wd/step_1_s0
8.622
=====
SETUP
-1.949
8.622
6.674
psram_inst/u_psram_top/u_dqce_clk_x2p
2.487
2.736
psram_inst/u_psram_top/u_dll
2.851
3.417
psram_inst/u_psram_top/u_psram_wd/n372_s21
5.355
5.905
psram_inst/u_psram_top/u_psram_wd/n372_s22
5.905
5.962
psram_inst/u_psram_top/u_psram_wd/n372_s23
5.962
6.019
psram_inst/u_psram_top/u_psram_wd/n372_s24
6.019
6.076
psram_inst/u_psram_top/u_psram_wd/n372_s25
6.076
6.133
psram_inst/u_psram_top/u_psram_wd/n372_s26
6.133
6.190
psram_inst/u_psram_top/u_psram_wd/n444_s1
6.764
7.825
psram_inst/u_psram_top/u_psram_wd/step_2_s0
8.622
=====
SETUP
-1.949
8.622
6.674
psram_inst/u_psram_top/u_dqce_clk_x2p
2.487
2.736
psram_inst/u_psram_top/u_dll
2.851
3.417
psram_inst/u_psram_top/u_psram_wd/n372_s21
5.355
5.905
psram_inst/u_psram_top/u_psram_wd/n372_s22
5.905
5.962
psram_inst/u_psram_top/u_psram_wd/n372_s23
5.962
6.019
psram_inst/u_psram_top/u_psram_wd/n372_s24
6.019
6.076
psram_inst/u_psram_top/u_psram_wd/n372_s25
6.076
6.133
psram_inst/u_psram_top/u_psram_wd/n372_s26
6.133
6.190
psram_inst/u_psram_top/u_psram_wd/n444_s1
6.764
7.825
psram_inst/u_psram_top/u_psram_wd/step_3_s0
8.622
=====
SETUP
-1.949
8.622
6.674
psram_inst/u_psram_top/u_dqce_clk_x2p
2.487
2.736
psram_inst/u_psram_top/u_dll
2.851
3.417
psram_inst/u_psram_top/u_psram_wd/n372_s21
5.355
5.905
psram_inst/u_psram_top/u_psram_wd/n372_s22
5.905
5.962
psram_inst/u_psram_top/u_psram_wd/n372_s23
5.962
6.019
psram_inst/u_psram_top/u_psram_wd/n372_s24
6.019
6.076
psram_inst/u_psram_top/u_psram_wd/n372_s25
6.076
6.133
psram_inst/u_psram_top/u_psram_wd/n372_s26
6.133
6.190
psram_inst/u_psram_top/u_psram_wd/n444_s1
6.764
7.825
psram_inst/u_psram_top/u_psram_wd/step_4_s0
8.622
=====
SETUP
-1.949
8.622
6.674
psram_inst/u_psram_top/u_dqce_clk_x2p
2.487
2.736
psram_inst/u_psram_top/u_dll
2.851
3.417
psram_inst/u_psram_top/u_psram_wd/n372_s21
5.355
5.905
psram_inst/u_psram_top/u_psram_wd/n372_s22
5.905
5.962
psram_inst/u_psram_top/u_psram_wd/n372_s23
5.962
6.019
psram_inst/u_psram_top/u_psram_wd/n372_s24
6.019
6.076
psram_inst/u_psram_top/u_psram_wd/n372_s25
6.076
6.133
psram_inst/u_psram_top/u_psram_wd/n372_s26
6.133
6.190
psram_inst/u_psram_top/u_psram_wd/n444_s1
6.764
7.825
psram_inst/u_psram_top/u_psram_wd/step_5_s0
8.622
=====
SETUP
-1.949
8.622
6.674
psram_inst/u_psram_top/u_dqce_clk_x2p
2.487
2.736
psram_inst/u_psram_top/u_dll
2.851
3.417
psram_inst/u_psram_top/u_psram_wd/n372_s21
5.355
5.905
psram_inst/u_psram_top/u_psram_wd/n372_s22
5.905
5.962
psram_inst/u_psram_top/u_psram_wd/n372_s23
5.962
6.019
psram_inst/u_psram_top/u_psram_wd/n372_s24
6.019
6.076
psram_inst/u_psram_top/u_psram_wd/n372_s25
6.076
6.133
psram_inst/u_psram_top/u_psram_wd/n372_s26
6.133
6.190
psram_inst/u_psram_top/u_psram_wd/n444_s1
6.764
7.825
psram_inst/u_psram_top/u_psram_wd/step_6_s0
8.622
=====
SETUP
-1.918
8.235
6.317
psram_inst/u_psram_top/u_dqce_clk_x2p
2.487
2.736
psram_inst/u_psram_top/u_dll
2.851
3.417
psram_inst/u_psram_top/u_psram_wd/n372_s21
5.355
5.905
psram_inst/u_psram_top/u_psram_wd/n372_s22
5.905
5.962
psram_inst/u_psram_top/u_psram_wd/n372_s23
5.962
6.019
psram_inst/u_psram_top/u_psram_wd/n372_s24
6.019
6.076
psram_inst/u_psram_top/u_psram_wd/n372_s25
6.076
6.133
psram_inst/u_psram_top/u_psram_wd/n372_s26
6.133
6.187
psram_inst/u_psram_top/u_psram_wd/n382_s3
7.136
8.235
psram_inst/u_psram_top/u_psram_wd/step_0_s1
8.235
=====
SETUP
-1.857
8.531
6.674
psram_inst/u_psram_top/u_dqce_clk_x2p
2.487
2.736
psram_inst/u_psram_top/u_dll
2.851
3.417
psram_inst/u_psram_top/u_psram_wd/n372_s21
5.355
5.905
psram_inst/u_psram_top/u_psram_wd/n372_s22
5.905
5.962
psram_inst/u_psram_top/u_psram_wd/n372_s23
5.962
6.019
psram_inst/u_psram_top/u_psram_wd/n372_s24
6.019
6.076
psram_inst/u_psram_top/u_psram_wd/n372_s25
6.076
6.133
psram_inst/u_psram_top/u_psram_wd/n372_s26
6.133
6.190
psram_inst/u_psram_top/u_psram_wd/n444_s1
6.764
7.825
psram_inst/u_psram_top/u_psram_wd/step_7_s0
8.531
=====
SETUP
-1.857
8.531
6.674
psram_inst/u_psram_top/u_dqce_clk_x2p
2.487
2.736
psram_inst/u_psram_top/u_dll
2.851
3.417
psram_inst/u_psram_top/u_psram_wd/n372_s21
5.355
5.905
psram_inst/u_psram_top/u_psram_wd/n372_s22
5.905
5.962
psram_inst/u_psram_top/u_psram_wd/n372_s23
5.962
6.019
psram_inst/u_psram_top/u_psram_wd/n372_s24
6.019
6.076
psram_inst/u_psram_top/u_psram_wd/n372_s25
6.076
6.133
psram_inst/u_psram_top/u_psram_wd/n372_s26
6.133
6.190
psram_inst/u_psram_top/u_psram_wd/n444_s1
6.764
7.825
psram_inst/u_psram_top/u_psram_wd/step_8_s0
8.531
=====
SETUP
-1.521
4.005
2.484
psram_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0
2.731
3.190
psram_inst/u_psram_top/u_dqce_clk_x2p
4.005
=====
SETUP
1.101
11.775
12.876
psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1
0.574
1.032
psram_inst/u_psram_top/u_psram_init/n1882_s2
2.809
3.631
psram_inst/u_psram_top/u_psram_init/n1882_s0
5.469
6.291
psram_inst/u_psram_top/u_psram_init/n1923_s1
7.132
7.758
psram_inst/u_psram_top/u_psram_init/n1925_s0
9.228
10.254
psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1
11.775
=====
SETUP
1.432
11.445
12.876
psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1
0.574
1.032
psram_inst/u_psram_top/u_psram_init/n1882_s2
2.809
3.631
psram_inst/u_psram_top/u_psram_init/n1882_s0
5.469
6.291
psram_inst/u_psram_top/u_psram_init/n2471_s4
7.132
7.758
psram_inst/u_psram_top/u_psram_init/n1917_s0
9.121
9.923
psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1
11.445
=====
SETUP
1.479
11.397
12.876
psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1
0.574
1.032
psram_inst/u_psram_top/u_psram_init/n1882_s2
2.809
3.631
psram_inst/u_psram_top/u_psram_init/n1882_s0
5.469
6.291
psram_inst/u_psram_top/u_psram_init/n1931_s1
6.324
7.146
psram_inst/u_psram_top/u_psram_init/n1936_s0
8.815
9.876
psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1
11.397
=====
SETUP
1.578
11.298
12.876
psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1
0.574
1.032
psram_inst/u_psram_top/u_psram_init/n1882_s2
2.809
3.631
psram_inst/u_psram_top/u_psram_init/n1882_s0
5.469
6.291
psram_inst/u_psram_top/u_psram_init/n1923_s1
7.132
7.758
psram_inst/u_psram_top/u_psram_init/n1926_s0
9.568
10.594
psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_20_s1
11.298
=====
SETUP
1.639
11.238
12.876
psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_3_s1
0.574
1.032
psram_inst/u_psram_top/u_psram_init/n1410_s1
1.456
2.555
psram_inst/u_psram_top/u_psram_init/n1410_s0
3.910
4.732
psram_inst/u_psram_top/u_psram_init/n2439_s4
5.898
6.930
psram_inst/u_psram_top/u_psram_init/n1447_s0
8.914
9.716
psram_inst/u_psram_top/u_psram_init/read_calibration[0].id_reg_27_s1
11.238
=====
SETUP
1.684
11.193
12.876
psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1
0.574
1.032
psram_inst/u_psram_top/u_psram_init/n1882_s2
2.809
3.631
psram_inst/u_psram_top/u_psram_init/n1882_s0
5.469
6.291
psram_inst/u_psram_top/u_psram_init/n2471_s4
7.132
7.758
psram_inst/u_psram_top/u_psram_init/n1919_s0
8.610
9.671
psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1
11.193
=====
SETUP
1.764
11.110
12.875
psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3
0.574
1.032
psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0
1.848
2.947
psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s
4.086
4.908
psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0
5.718
6.750
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1
7.564
8.663
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen
11.110
=====
SETUP
1.764
11.110
12.875
psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3
0.574
1.032
psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0
1.848
2.947
psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s
4.086
4.908
psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0
5.718
6.750
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1
7.564
8.663
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen
11.110
=====
SETUP
1.764
11.110
12.875
psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3
0.574
1.032
psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0
1.848
2.947
psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s
4.086
4.908
psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0
5.718
6.750
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1
7.564
8.663
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen
11.110
=====
SETUP
1.764
11.110
12.875
psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3
0.574
1.032
psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0
1.848
2.947
psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s
4.086
4.908
psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0
5.718
6.750
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1
7.564
8.663
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen
11.110
=====
SETUP
1.770
11.105
12.875
psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3
0.574
1.032
psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0
1.848
2.947
psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s
4.086
4.908
psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0
5.718
6.750
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1539_s1
7.564
8.663
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen
11.105
=====
SETUP
1.770
11.105
12.875
psram_inst/u_psram_top/u_psram_init/timer_cnt_0_s3
0.574
1.032
psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s0
1.848
2.947
psram_inst/u_psram_top/u_psram_init/out_dq_Z_16_s
4.086
4.908
psram_inst/u_psram_top/u_psram_init/out_dq_Z_62_s0
5.718
6.750
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1539_s1
7.564
8.663
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen
11.105
=====
SETUP
1.919
10.957
12.876
psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1
0.574
1.032
psram_inst/u_psram_top/u_psram_init/n1882_s2
2.809
3.631
psram_inst/u_psram_top/u_psram_init/n1882_s0
5.469
6.291
psram_inst/u_psram_top/u_psram_init/n1923_s1
7.132
7.758
psram_inst/u_psram_top/u_psram_init/n1924_s0
9.228
10.254
psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_22_s1
10.957
=====
SETUP
1.967
10.909
12.876
psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1
0.574
1.032
psram_inst/u_psram_top/u_psram_init/n1882_s2
2.809
3.631
psram_inst/u_psram_top/u_psram_init/n1882_s0
5.469
6.291
psram_inst/u_psram_top/u_psram_init/n2471_s4
7.132
7.758
psram_inst/u_psram_top/u_psram_init/n1941_s0
9.145
10.206
psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1
10.909
=====
SETUP
1.998
10.879
12.876
psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1
0.574
1.032
psram_inst/u_psram_top/u_psram_init/n1882_s2
2.809
3.631
psram_inst/u_psram_top/u_psram_init/n1882_s0
5.469
6.291
psram_inst/u_psram_top/u_psram_init/n2471_s4
7.132
7.758
psram_inst/u_psram_top/u_psram_init/n1929_s0
8.296
9.357
psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1
10.879
=====
HOLD
-0.558
2.256
2.815
psram_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
2.256
=====
HOLD
-0.295
2.520
2.815
psram_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
2.520
=====
HOLD
-0.271
2.543
2.815
psram_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4
2.543
=====
HOLD
-0.257
2.557
2.815
psram_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
2.557
=====
HOLD
-0.257
2.557
2.815
psram_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
2.557
=====
HOLD
-0.253
2.561
2.815
psram_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4
2.561
=====
HOLD
-0.253
2.561
2.815
psram_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4
2.561
=====
HOLD
-0.234
2.581
2.815
psram_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
2.581
=====
HOLD
-0.230
2.585
2.815
psram_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4
2.585
=====
HOLD
0.005
2.820
2.815
psram_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
2.820
=====
HOLD
0.012
2.826
2.815
psram_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4
2.826
=====
HOLD
0.012
2.826
2.815
psram_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4
2.826
=====
HOLD
0.020
2.835
2.815
psram_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4
2.835
=====
HOLD
0.044
2.859
2.815
psram_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
2.859
=====
HOLD
0.044
2.859
2.815
psram_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
2.859
=====
HOLD
0.327
3.142
2.815
psram_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4
3.142
=====
HOLD
0.558
1.086
0.527
psram_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_init/init_calib_s0
1.086
=====
HOLD
0.565
1.092
0.527
psram_inst/u_psram_top/u_psram_init/calib_done_1_s0
0.515
0.848
psram_inst/u_psram_top/u_psram_init/calib_1_s0
1.092
=====
HOLD
0.676
1.351
0.675
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s5
0.515
0.848
psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s
1.351
=====
HOLD
0.708
3.380
2.672
psram_inst/u_psram_top/u_psram_sync/lock_cnt_11_s1
2.672
3.005
psram_inst/u_psram_top/u_psram_sync/n40_s1
3.008
3.380
psram_inst/u_psram_top/u_psram_sync/lock_cnt_11_s1
3.380
=====
HOLD
0.708
1.222
0.515
psram_inst/u_psram_top/u_psram_init/timer_cnt1_4_s3
0.515
0.848
psram_inst/u_psram_top/u_psram_init/n1165_s6
0.850
1.222
psram_inst/u_psram_top/u_psram_init/timer_cnt1_4_s3
1.222
=====
HOLD
0.708
1.222
0.515
psram_inst/u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1
0.515
0.848
psram_inst/u_psram_top/u_psram_init/n1965_s3
0.850
1.222
psram_inst/u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1
1.222
=====
HOLD
0.708
1.222
0.515
psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1
0.515
0.848
psram_inst/u_psram_top/u_psram_init/n1855_s2
0.850
1.222
psram_inst/u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1
1.222
=====
HOLD
0.708
1.222
0.515
psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1
0.515
0.848
psram_inst/u_psram_top/u_psram_init/n1382_s2
0.850
1.222
psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1
1.222
=====
HOLD
0.708
1.222
0.515
psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1
0.515
0.848
psram_inst/u_psram_top/u_psram_init/n1381_s2
0.850
1.222
psram_inst/u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1
1.222
