// Seed: 3806852589
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    input supply0 id_3
);
  wire id_5;
  assign module_2.type_8  = 0;
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri id_2
    , id_6,
    input tri0 id_3,
    input uwire id_4
);
  assign id_6[1] = id_1;
  wire id_7;
  xor primCall (id_0, id_2, id_3, id_10, id_8);
  wire id_8;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_1
  );
  wire id_11;
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    input wor id_3,
    input supply0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1
  );
endmodule
