{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447221580941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447221580942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 09:29:40 2015 " "Processing started: Wed Nov 11 09:29:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447221580942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447221580942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447221580943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1447221581701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenSegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenSegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegment " "Found entity 1: sevenSegment" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "/opt/altera/13.0sp1/Mips/clockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/opt/altera/13.0sp1/Mips/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mips.v 1 1 " "Found 1 design units, including 1 entities, in source file Mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips " "Found entity 1: Mips" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_id_reg " "Found entity 1: fetch_id_reg" {  } { { "fetch_id_reg.v" "" { Text "/opt/altera/13.0sp1/Mips/fetch_id_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581791 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "/opt/altera/13.0sp1/Mips/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1447221581792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "/opt/altera/13.0sp1/Mips/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "/opt/altera/13.0sp1/Mips/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertor_two_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file convertor_two_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 convertor_two_digit " "Found entity 1: convertor_two_digit" {  } { { "convertor_two_digit.v" "" { Text "/opt/altera/13.0sp1/Mips/convertor_two_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file dataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221581795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221581795 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Mips.v(25) " "Verilog HDL Implicit Net warning at Mips.v(25): created implicit net for \"clk\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221581796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mips.v(20) " "Verilog HDL Instantiation warning at Mips.v(20): instance has no name" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1447221581796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips " "Elaborating entity \"Mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447221581902 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] Mips.v(9) " "Output port \"LEDR\[1\]\" at Mips.v(9) has no driver" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1447221581906 "|Mips"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..6\] Mips.v(10) " "Output port \"LEDG\[7..6\]\" at Mips.v(10) has no driver" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1447221581906 "|Mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:comb_3 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:comb_3\"" {  } { { "Mips.v" "comb_3" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_offset " "Elaborating entity \"adder\" for hierarchy \"adder:add_offset\"" {  } { { "Mips.v" "add_offset" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:pc_mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:pc_mux\"" {  } { { "Mips.v" "pc_mux" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:p1 " "Elaborating entity \"pc\" for hierarchy \"pc:p1\"" {  } { { "Mips.v" "p1" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:ins_mem " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:ins_mem\"" {  } { { "Mips.v" "ins_mem" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_id_reg fetch_id_reg:fe_id_reg " "Elaborating entity \"fetch_id_reg\" for hierarchy \"fetch_id_reg:fe_id_reg\"" {  } { { "Mips.v" "fe_id_reg" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:control " "Elaborating entity \"controller\" for hierarchy \"controller:control\"" {  } { { "Mips.v" "control" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(7) " "Verilog HDL assignment warning at controller.v(7): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447221581924 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(8) " "Verilog HDL assignment warning at controller.v(8): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447221581924 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(9) " "Verilog HDL assignment warning at controller.v(9): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447221581924 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(10) " "Verilog HDL assignment warning at controller.v(10): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447221581924 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(11) " "Verilog HDL assignment warning at controller.v(11): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447221581924 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(13) " "Verilog HDL Case Statement warning at controller.v(13): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1447221581925 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_com controller.v(12) " "Verilog HDL Always Construct warning at controller.v(12): inferring latch(es) for variable \"alu_com\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1447221581925 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[0\] controller.v(12) " "Inferred latch for \"alu_com\[0\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581925 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[1\] controller.v(12) " "Inferred latch for \"alu_com\[1\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581925 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[2\] controller.v(12) " "Inferred latch for \"alu_com\[2\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581925 "|Mips|controller:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regFile\"" {  } { { "Mips.v" "regFile" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:id_ex " "Elaborating entity \"register\" for hierarchy \"register:id_ex\"" {  } { { "Mips.v" "id_ex" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Mips.v" "alu" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581933 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] ALU.v(5) " "Inferred latch for \"res\[0\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] ALU.v(5) " "Inferred latch for \"res\[1\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] ALU.v(5) " "Inferred latch for \"res\[2\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] ALU.v(5) " "Inferred latch for \"res\[3\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] ALU.v(5) " "Inferred latch for \"res\[4\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] ALU.v(5) " "Inferred latch for \"res\[5\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] ALU.v(5) " "Inferred latch for \"res\[6\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] ALU.v(5) " "Inferred latch for \"res\[7\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] ALU.v(5) " "Inferred latch for \"res\[8\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] ALU.v(5) " "Inferred latch for \"res\[9\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] ALU.v(5) " "Inferred latch for \"res\[10\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] ALU.v(5) " "Inferred latch for \"res\[11\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] ALU.v(5) " "Inferred latch for \"res\[12\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] ALU.v(5) " "Inferred latch for \"res\[13\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] ALU.v(5) " "Inferred latch for \"res\[14\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] ALU.v(5) " "Inferred latch for \"res\[15\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581935 "|Mips|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:ex_mem " "Elaborating entity \"register\" for hierarchy \"register:ex_mem\"" {  } { { "Mips.v" "ex_mem" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:mem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:mem\"" {  } { { "Mips.v" "mem" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581938 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "dataMemory.v(9) " "Verilog HDL or VHDL warning at the dataMemory.v(9): index expression is not wide enough to address all of the elements in the array" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 9 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1447221581946 "|Mips|dataMemory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:mem_wb " "Elaborating entity \"register\" for hierarchy \"register:mem_wb\"" {  } { { "Mips.v" "mem_wb" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegment sevenSegment:s1 " "Elaborating entity \"sevenSegment\" for hierarchy \"sevenSegment:s1\"" {  } { { "Mips.v" "s1" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447221581951 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sevenSegment.v(5) " "Verilog HDL Case Statement warning at sevenSegment.v(5): incomplete case statement has no default case item" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1447221581951 "|Mips|sevenSegment:s1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bits sevenSegment.v(4) " "Verilog HDL Always Construct warning at sevenSegment.v(4): inferring latch(es) for variable \"bits\", which holds its previous value in one or more paths through the always construct" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1447221581951 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[0\] sevenSegment.v(4) " "Inferred latch for \"bits\[0\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581951 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[1\] sevenSegment.v(4) " "Inferred latch for \"bits\[1\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581952 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[2\] sevenSegment.v(4) " "Inferred latch for \"bits\[2\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581952 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[3\] sevenSegment.v(4) " "Inferred latch for \"bits\[3\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581952 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[4\] sevenSegment.v(4) " "Inferred latch for \"bits\[4\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581952 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[5\] sevenSegment.v(4) " "Inferred latch for \"bits\[5\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581952 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[6\] sevenSegment.v(4) " "Inferred latch for \"bits\[6\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447221581952 "|Mips|sevenSegment:s1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_os14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os14 " "Found entity 1: altsyncram_os14" {  } { { "db/altsyncram_os14.tdf" "" { Text "/opt/altera/13.0sp1/Mips/db/altsyncram_os14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221583153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221583153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0hq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0hq1 " "Found entity 1: altsyncram_0hq1" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "/opt/altera/13.0sp1/Mips/db/altsyncram_0hq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221583220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221583220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "/opt/altera/13.0sp1/Mips/db/mux_7oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221583336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221583336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "/opt/altera/13.0sp1/Mips/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221583402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221583402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ci " "Found entity 1: cntr_4ci" {  } { { "db/cntr_4ci.tdf" "" { Text "/opt/altera/13.0sp1/Mips/db/cntr_4ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221583493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221583493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "/opt/altera/13.0sp1/Mips/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221583539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221583539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "/opt/altera/13.0sp1/Mips/db/cntr_m4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221583612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221583612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "/opt/altera/13.0sp1/Mips/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221583689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221583689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "/opt/altera/13.0sp1/Mips/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221583735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221583735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "/opt/altera/13.0sp1/Mips/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221583810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221583810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "/opt/altera/13.0sp1/Mips/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447221583858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447221583858 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221583987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[0\] " "LATCH primitive \"sevenSegment:s2\|bits\[0\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[1\] " "LATCH primitive \"sevenSegment:s2\|bits\[1\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[2\] " "LATCH primitive \"sevenSegment:s2\|bits\[2\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[3\] " "LATCH primitive \"sevenSegment:s2\|bits\[3\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[4\] " "LATCH primitive \"sevenSegment:s2\|bits\[4\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[5\] " "LATCH primitive \"sevenSegment:s2\|bits\[5\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[6\] " "LATCH primitive \"sevenSegment:s2\|bits\[6\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[0\] " "LATCH primitive \"sevenSegment:s2\|bits\[0\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[1\] " "LATCH primitive \"sevenSegment:s2\|bits\[1\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[2\] " "LATCH primitive \"sevenSegment:s2\|bits\[2\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[3\] " "LATCH primitive \"sevenSegment:s2\|bits\[3\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[4\] " "LATCH primitive \"sevenSegment:s2\|bits\[4\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[5\] " "LATCH primitive \"sevenSegment:s2\|bits\[5\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[6\] " "LATCH primitive \"sevenSegment:s2\|bits\[6\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[7\] " "LATCH primitive \"ALU:alu\|res\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[6\] " "LATCH primitive \"ALU:alu\|res\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[15\] " "LATCH primitive \"ALU:alu\|res\[15\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[14\] " "LATCH primitive \"ALU:alu\|res\[14\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[13\] " "LATCH primitive \"ALU:alu\|res\[13\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[12\] " "LATCH primitive \"ALU:alu\|res\[12\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[11\] " "LATCH primitive \"ALU:alu\|res\[11\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[10\] " "LATCH primitive \"ALU:alu\|res\[10\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[9\] " "LATCH primitive \"ALU:alu\|res\[9\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[8\] " "LATCH primitive \"ALU:alu\|res\[8\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[3\] " "LATCH primitive \"ALU:alu\|res\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[2\] " "LATCH primitive \"ALU:alu\|res\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[1\] " "LATCH primitive \"ALU:alu\|res\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[0\] " "LATCH primitive \"ALU:alu\|res\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[5\] " "LATCH primitive \"ALU:alu\|res\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[4\] " "LATCH primitive \"ALU:alu\|res\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1447221584593 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1447221585723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[0\] " "Latch sevenSegment:s1\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[1\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585847 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[1\] " "Latch sevenSegment:s1\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[2\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[2\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585847 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[2\] " "Latch sevenSegment:s1\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[1\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585847 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[3\] " "Latch sevenSegment:s1\|bits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[1\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585847 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[4\] " "Latch sevenSegment:s1\|bits\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[1\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585848 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[5\] " "Latch sevenSegment:s1\|bits\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[1\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585848 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[6\] " "Latch sevenSegment:s1\|bits\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[1\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585848 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s3\|bits\[0\] " "Latch sevenSegment:s3\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[5\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585848 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s3\|bits\[1\] " "Latch sevenSegment:s3\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[6\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585848 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s3\|bits\[2\] " "Latch sevenSegment:s3\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[6\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585848 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s3\|bits\[3\] " "Latch sevenSegment:s3\|bits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[5\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585848 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s3\|bits\[4\] " "Latch sevenSegment:s3\|bits\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[6\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585848 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s3\|bits\[5\] " "Latch sevenSegment:s3\|bits\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[5\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585848 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s3\|bits\[6\] " "Latch sevenSegment:s3\|bits\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[5\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585849 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[0\] " "Latch sevenSegment:s7\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[7\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[7\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585849 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[1\] " "Latch sevenSegment:s7\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[7\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[7\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585849 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[2\] " "Latch sevenSegment:s7\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[7\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[7\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585849 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[3\] " "Latch sevenSegment:s7\|bits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[7\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[7\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585849 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[4\] " "Latch sevenSegment:s7\|bits\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[7\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[7\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585849 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[5\] " "Latch sevenSegment:s7\|bits\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[7\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[7\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585850 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[6\] " "Latch sevenSegment:s7\|bits\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[7\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[7\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585850 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[0\] " "Latch sevenSegment:s5\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[55\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[55\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585850 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[1\] " "Latch sevenSegment:s5\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[2\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585850 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[2\] " "Latch sevenSegment:s5\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[2\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585850 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[3\] " "Latch sevenSegment:s5\|bits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[55\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[55\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585850 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[4\] " "Latch sevenSegment:s5\|bits\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[55\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[55\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585850 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[5\] " "Latch sevenSegment:s5\|bits\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[55\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[55\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585851 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[6\] " "Latch sevenSegment:s5\|bits\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[55\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[55\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585851 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[0\] " "Latch sevenSegment:s6\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[36\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[36\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585851 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[1\] " "Latch sevenSegment:s6\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[22\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[22\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585851 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[2\] " "Latch sevenSegment:s6\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[22\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[22\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585851 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[3\] " "Latch sevenSegment:s6\|bits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[36\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[36\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585851 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[4\] " "Latch sevenSegment:s6\|bits\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[36\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[36\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585851 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[5\] " "Latch sevenSegment:s6\|bits\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[36\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[36\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585851 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[6\] " "Latch sevenSegment:s6\|bits\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[36\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[36\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585852 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[0\] " "Latch sevenSegment:s4\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux46 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux46" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585852 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[1\] " "Latch sevenSegment:s4\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux45 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux45" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585852 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[2\] " "Latch sevenSegment:s4\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux46 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux46" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585852 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[3\] " "Latch sevenSegment:s4\|bits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux46 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux46" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585852 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[4\] " "Latch sevenSegment:s4\|bits\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux46 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux46" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585852 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[5\] " "Latch sevenSegment:s4\|bits\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux46 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux46" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585852 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[6\] " "Latch sevenSegment:s4\|bits\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux46 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux46" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585852 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[0\] " "Latch sevenSegment:s8\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[14\] " "Ports D and ENA on the latch are fed by the same signal SW\[14\]" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585853 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[1\] " "Latch sevenSegment:s8\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[14\] " "Ports D and ENA on the latch are fed by the same signal SW\[14\]" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585853 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[2\] " "Latch sevenSegment:s8\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[14\] " "Ports D and ENA on the latch are fed by the same signal SW\[14\]" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585853 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[3\] " "Latch sevenSegment:s8\|bits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[14\] " "Ports D and ENA on the latch are fed by the same signal SW\[14\]" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585853 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[4\] " "Latch sevenSegment:s8\|bits\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[14\] " "Ports D and ENA on the latch are fed by the same signal SW\[14\]" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585853 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[5\] " "Latch sevenSegment:s8\|bits\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[14\] " "Ports D and ENA on the latch are fed by the same signal SW\[14\]" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585853 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[6\] " "Latch sevenSegment:s8\|bits\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[14\] " "Ports D and ENA on the latch are fed by the same signal SW\[14\]" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585853 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:control\|alu_com\[0\] " "Latch controller:control\|alu_com\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_id_reg:fe_id_reg\|inst_out_reg\[15\] " "Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg\|inst_out_reg\[15\]" {  } { { "fetch_id_reg.v" "" { Text "/opt/altera/13.0sp1/Mips/fetch_id_reg.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585854 ""}  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:control\|alu_com\[2\] " "Latch controller:control\|alu_com\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_id_reg:fe_id_reg\|inst_out_reg\[14\] " "Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg\|inst_out_reg\[14\]" {  } { { "fetch_id_reg.v" "" { Text "/opt/altera/13.0sp1/Mips/fetch_id_reg.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585854 ""}  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:control\|alu_com\[1\] " "Latch controller:control\|alu_com\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_id_reg:fe_id_reg\|inst_out_reg\[15\] " "Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg\|inst_out_reg\[15\]" {  } { { "fetch_id_reg.v" "" { Text "/opt/altera/13.0sp1/Mips/fetch_id_reg.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447221585854 ""}  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447221585854 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1447221585864 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1447221585864 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447221586772 "|Mips|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447221586772 "|Mips|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447221586772 "|Mips|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1447221586772 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 3 131 0 0 128 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 3 of its 131 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 128 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1447221589295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447221589386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589386 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447221589837 "|Mips|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1447221589837 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4226 " "Implemented 4226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447221589838 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447221589838 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4051 " "Implemented 4051 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447221589838 ""} { "Info" "ICUT_CUT_TM_RAMS" "65 " "Implemented 65 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1447221589838 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447221589838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 170 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447221589890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 09:29:49 2015 " "Processing ended: Wed Nov 11 09:29:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447221589890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447221589890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447221589890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447221589890 ""}
