
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'debug'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'uart_clock_div'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'comp1/MEMORY1/debug'
INFO: [Netlist 29-17] Analyzing 1088 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, uart_clock_div/inst/clkin1_ibufg, from the path connected to top-level port: CLK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'uart_clock_div/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: comp1/MEMORY1/debug UUID: 7fb40bb8-f280-57ce-9b0c-ddfd3c79d3c4 
INFO: [Chipscope 16-324] Core: debug UUID: e313ba21-ca7c-51c6-bf86-30a4a461d9af 
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'uart_clock_div/inst'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'uart_clock_div/inst'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'uart_clock_div/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1341.398 ; gain = 567.902
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'uart_clock_div/inst'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'debug/U0'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'debug/U0'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'debug/U0'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'debug/U0'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'comp1/MEMORY1/debug/U0'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'comp1/MEMORY1/debug/U0'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'comp1/MEMORY1/debug/U0'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'comp1/MEMORY1/debug/U0'
Parsing XDC File [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1346.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 588 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 516 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances

14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1346.223 ; gain = 942.543
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "311878ad3c2a77a3".
INFO: [Chipscope 16-78] labtools_xsdbm_v3 netlist file is 'c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/impl_1/.Xil/Vivado-7364-DESKTOP-07AHEBV/dbg_hub_CV.0/out/dcp/dbg_hub_0.edf'.
implement_debug_core: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1380.969 ; gain = 34.746
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[10] (net: comp1/MEMORY1/RW/address[6]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[4] (net: comp1/MEMORY1/RW/address[0]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[5] (net: comp1/MEMORY1/RW/address[1]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[6] (net: comp1/MEMORY1/RW/address[2]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[7] (net: comp1/MEMORY1/RW/address[3]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[8] (net: comp1/MEMORY1/RW/address[4]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[9] (net: comp1/MEMORY1/RW/address[5]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[10] (net: comp1/MEMORY1/RW/address[6]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[4] (net: comp1/MEMORY1/RW/address[0]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[5] (net: comp1/MEMORY1/RW/address[1]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[6] (net: comp1/MEMORY1/RW/address[2]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[7] (net: comp1/MEMORY1/RW/address[3]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[8] (net: comp1/MEMORY1/RW/address[4]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[9] (net: comp1/MEMORY1/RW/address[5]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1380.969 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 92dc43cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1380.969 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1380.969 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 650f6f0d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1380.969 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cedd7ad9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1433.660 ; gain = 52.691

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cedd7ad9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1433.660 ; gain = 52.691
Phase 1 Placer Initialization | Checksum: cedd7ad9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1433.660 ; gain = 52.691

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: caa774ef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1433.660 ; gain = 52.691

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1433.660 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 103358ab9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1433.660 ; gain = 52.691
Phase 2 Global Placement | Checksum: cbba97be

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1433.660 ; gain = 52.691

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cbba97be

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1433.660 ; gain = 52.691

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fef6caae

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1433.660 ; gain = 52.691

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12adcc4cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1433.660 ; gain = 52.691

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15f21d979

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1433.660 ; gain = 52.691

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e86baaf6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1433.660 ; gain = 52.691

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2256ca21f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1433.660 ; gain = 52.691

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f1b3b7c0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1433.660 ; gain = 52.691
Phase 3 Detail Placement | Checksum: 1f1b3b7c0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1433.660 ; gain = 52.691

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20340d2cb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 20340d2cb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1446.941 ; gain = 65.973
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.633. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ef1d59c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1446.941 ; gain = 65.973
Phase 4.1 Post Commit Optimization | Checksum: 1ef1d59c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1446.941 ; gain = 65.973

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ef1d59c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1446.941 ; gain = 65.973

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ef1d59c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1446.941 ; gain = 65.973

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1446.941 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 2142394b1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1446.941 ; gain = 65.973
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2142394b1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1446.941 ; gain = 65.973
Ending Placer Task | Checksum: 16913fc6c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1446.941 ; gain = 65.973
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1446.941 ; gain = 65.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1446.941 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1454.039 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1454.039 ; gain = 7.098
INFO: [Common 17-1381] The checkpoint 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1454.039 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1454.039 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f33b1491 ConstDB: 0 ShapeSum: 75d8e7db RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 173da7b04

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1541.156 ; gain = 87.117
Post Restoration Checksum: NetGraph: c8798bd8 NumContArr: ab60ef2c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 173da7b04

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1573.438 ; gain = 119.398

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 173da7b04

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1580.969 ; gain = 126.930

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 173da7b04

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1580.969 ; gain = 126.930
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: bee8a257

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1654.625 ; gain = 200.586
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.625  | TNS=0.000  | WHS=-2.677 | THS=-434.273|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 13021473d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1654.625 ; gain = 200.586
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.625  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1aa146ad8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1654.625 ; gain = 200.586
Phase 2 Router Initialization | Checksum: f6622ad0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1654.625 ; gain = 200.586

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d4c954d8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.500 ; gain = 217.461

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1027
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.466  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2395c4355

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1674.746 ; gain = 220.707
Phase 4 Rip-up And Reroute | Checksum: 2395c4355

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1674.746 ; gain = 220.707

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20197f66c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 1674.746 ; gain = 220.707
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.466  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1cbc3eba6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 1674.746 ; gain = 220.707

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cbc3eba6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 1674.746 ; gain = 220.707
Phase 5 Delay and Skew Optimization | Checksum: 1cbc3eba6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 1674.746 ; gain = 220.707

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2848900a5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1674.746 ; gain = 220.707
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.466  | TNS=0.000  | WHS=-1.687 | THS=-24.439|

Phase 6.1 Hold Fix Iter | Checksum: 18c26f955

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 1723.230 ; gain = 269.191
Phase 6 Post Hold Fix | Checksum: 15abfb3fe

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 1723.230 ; gain = 269.191

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.48872 %
  Global Horizontal Routing Utilization  = 5.35659 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18bf495ce

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 1723.230 ; gain = 269.191

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18bf495ce

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 1723.230 ; gain = 269.191

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9830dbeb

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1723.230 ; gain = 269.191

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: c34b4ea0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 1723.230 ; gain = 269.191
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.466  | TNS=0.000  | WHS=-0.023 | THS=-0.458 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: c34b4ea0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 1723.230 ; gain = 269.191
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 1723.230 ; gain = 269.191

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:53 . Memory (MB): peak = 1723.230 ; gain = 269.191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1723.230 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1723.230 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1723.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.230 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.230 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net comp1/CPU1/control_unit1/fault_reg[0]_i_1_n_0 is a gated clock net sourced by a combinational pin comp1/CPU1/control_unit1/fault_reg[0]_i_1/O, cell comp1/CPU1/control_unit1/fault_reg[0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net comp1/CPU1/control_unit1/interrupt_clr_reg_i_1_n_0 is a gated clock net sourced by a combinational pin comp1/CPU1/control_unit1/interrupt_clr_reg_i_1/O, cell comp1/CPU1/control_unit1/interrupt_clr_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[10] (net: comp1/MEMORY1/RW/address[6]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[4] (net: comp1/MEMORY1/RW/address[0]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[5] (net: comp1/MEMORY1/RW/address[1]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[6] (net: comp1/MEMORY1/RW/address[2]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[7] (net: comp1/MEMORY1/RW/address[3]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[8] (net: comp1/MEMORY1/RW/address[4]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[9] (net: comp1/MEMORY1/RW/address[5]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[10] (net: comp1/MEMORY1/RW/address[6]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[4] (net: comp1/MEMORY1/RW/address[0]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[5] (net: comp1/MEMORY1/RW/address[1]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[6] (net: comp1/MEMORY1/RW/address[2]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[7] (net: comp1/MEMORY1/RW/address[3]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[8] (net: comp1/MEMORY1/RW/address[4]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[9] (net: comp1/MEMORY1/RW/address[5]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 351 net(s) have no routable loads. The problem bus(es) and/or net(s) are comp1/CPU1/data_path1/ALU0/ALU_Result0_inferred__3/i__carry__0_n_1, comp1/CPU1/data_path1/ALU0/ALU_Result0_inferred__3/i__carry__0_n_2, comp1/CPU1/data_path1/ALU0/ALU_Result0_inferred__3/i__carry__0_n_3, comp1/CPU1/data_path1/ALU0/ALU_Result0_inferred__3/i__carry_n_1, comp1/CPU1/data_path1/ALU0/ALU_Result0_inferred__3/i__carry_n_2, comp1/CPU1/data_path1/ALU0/ALU_Result0_inferred__3/i__carry_n_3, comp1/CPU1/data_path1/ALU0/A_reg[3]_i_6_n_1, comp1/CPU1/data_path1/ALU0/A_reg[3]_i_6_n_2, comp1/CPU1/data_path1/ALU0/A_reg[3]_i_6_n_3, debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_36, debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_37, debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_38, debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_44, debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_45, debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52... and (the first 15 of 258 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8936992 bits.
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2151.816 ; gain = 422.277
INFO: [Common 17-206] Exiting Vivado at Sat Mar  2 14:54:38 2019...
