// Seed: 1040667457
`define pp_3 0
module module_0 (
    output id_0
    , id_3,
    input logic id_1,
    output logic id_2
);
  assign id_0 = 1;
  assign id_3 = id_1;
  type_11 id_4 (
      .id_0(1),
      .id_1(id_0 && 1)
  );
  logic id_5;
  logic id_6, id_7, id_8;
  type_14(
      id_0, 1'b0
  );
endmodule
