Loading plugins phase: Elapsed time ==> 0s.171ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\cps\Documents\neoapi\Project Templates\Sensor Examples\Example Sensors\DecagonGS3.cydsn\DecagonGS3.cyprj -d CY8C5868AXI-LP035 -s C:\Users\cps\Documents\neoapi\Project Templates\Sensor Examples\Example Sensors\DecagonGS3.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.279ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DecagonGS3.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cps\Documents\neoapi\Project Templates\Sensor Examples\Example Sensors\DecagonGS3.cydsn\DecagonGS3.cyprj -dcpsoc3 DecagonGS3.v -verilog
======================================================================

======================================================================
Compiling:  DecagonGS3.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cps\Documents\neoapi\Project Templates\Sensor Examples\Example Sensors\DecagonGS3.cydsn\DecagonGS3.cyprj -dcpsoc3 DecagonGS3.v -verilog
======================================================================

======================================================================
Compiling:  DecagonGS3.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cps\Documents\neoapi\Project Templates\Sensor Examples\Example Sensors\DecagonGS3.cydsn\DecagonGS3.cyprj -dcpsoc3 -verilog DecagonGS3.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Feb 24 22:49:17 2016


======================================================================
Compiling:  DecagonGS3.v
Program  :   vpp
Options  :    -yv2 -q10 DecagonGS3.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Feb 24 22:49:17 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DecagonGS3.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DecagonGS3.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cps\Documents\neoapi\Project Templates\Sensor Examples\Example Sensors\DecagonGS3.cydsn\DecagonGS3.cyprj -dcpsoc3 -verilog DecagonGS3.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Feb 24 22:49:17 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\cps\Documents\neoapi\Project Templates\Sensor Examples\Example Sensors\DecagonGS3.cydsn\codegentemp\DecagonGS3.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\cps\Documents\neoapi\Project Templates\Sensor Examples\Example Sensors\DecagonGS3.cydsn\codegentemp\DecagonGS3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  DecagonGS3.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cps\Documents\neoapi\Project Templates\Sensor Examples\Example Sensors\DecagonGS3.cydsn\DecagonGS3.cyprj -dcpsoc3 -verilog DecagonGS3.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Feb 24 22:49:17 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\cps\Documents\neoapi\Project Templates\Sensor Examples\Example Sensors\DecagonGS3.cydsn\codegentemp\DecagonGS3.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\cps\Documents\neoapi\Project Templates\Sensor Examples\Example Sensors\DecagonGS3.cydsn\codegentemp\DecagonGS3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_Decagon:BUART:tx_hd_send_break\
	\UART_Decagon:BUART:tx_ctrl_mark\
	\UART_Decagon:BUART:reset_sr\
	Net_67
	Net_71
	\UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_68
	\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_Decagon:BUART:sRX:MODULE_5:lt\
	\UART_Decagon:BUART:sRX:MODULE_5:eq\
	\UART_Decagon:BUART:sRX:MODULE_5:gt\
	\UART_Decagon:BUART:sRX:MODULE_5:gte\
	\UART_Decagon:BUART:sRX:MODULE_5:lte\


Deleted 29 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_Decagon:BUART:HalfDuplexSend\ to Net_6
Aliasing \UART_Decagon:BUART:FinalParityType_1\ to Net_6
Aliasing \UART_Decagon:BUART:FinalParityType_0\ to Net_6
Aliasing \UART_Decagon:BUART:FinalAddrMode_2\ to Net_6
Aliasing \UART_Decagon:BUART:FinalAddrMode_1\ to Net_6
Aliasing \UART_Decagon:BUART:FinalAddrMode_0\ to Net_6
Aliasing zero to Net_6
Aliasing \UART_Decagon:BUART:rx_count7_bit8_wire\ to Net_6
Aliasing \UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_Decagon:BUART:sRX:s23Poll:MODIN2_1\ to \UART_Decagon:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_Decagon:BUART:sRX:s23Poll:MODIN2_0\ to \UART_Decagon:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_6
Aliasing \UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART_Decagon:BUART:sRX:s23Poll:MODIN3_1\ to \UART_Decagon:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_Decagon:BUART:sRX:s23Poll:MODIN3_0\ to \UART_Decagon:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_6
Aliasing \UART_Decagon:BUART:rx_status_1\ to Net_6
Aliasing \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_6
Aliasing \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_6
Aliasing \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_6
Aliasing \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_6
Aliasing \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_6
Aliasing \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_6
Aliasing \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_6
Aliasing \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_6
Aliasing \UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Decagon_RX_net_0 to one
Aliasing tmpOE__Decagon_Power_net_0 to one
Aliasing \UART_Decagon:BUART:rx_break_status\\D\ to Net_6
Removing Lhs of wire \UART_Decagon:Net_61\[2] = \UART_Decagon:Net_9\[1]
Removing Lhs of wire \UART_Decagon:BUART:HalfDuplexSend\[9] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:FinalParityType_1\[10] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:FinalParityType_0\[11] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:FinalAddrMode_2\[12] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:FinalAddrMode_1\[13] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:FinalAddrMode_0\[14] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:reset_reg_dp\[16] = \UART_Decagon:BUART:reset_reg\[6]
Removing Rhs of wire Net_35[22] = \UART_Decagon:BUART:rx_interrupt_out\[23]
Removing Lhs of wire zero[32] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:rx_count7_bit8_wire\[78] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[86] = \UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[97]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[88] = \UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[98]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[89] = \UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[114]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[90] = \UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[128]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[91] = \UART_Decagon:BUART:sRX:s23Poll:MODIN1_1\[92]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODIN1_1\[92] = \UART_Decagon:BUART:pollcount_1\[84]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[93] = \UART_Decagon:BUART:sRX:s23Poll:MODIN1_0\[94]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODIN1_0\[94] = \UART_Decagon:BUART:pollcount_0\[87]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[100] = one[4]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[101] = one[4]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[102] = \UART_Decagon:BUART:pollcount_1\[84]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODIN2_1\[103] = \UART_Decagon:BUART:pollcount_1\[84]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[104] = \UART_Decagon:BUART:pollcount_0\[87]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODIN2_0\[105] = \UART_Decagon:BUART:pollcount_0\[87]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[106] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[107] = one[4]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[108] = \UART_Decagon:BUART:pollcount_1\[84]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[109] = \UART_Decagon:BUART:pollcount_0\[87]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[110] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[111] = one[4]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[116] = \UART_Decagon:BUART:pollcount_1\[84]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODIN3_1\[117] = \UART_Decagon:BUART:pollcount_1\[84]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[118] = \UART_Decagon:BUART:pollcount_0\[87]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODIN3_0\[119] = \UART_Decagon:BUART:pollcount_0\[87]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[120] = one[4]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[121] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[122] = \UART_Decagon:BUART:pollcount_1\[84]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[123] = \UART_Decagon:BUART:pollcount_0\[87]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[124] = one[4]
Removing Lhs of wire \UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[125] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:rx_status_1\[132] = Net_6[7]
Removing Rhs of wire \UART_Decagon:BUART:rx_status_2\[133] = \UART_Decagon:BUART:rx_parity_error_status\[134]
Removing Rhs of wire \UART_Decagon:BUART:rx_status_3\[135] = \UART_Decagon:BUART:rx_stop_bit_error\[136]
Removing Lhs of wire \UART_Decagon:BUART:sRX:cmp_vv_vv_MODGEN_4\[146] = \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_0\[195]
Removing Lhs of wire \UART_Decagon:BUART:sRX:cmp_vv_vv_MODGEN_5\[150] = \UART_Decagon:BUART:sRX:MODULE_5:g1:a0:xneq\[217]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newa_6\[151] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newa_5\[152] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newa_4\[153] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newa_3\[154] = \UART_Decagon:BUART:sRX:MODIN4_6\[155]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODIN4_6\[155] = \UART_Decagon:BUART:rx_count_6\[73]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newa_2\[156] = \UART_Decagon:BUART:sRX:MODIN4_5\[157]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODIN4_5\[157] = \UART_Decagon:BUART:rx_count_5\[74]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newa_1\[158] = \UART_Decagon:BUART:sRX:MODIN4_4\[159]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODIN4_4\[159] = \UART_Decagon:BUART:rx_count_4\[75]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newa_0\[160] = \UART_Decagon:BUART:sRX:MODIN4_3\[161]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODIN4_3\[161] = \UART_Decagon:BUART:rx_count_3\[76]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_6\[162] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_5\[163] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_4\[164] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_3\[165] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_2\[166] = one[4]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_1\[167] = one[4]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:newb_0\[168] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:dataa_6\[169] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:dataa_5\[170] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:dataa_4\[171] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:dataa_3\[172] = \UART_Decagon:BUART:rx_count_6\[73]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:dataa_2\[173] = \UART_Decagon:BUART:rx_count_5\[74]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:dataa_1\[174] = \UART_Decagon:BUART:rx_count_4\[75]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:dataa_0\[175] = \UART_Decagon:BUART:rx_count_3\[76]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:datab_6\[176] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:datab_5\[177] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:datab_4\[178] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:datab_3\[179] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:datab_2\[180] = one[4]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:datab_1\[181] = one[4]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_4:g2:a0:datab_0\[182] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_5:g1:a0:newa_0\[197] = \UART_Decagon:BUART:rx_postpoll\[31]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_5:g1:a0:newb_0\[198] = \UART_Decagon:BUART:rx_parity_bit\[149]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_5:g1:a0:dataa_0\[199] = \UART_Decagon:BUART:rx_postpoll\[31]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_5:g1:a0:datab_0\[200] = \UART_Decagon:BUART:rx_parity_bit\[149]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[201] = \UART_Decagon:BUART:rx_postpoll\[31]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[202] = \UART_Decagon:BUART:rx_parity_bit\[149]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[204] = one[4]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[205] = \UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[203]
Removing Lhs of wire \UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[206] = \UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[203]
Removing Lhs of wire tmpOE__Decagon_RX_net_0[228] = one[4]
Removing Lhs of wire tmpOE__Decagon_Power_net_0[233] = one[4]
Removing Lhs of wire \UART_Decagon:BUART:reset_reg\\D\[239] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:rx_bitclk\\D\[245] = \UART_Decagon:BUART:rx_bitclk_pre\[67]
Removing Lhs of wire \UART_Decagon:BUART:rx_parity_error_pre\\D\[254] = \UART_Decagon:BUART:rx_parity_error_pre\[144]
Removing Lhs of wire \UART_Decagon:BUART:rx_break_status\\D\[255] = Net_6[7]

------------------------------------------------------
Aliased 0 equations, 93 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_6' (cost = 0):
Net_6 <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Decagon:BUART:rx_addressmatch\' (cost = 0):
\UART_Decagon:BUART:rx_addressmatch\ <= (\UART_Decagon:BUART:rx_addressmatch2\
	OR \UART_Decagon:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Decagon:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Decagon:BUART:rx_bitclk_pre\ <= ((not \UART_Decagon:BUART:rx_count_2\ and not \UART_Decagon:BUART:rx_count_1\ and not \UART_Decagon:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Decagon:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Decagon:BUART:rx_bitclk_pre16x\ <= ((not \UART_Decagon:BUART:rx_count_2\ and \UART_Decagon:BUART:rx_count_1\ and \UART_Decagon:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Decagon:BUART:rx_poll_bit1\' (cost = 1):
\UART_Decagon:BUART:rx_poll_bit1\ <= ((not \UART_Decagon:BUART:rx_count_2\ and not \UART_Decagon:BUART:rx_count_1\ and \UART_Decagon:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Decagon:BUART:rx_poll_bit2\' (cost = 1):
\UART_Decagon:BUART:rx_poll_bit2\ <= ((not \UART_Decagon:BUART:rx_count_2\ and not \UART_Decagon:BUART:rx_count_1\ and not \UART_Decagon:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Decagon:BUART:pollingrange\' (cost = 4):
\UART_Decagon:BUART:pollingrange\ <= ((not \UART_Decagon:BUART:rx_count_2\ and not \UART_Decagon:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Decagon:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_Decagon:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_Decagon:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_Decagon:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_Decagon:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_Decagon:BUART:rx_count_6\ and not \UART_Decagon:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_Decagon:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_Decagon:BUART:rx_count_6\ and not \UART_Decagon:BUART:rx_count_4\)
	OR (not \UART_Decagon:BUART:rx_count_6\ and not \UART_Decagon:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_Decagon:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_Decagon:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_Decagon:BUART:rx_count_6\ and not \UART_Decagon:BUART:rx_count_4\)
	OR (not \UART_Decagon:BUART:rx_count_6\ and not \UART_Decagon:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_Decagon:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_Decagon:BUART:pollcount_1\ and not \UART_Decagon:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_Decagon:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_Decagon:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_Decagon:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_Decagon:BUART:pollcount_0\ and \UART_Decagon:BUART:pollcount_1\)
	OR (not \UART_Decagon:BUART:pollcount_1\ and \UART_Decagon:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_Decagon:BUART:rx_postpoll\' (cost = 72):
\UART_Decagon:BUART:rx_postpoll\ <= (\UART_Decagon:BUART:pollcount_1\
	OR (Net_8 and \UART_Decagon:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_Decagon:BUART:pollcount_1\ and not Net_8 and not \UART_Decagon:BUART:rx_parity_bit\)
	OR (not \UART_Decagon:BUART:pollcount_1\ and not \UART_Decagon:BUART:pollcount_0\ and not \UART_Decagon:BUART:rx_parity_bit\)
	OR (\UART_Decagon:BUART:pollcount_1\ and \UART_Decagon:BUART:rx_parity_bit\)
	OR (Net_8 and \UART_Decagon:BUART:pollcount_0\ and \UART_Decagon:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_Decagon:BUART:pollcount_1\ and not Net_8 and not \UART_Decagon:BUART:rx_parity_bit\)
	OR (not \UART_Decagon:BUART:pollcount_1\ and not \UART_Decagon:BUART:pollcount_0\ and not \UART_Decagon:BUART:rx_parity_bit\)
	OR (\UART_Decagon:BUART:pollcount_1\ and \UART_Decagon:BUART:rx_parity_bit\)
	OR (Net_8 and \UART_Decagon:BUART:pollcount_0\ and \UART_Decagon:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 33 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_Decagon:BUART:rx_status_0\ to Net_6
Aliasing \UART_Decagon:BUART:rx_status_6\ to Net_6
Aliasing \UART_Decagon:BUART:rx_markspace_status\\D\ to Net_6
Aliasing \UART_Decagon:BUART:rx_parity_error_status\\D\ to Net_6
Aliasing \UART_Decagon:BUART:rx_addr_match_status\\D\ to Net_6
Removing Rhs of wire \UART_Decagon:BUART:rx_bitclk_enable\[30] = \UART_Decagon:BUART:rx_bitclk\[79]
Removing Lhs of wire \UART_Decagon:BUART:rx_status_0\[130] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:rx_status_6\[139] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:rx_markspace_status\\D\[249] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:rx_parity_error_status\\D\[250] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:rx_addr_match_status\\D\[252] = Net_6[7]
Removing Lhs of wire \UART_Decagon:BUART:rx_markspace_pre\\D\[253] = \UART_Decagon:BUART:rx_markspace_pre\[143]
Removing Lhs of wire \UART_Decagon:BUART:rx_parity_bit\\D\[258] = \UART_Decagon:BUART:rx_parity_bit\[149]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_Decagon:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_Decagon:BUART:rx_parity_bit\ and Net_8 and \UART_Decagon:BUART:pollcount_0\)
	OR (not \UART_Decagon:BUART:pollcount_1\ and not \UART_Decagon:BUART:pollcount_0\ and \UART_Decagon:BUART:rx_parity_bit\)
	OR (not \UART_Decagon:BUART:pollcount_1\ and not Net_8 and \UART_Decagon:BUART:rx_parity_bit\)
	OR (not \UART_Decagon:BUART:rx_parity_bit\ and \UART_Decagon:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\cps\Documents\neoapi\Project Templates\Sensor Examples\Example Sensors\DecagonGS3.cydsn\DecagonGS3.cyprj" -dcpsoc3 DecagonGS3.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.795ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Wednesday, 24 February 2016 22:49:18
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cps\Documents\neoapi\Project Templates\Sensor Examples\Example Sensors\DecagonGS3.cydsn\DecagonGS3.cyprj -d CY8C5868AXI-LP035 DecagonGS3.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_Decagon:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Decagon:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Decagon:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Decagon:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Decagon:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_Decagon_IntClock'. Fanout=1, Signal=\UART_Decagon:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_Decagon:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Decagon_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Decagon_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Decagon:BUART:rx_parity_bit\, Duplicate of \UART_Decagon:BUART:rx_state_1\ 
    MacroCell: Name=\UART_Decagon:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Decagon:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Decagon:BUART:rx_address_detected\, Duplicate of \UART_Decagon:BUART:rx_state_1\ 
    MacroCell: Name=\UART_Decagon:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Decagon:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_Decagon:BUART:rx_parity_error_pre\, Duplicate of \UART_Decagon:BUART:rx_state_1\ 
    MacroCell: Name=\UART_Decagon:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Decagon:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Decagon:BUART:rx_markspace_pre\, Duplicate of \UART_Decagon:BUART:rx_state_1\ 
    MacroCell: Name=\UART_Decagon:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Decagon:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Decagon_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Decagon_RX(0)__PA ,
            fb => Net_8 ,
            pad => Decagon_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Decagon_Power(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Decagon_Power(0)__PA ,
            pad => Decagon_Power(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\UART_Decagon:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\
        );
        Output = \UART_Decagon:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Decagon:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Decagon:BUART:pollcount_1\
            + Net_8 * \UART_Decagon:BUART:pollcount_0\
        );
        Output = \UART_Decagon:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Decagon:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Decagon:BUART:rx_load_fifo\ * 
              \UART_Decagon:BUART:rx_fifofull\
        );
        Output = \UART_Decagon:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Decagon:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Decagon:BUART:rx_fifonotempty\ * 
              \UART_Decagon:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Decagon:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_Decagon:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Decagon:BUART:rx_state_1\ (fanout=8)

    MacroCell: Name=\UART_Decagon:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              \UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:pollcount_1\ * !Net_8
            + !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              \UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:pollcount_1\ * 
              !\UART_Decagon:BUART:pollcount_0\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_5\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_4\
        );
        Output = \UART_Decagon:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Decagon:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_5\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_4\
        );
        Output = \UART_Decagon:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Decagon:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_Decagon:BUART:rx_state_3\ * 
              \UART_Decagon:BUART:rx_state_2\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_5\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_4\
        );
        Output = \UART_Decagon:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Decagon:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_Decagon:BUART:rx_state_3\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_Decagon:BUART:rx_state_2\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * !Net_8 * 
              \UART_Decagon:BUART:rx_last\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_5\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_4\
        );
        Output = \UART_Decagon:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Decagon:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Decagon:BUART:rx_count_2\ * 
              !\UART_Decagon:BUART:rx_count_1\ * 
              !\UART_Decagon:BUART:rx_count_0\
        );
        Output = \UART_Decagon:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Decagon:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_state_3\ * 
              \UART_Decagon:BUART:rx_state_2\
        );
        Output = \UART_Decagon:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Decagon:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Decagon:BUART:rx_count_2\ * 
              !\UART_Decagon:BUART:rx_count_1\ * 
              !\UART_Decagon:BUART:pollcount_1\ * Net_8 * 
              \UART_Decagon:BUART:pollcount_0\
            + !\UART_Decagon:BUART:rx_count_2\ * 
              !\UART_Decagon:BUART:rx_count_1\ * 
              \UART_Decagon:BUART:pollcount_1\ * !Net_8
            + !\UART_Decagon:BUART:rx_count_2\ * 
              !\UART_Decagon:BUART:rx_count_1\ * 
              \UART_Decagon:BUART:pollcount_1\ * 
              !\UART_Decagon:BUART:pollcount_0\
        );
        Output = \UART_Decagon:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Decagon:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Decagon:BUART:rx_count_2\ * 
              !\UART_Decagon:BUART:rx_count_1\ * !Net_8 * 
              \UART_Decagon:BUART:pollcount_0\
            + !\UART_Decagon:BUART:rx_count_2\ * 
              !\UART_Decagon:BUART:rx_count_1\ * Net_8 * 
              !\UART_Decagon:BUART:pollcount_0\
        );
        Output = \UART_Decagon:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_Decagon:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_Decagon:BUART:rx_state_3\ * 
              \UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:pollcount_1\ * !Net_8
            + !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_Decagon:BUART:rx_state_3\ * 
              \UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:pollcount_1\ * 
              !\UART_Decagon:BUART:pollcount_0\
        );
        Output = \UART_Decagon:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Decagon:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_8
        );
        Output = \UART_Decagon:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_Decagon:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Decagon:Net_9\ ,
            cs_addr_2 => \UART_Decagon:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_Decagon:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Decagon:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Decagon:BUART:rx_postpoll\ ,
            f0_load => \UART_Decagon:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Decagon:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Decagon:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_Decagon:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Decagon:Net_9\ ,
            status_5 => \UART_Decagon:BUART:rx_status_5\ ,
            status_4 => \UART_Decagon:BUART:rx_status_4\ ,
            status_3 => \UART_Decagon:BUART:rx_status_3\ ,
            interrupt => Net_35 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_Decagon:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Decagon:Net_9\ ,
            load => \UART_Decagon:BUART:rx_counter_load\ ,
            count_6 => \UART_Decagon:BUART:rx_count_6\ ,
            count_5 => \UART_Decagon:BUART:rx_count_5\ ,
            count_4 => \UART_Decagon:BUART:rx_count_4\ ,
            count_3 => \UART_Decagon:BUART:rx_count_3\ ,
            count_2 => \UART_Decagon:BUART:rx_count_2\ ,
            count_1 => \UART_Decagon:BUART:rx_count_1\ ,
            count_0 => \UART_Decagon:BUART:rx_count_0\ ,
            tc => \UART_Decagon:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Decagon
        PORT MAP (
            interrupt => Net_35 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    5 :   67 :   72 :  6.94 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   15 :  177 :  192 :  7.81 %
  Unique P-terms              :   24 :  360 :  384 :  6.25 %
  Total P-terms               :   30 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.015ms
Tech mapping phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(12)][IoId=(3)] : Decagon_Power(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Decagon_RX(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.436ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :   42 :   48 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.17
                   Pterms :            4.67
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 92, final cost is 92 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       9.50 :       3.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_Decagon:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Decagon:BUART:rx_load_fifo\ * 
              \UART_Decagon:BUART:rx_fifofull\
        );
        Output = \UART_Decagon:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Decagon:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\
        );
        Output = \UART_Decagon:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_Decagon:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_Decagon:BUART:rx_state_3\ * 
              \UART_Decagon:BUART:rx_state_2\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_5\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_4\
        );
        Output = \UART_Decagon:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Decagon:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Decagon:BUART:rx_count_2\ * 
              !\UART_Decagon:BUART:rx_count_1\ * 
              !\UART_Decagon:BUART:pollcount_1\ * Net_8 * 
              \UART_Decagon:BUART:pollcount_0\
            + !\UART_Decagon:BUART:rx_count_2\ * 
              !\UART_Decagon:BUART:rx_count_1\ * 
              \UART_Decagon:BUART:pollcount_1\ * !Net_8
            + !\UART_Decagon:BUART:rx_count_2\ * 
              !\UART_Decagon:BUART:rx_count_1\ * 
              \UART_Decagon:BUART:pollcount_1\ * 
              !\UART_Decagon:BUART:pollcount_0\
        );
        Output = \UART_Decagon:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Decagon:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Decagon:BUART:pollcount_1\
            + Net_8 * \UART_Decagon:BUART:pollcount_0\
        );
        Output = \UART_Decagon:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Decagon:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Decagon:BUART:rx_count_2\ * 
              !\UART_Decagon:BUART:rx_count_1\ * !Net_8 * 
              \UART_Decagon:BUART:pollcount_0\
            + !\UART_Decagon:BUART:rx_count_2\ * 
              !\UART_Decagon:BUART:rx_count_1\ * Net_8 * 
              !\UART_Decagon:BUART:pollcount_0\
        );
        Output = \UART_Decagon:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Decagon:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Decagon:BUART:rx_count_2\ * 
              !\UART_Decagon:BUART:rx_count_1\ * 
              !\UART_Decagon:BUART:rx_count_0\
        );
        Output = \UART_Decagon:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_Decagon:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_state_3\ * 
              \UART_Decagon:BUART:rx_state_2\
        );
        Output = \UART_Decagon:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Decagon:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Decagon:BUART:rx_fifonotempty\ * 
              \UART_Decagon:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Decagon:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Decagon:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Decagon:Net_9\ ,
        cs_addr_2 => \UART_Decagon:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_Decagon:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Decagon:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Decagon:BUART:rx_postpoll\ ,
        f0_load => \UART_Decagon:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Decagon:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Decagon:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Decagon:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Decagon:Net_9\ ,
        status_5 => \UART_Decagon:BUART:rx_status_5\ ,
        status_4 => \UART_Decagon:BUART:rx_status_4\ ,
        status_3 => \UART_Decagon:BUART:rx_status_3\ ,
        interrupt => Net_35 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Decagon:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              \UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:pollcount_1\ * !Net_8
            + !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              \UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:pollcount_1\ * 
              !\UART_Decagon:BUART:pollcount_0\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_5\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_4\
        );
        Output = \UART_Decagon:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Decagon:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_8
        );
        Output = \UART_Decagon:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Decagon:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Decagon:BUART:rx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Decagon:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_Decagon:BUART:rx_state_3\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_Decagon:BUART:rx_state_2\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * !Net_8 * 
              \UART_Decagon:BUART:rx_last\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_5\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_4\
        );
        Output = \UART_Decagon:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Decagon:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_5\
            + !\UART_Decagon:BUART:rx_state_1\ * 
              \UART_Decagon:BUART:rx_state_0\ * 
              !\UART_Decagon:BUART:rx_state_3\ * 
              !\UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:rx_count_6\ * 
              !\UART_Decagon:BUART:rx_count_4\
        );
        Output = \UART_Decagon:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Decagon:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Decagon:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_Decagon:BUART:rx_state_3\ * 
              \UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:pollcount_1\ * !Net_8
            + !\UART_Decagon:BUART:rx_state_1\ * 
              !\UART_Decagon:BUART:rx_state_0\ * 
              \UART_Decagon:BUART:rx_bitclk_enable\ * 
              \UART_Decagon:BUART:rx_state_3\ * 
              \UART_Decagon:BUART:rx_state_2\ * 
              !\UART_Decagon:BUART:pollcount_1\ * 
              !\UART_Decagon:BUART:pollcount_0\
        );
        Output = \UART_Decagon:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_Decagon:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Decagon:Net_9\ ,
        load => \UART_Decagon:BUART:rx_counter_load\ ,
        count_6 => \UART_Decagon:BUART:rx_count_6\ ,
        count_5 => \UART_Decagon:BUART:rx_count_5\ ,
        count_4 => \UART_Decagon:BUART:rx_count_4\ ,
        count_3 => \UART_Decagon:BUART:rx_count_3\ ,
        count_2 => \UART_Decagon:BUART:rx_count_2\ ,
        count_1 => \UART_Decagon:BUART:rx_count_1\ ,
        count_0 => \UART_Decagon:BUART:rx_count_0\ ,
        tc => \UART_Decagon:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_Decagon
        PORT MAP (
            interrupt => Net_35 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Decagon_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Decagon_RX(0)__PA ,
        fb => Net_8 ,
        pad => Decagon_RX(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 is empty
Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = Decagon_Power(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Decagon_Power(0)__PA ,
        pad => Decagon_Power(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART_Decagon:Net_9\ ,
            dclk_0 => \UART_Decagon:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |    Decagon_RX(0) | FB(Net_8)
-----+-----+-------+-----------+------------------+------------------+------------
  12 |   3 |     * |      NONE |         CMOS_OUT | Decagon_Power(0) | 
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.700ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DecagonGS3_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.056ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.102ms
API generation phase: Elapsed time ==> 1s.092ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
