# do lab6.do 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU_TEST_SIM
# 
# Top level modules:
# 	CPU_TEST_SIM
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU_TEST_SIM_vlg_sample_tst
# -- Compiling module CPU_TEST_SIM_vlg_check_tst
# -- Compiling module CPU_TEST_SIM_vlg_vec_tst
# 
# Top level modules:
# 	CPU_TEST_SIM_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver -c -voptargs=\"+acc\" -t 1ps -novopt work.CPU_TEST_SIM_vlg_vec_tst 
# //  ModelSim ALTERA 10.1e Jun 12 2013 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.CPU_TEST_SIM_vlg_vec_tst
# Loading work.CPU_TEST_SIM
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.CPU_TEST_SIM_vlg_sample_tst
# Loading work.CPU_TEST_SIM_vlg_check_tst
# SDF 10.1e Compiler 2013.06 Jun 12 2013
# Loading instances from lab6_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from lab6_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_TEST_SIM_vlg_vec_tst File: CPU_TEST_SIM.vwf.vt
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2661 ps, d:2670 ps, 222 ps );
#    Time: 2670 ps  Iteration: 0  Instance: /CPU_TEST_SIM_vlg_vec_tst/i1/\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2661 ps, d:2675 ps, 222 ps );
#    Time: 2675 ps  Iteration: 1  Instance: /CPU_TEST_SIM_vlg_vec_tst/i1/\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:393410 ps, d:393420 ps, 222 ps );
#    Time: 393420 ps  Iteration: 0  Instance: /CPU_TEST_SIM_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:393410 ps, d:393509 ps, 222 ps );
#    Time: 393509 ps  Iteration: 0  Instance: /CPU_TEST_SIM_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:393410 ps, d:393596 ps, 222 ps );
#    Time: 393596 ps  Iteration: 0  Instance: /CPU_TEST_SIM_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:513410 ps, d:513420 ps, 222 ps );
#    Time: 513420 ps  Iteration: 0  Instance: /CPU_TEST_SIM_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:513410 ps, d:513494 ps, 222 ps );
#    Time: 513494 ps  Iteration: 0  Instance: /CPU_TEST_SIM_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:513410 ps, d:513596 ps, 222 ps );
#    Time: 513596 ps  Iteration: 0  Instance: /CPU_TEST_SIM_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:633410 ps, d:633596 ps, 222 ps );
#    Time: 633596 ps  Iteration: 0  Instance: /CPU_TEST_SIM_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:753410 ps, d:753596 ps, 222 ps );
#    Time: 753596 ps  Iteration: 0  Instance: /CPU_TEST_SIM_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:873410 ps, d:873596 ps, 222 ps );
#    Time: 873596 ps  Iteration: 0  Instance: /CPU_TEST_SIM_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:993410 ps, d:993596 ps, 222 ps );
#    Time: 993596 ps  Iteration: 0  Instance: /CPU_TEST_SIM_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# Simulation passed !
# ** Note: $finish    : CPU_TEST_SIM.vwf.vt(3943)
#    Time: 1 us  Iteration: 0  Instance: /CPU_TEST_SIM_vlg_vec_tst/tb_out
