// Seed: 3139771147
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  tri  id_6;
  tri1 id_7;
  assign id_3 = 1'b0;
  wire id_8;
  id_9(
      1, 1, id_4 > id_7
  );
  wire id_10;
  always @(posedge 1 * 1 - 1 or posedge id_6) release id_4;
  wire id_11;
endmodule
module module_1 (
    output logic id_0
);
  initial
    #1 begin
      id_0 = id_2;
      id_0 <= 1'b0;
      id_0 <= 1;
      id_0 <= id_2 + 1'd0;
      id_0 = #id_3 1'b0;
    end
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
