TimeQuest Timing Analyzer report for Greedy_snake
Tue Jan 03 18:07:43 2017
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Snake_pll:U1|altpll:altpll_component|_clk0'
 13. Slow 1200mV 85C Model Setup: 'Snake_pll:U1|altpll:altpll_component|_clk1'
 14. Slow 1200mV 85C Model Hold: 'Snake_pll:U1|altpll:altpll_component|_clk0'
 15. Slow 1200mV 85C Model Hold: 'Snake_pll:U1|altpll:altpll_component|_clk1'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'Snake_pll:U1|altpll:altpll_component|_clk0'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'Snake_pll:U1|altpll:altpll_component|_clk1'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'Snake_pll:U1|altpll:altpll_component|_clk0'
 31. Slow 1200mV 0C Model Setup: 'Snake_pll:U1|altpll:altpll_component|_clk1'
 32. Slow 1200mV 0C Model Hold: 'Snake_pll:U1|altpll:altpll_component|_clk0'
 33. Slow 1200mV 0C Model Hold: 'Snake_pll:U1|altpll:altpll_component|_clk1'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'Snake_pll:U1|altpll:altpll_component|_clk0'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'Snake_pll:U1|altpll:altpll_component|_clk1'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'Snake_pll:U1|altpll:altpll_component|_clk0'
 48. Fast 1200mV 0C Model Setup: 'Snake_pll:U1|altpll:altpll_component|_clk1'
 49. Fast 1200mV 0C Model Hold: 'Snake_pll:U1|altpll:altpll_component|_clk0'
 50. Fast 1200mV 0C Model Hold: 'Snake_pll:U1|altpll:altpll_component|_clk1'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'Snake_pll:U1|altpll:altpll_component|_clk0'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'Snake_pll:U1|altpll:altpll_component|_clk1'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; Greedy_snake                                      ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; Greedy_snake.sdc ; OK     ; Tue Jan 03 18:07:41 2017 ;
+------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                     ;
+--------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------+------------------------------------+
; Clock Name                                 ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                           ; Targets                            ;
+--------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------+------------------------------------+
; Clk                                        ; Base      ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                  ; { Clk }                            ;
; Snake_pll:U1|altpll:altpll_component|_clk0 ; Generated ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; U1|altpll_component|pll|inclk[0] ; { U1|altpll_component|pll|clk[0] } ;
; Snake_pll:U1|altpll:altpll_component|_clk1 ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; U1|altpll_component|pll|inclk[0] ; { U1|altpll_component|pll|clk[1] } ;
+--------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------+------------------------------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                              ;
+-----------+-----------------+--------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                 ; Note ;
+-----------+-----------------+--------------------------------------------+------+
; 79.85 MHz ; 79.85 MHz       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;      ;
; 102.2 MHz ; 102.2 MHz       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;      ;
+-----------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; Snake_pll:U1|altpll:altpll_component|_clk0 ; 37.476 ; 0.000         ;
; Snake_pll:U1|altpll:altpll_component|_clk1 ; 41.113 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.451 ; 0.000         ;
; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.452 ; 0.000         ;
+--------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; Snake_pll:U1|altpll:altpll_component|_clk0 ; 24.719 ; 0.000         ;
; Clk                                        ; 24.858 ; 0.000         ;
; Snake_pll:U1|altpll:altpll_component|_clk1 ; 49.716 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Snake_pll:U1|altpll:altpll_component|_clk0'                                                                                                                                          ;
+--------+-----------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 37.476 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[10][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.101     ; 12.444     ;
; 37.476 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[11][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.101     ; 12.444     ;
; 37.476 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[12][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.101     ; 12.444     ;
; 37.476 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[10][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.101     ; 12.444     ;
; 37.476 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[11][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.101     ; 12.444     ;
; 37.476 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[12][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.101     ; 12.444     ;
; 37.476 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[13][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.101     ; 12.444     ;
; 37.476 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[14][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.101     ; 12.444     ;
; 37.476 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[13][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.101     ; 12.444     ;
; 37.497 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[10][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 12.424     ;
; 37.497 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[11][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 12.424     ;
; 37.497 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[12][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 12.424     ;
; 37.497 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[10][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 12.424     ;
; 37.497 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[11][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 12.424     ;
; 37.497 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[12][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 12.424     ;
; 37.497 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[13][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 12.424     ;
; 37.497 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[14][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 12.424     ;
; 37.497 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[13][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 12.424     ;
; 37.497 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[14][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 12.424     ;
; 37.608 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[5][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.082     ; 12.331     ;
; 37.608 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[6][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.082     ; 12.331     ;
; 37.608 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[1][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.082     ; 12.331     ;
; 37.608 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[2][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.082     ; 12.331     ;
; 37.608 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[3][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.082     ; 12.331     ;
; 37.608 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[4][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.082     ; 12.331     ;
; 37.608 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[5][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.082     ; 12.331     ;
; 37.608 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[1][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.082     ; 12.331     ;
; 37.608 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[2][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.082     ; 12.331     ;
; 37.608 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[3][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.082     ; 12.331     ;
; 37.608 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[4][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.082     ; 12.331     ;
; 37.608 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[5][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.082     ; 12.331     ;
; 37.608 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[6][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.082     ; 12.331     ;
; 37.624 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[4][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.108     ; 12.289     ;
; 37.624 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[5][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.108     ; 12.289     ;
; 37.624 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[12][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.108     ; 12.289     ;
; 37.624 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[4][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.108     ; 12.289     ;
; 37.624 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[5][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.108     ; 12.289     ;
; 37.624 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[6][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.108     ; 12.289     ;
; 37.624 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[7][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.108     ; 12.289     ;
; 37.624 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[8][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.108     ; 12.289     ;
; 37.624 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[10][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.108     ; 12.289     ;
; 37.624 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[11][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.108     ; 12.289     ;
; 37.624 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[12][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.108     ; 12.289     ;
; 37.624 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[13][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.108     ; 12.289     ;
; 37.678 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[1][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.107     ; 12.236     ;
; 37.678 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[2][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.107     ; 12.236     ;
; 37.678 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[3][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.107     ; 12.236     ;
; 37.678 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[1][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.107     ; 12.236     ;
; 37.678 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[2][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.107     ; 12.236     ;
; 37.678 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[3][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.107     ; 12.236     ;
; 37.901 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[8][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.101     ; 12.019     ;
; 37.901 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[9][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.101     ; 12.019     ;
; 37.908 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[10][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.113     ; 12.000     ;
; 37.908 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[11][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.113     ; 12.000     ;
; 37.908 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[12][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.113     ; 12.000     ;
; 37.908 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[10][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.113     ; 12.000     ;
; 37.908 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[11][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.113     ; 12.000     ;
; 37.908 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[12][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.113     ; 12.000     ;
; 37.908 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[13][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.113     ; 12.000     ;
; 37.908 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[14][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.113     ; 12.000     ;
; 37.908 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[13][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.113     ; 12.000     ;
; 37.909 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[14][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.103     ; 12.009     ;
; 37.909 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[15][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.103     ; 12.009     ;
; 37.909 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[15][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.103     ; 12.009     ;
; 37.909 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[15][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.103     ; 12.009     ;
; 37.909 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[15][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.103     ; 12.009     ;
; 37.909 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[15][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.103     ; 12.009     ;
; 37.929 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[10][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.112     ; 11.980     ;
; 37.929 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[11][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.112     ; 11.980     ;
; 37.929 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[12][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.112     ; 11.980     ;
; 37.929 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[10][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.112     ; 11.980     ;
; 37.929 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[11][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.112     ; 11.980     ;
; 37.929 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[12][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.112     ; 11.980     ;
; 37.929 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[13][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.112     ; 11.980     ;
; 37.929 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[14][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.112     ; 11.980     ;
; 37.929 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[13][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.112     ; 11.980     ;
; 37.929 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[14][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.112     ; 11.980     ;
; 37.960 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[11][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.106     ; 11.955     ;
; 37.960 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[12][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.106     ; 11.955     ;
; 37.960 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[9][5]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.106     ; 11.955     ;
; 37.960 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[10][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.106     ; 11.955     ;
; 37.960 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[11][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.106     ; 11.955     ;
; 37.960 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[12][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.106     ; 11.955     ;
; 37.960 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[13][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.106     ; 11.955     ;
; 37.960 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[14][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.106     ; 11.955     ;
; 37.960 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[13][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.106     ; 11.955     ;
; 37.960 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[14][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.106     ; 11.955     ;
; 37.960 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[15][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.106     ; 11.955     ;
; 37.972 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[7][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.089     ; 11.960     ;
; 37.972 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[6][4]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.089     ; 11.960     ;
; 37.972 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[7][4]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.089     ; 11.960     ;
; 37.972 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[6][5]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.089     ; 11.960     ;
; 37.972 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[7][5]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.089     ; 11.960     ;
; 38.016 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[7][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.107     ; 11.898     ;
; 38.016 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[8][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.107     ; 11.898     ;
; 38.016 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[8][4]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.107     ; 11.898     ;
; 38.016 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[9][4]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.107     ; 11.898     ;
; 38.016 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[8][5]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.107     ; 11.898     ;
; 38.040 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[5][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.094     ; 11.887     ;
; 38.040 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[6][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.094     ; 11.887     ;
+--------+-----------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Snake_pll:U1|altpll:altpll_component|_clk1'                                                                                                                                           ;
+--------+-----------------------------------------+-------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 41.113 ; Snake_ctrl_module:U4|Body_x[5][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.172     ; 8.736      ;
; 41.226 ; Snake_ctrl_module:U4|Body_x[14][4]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.199     ; 8.596      ;
; 41.389 ; Snake_ctrl_module:U4|Body_x[11][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.172     ; 8.460      ;
; 41.492 ; Snake_ctrl_module:U4|Body_x[14][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 8.349      ;
; 41.542 ; Snake_ctrl_module:U4|Body_x[11][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.205     ; 8.274      ;
; 41.685 ; Snake_ctrl_module:U4|Body_x[5][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.172     ; 8.164      ;
; 41.731 ; Snake_ctrl_module:U4|Body_x[5][0]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.173     ; 8.117      ;
; 41.844 ; Snake_ctrl_module:U4|Body_x[14][4]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.200     ; 7.977      ;
; 41.875 ; Snake_ctrl_module:U4|Body_x[11][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.212     ; 7.934      ;
; 41.882 ; Snake_ctrl_module:U4|Body_y[6][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.208     ; 7.931      ;
; 41.894 ; Snake_ctrl_module:U4|Body_x[6][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.214     ; 7.913      ;
; 41.985 ; Snake_ctrl_module:U4|Body_y[5][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.208     ; 7.828      ;
; 42.007 ; Snake_ctrl_module:U4|Body_x[11][0]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.173     ; 7.841      ;
; 42.028 ; Snake_ctrl_module:U4|Body_x[6][5]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.214     ; 7.779      ;
; 42.047 ; Snake_ctrl_module:U4|Body_y[5][2]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.200     ; 7.774      ;
; 42.053 ; Snake_ctrl_module:U4|Body_x[6][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.205     ; 7.763      ;
; 42.091 ; Snake_ctrl_module:U4|Body_x[11][2]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.212     ; 7.718      ;
; 42.110 ; Snake_ctrl_module:U4|Body_x[14][5]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 7.730      ;
; 42.138 ; Snake_ctrl_module:U4|Body_x[13][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 7.703      ;
; 42.160 ; Snake_ctrl_module:U4|Body_x[11][1]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.206     ; 7.655      ;
; 42.161 ; Snake_ctrl_module:U4|Body_x[4][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.172     ; 7.688      ;
; 42.169 ; Snake_ctrl_module:U4|Body_x[13][4]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 7.672      ;
; 42.230 ; Snake_ctrl_module:U4|Body_y[5][3]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.200     ; 7.591      ;
; 42.236 ; Snake_ctrl_module:U4|Body_y[5][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.200     ; 7.585      ;
; 42.295 ; Snake_ctrl_module:U4|Body_x[6][3]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.205     ; 7.521      ;
; 42.303 ; Snake_ctrl_module:U4|Body_x[5][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.173     ; 7.545      ;
; 42.351 ; Snake_ctrl_module:U4|Body_x[13][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.172     ; 7.498      ;
; 42.357 ; Snake_ctrl_module:U4|Body_x[12][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.202     ; 7.462      ;
; 42.360 ; Snake_ctrl_module:U4|Body_x[4][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.172     ; 7.489      ;
; 42.422 ; Snake_ctrl_module:U4|Body_y[2][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.208     ; 7.391      ;
; 42.433 ; Snake_ctrl_module:U4|Body_y[13][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 7.407      ;
; 42.468 ; Snake_ctrl_module:U4|Body_y[6][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.209     ; 7.344      ;
; 42.481 ; Snake_ctrl_module:U4|Body_x[6][2]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.205     ; 7.335      ;
; 42.486 ; Snake_ctrl_module:U4|Body_y[10][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 7.354      ;
; 42.493 ; Snake_ctrl_module:U4|Body_x[11][3]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.213     ; 7.315      ;
; 42.500 ; Snake_ctrl_module:U4|Body_x[3][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.174     ; 7.347      ;
; 42.512 ; Snake_ctrl_module:U4|Body_x[6][4]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.215     ; 7.294      ;
; 42.537 ; Snake_ctrl_module:U4|Body_x[14][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.178     ; 7.306      ;
; 42.542 ; Snake_ctrl_module:U4|Body_x[11][4]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 7.299      ;
; 42.558 ; Snake_ctrl_module:U4|Body_x[11][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 7.283      ;
; 42.564 ; Snake_ctrl_module:U4|Body_x[3][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.214     ; 7.243      ;
; 42.570 ; Snake_ctrl_module:U4|Body_x[12][2]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.202     ; 7.249      ;
; 42.573 ; Snake_ctrl_module:U4|Body_x[9][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.205     ; 7.243      ;
; 42.594 ; Snake_ctrl_module:U4|Body_x[3][5]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.214     ; 7.213      ;
; 42.603 ; Snake_ctrl_module:U4|Body_y[5][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.209     ; 7.209      ;
; 42.611 ; Snake_ctrl_module:U4|Body_y[11][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 7.229      ;
; 42.614 ; Snake_ctrl_module:U4|Body_y[1][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.208     ; 7.199      ;
; 42.640 ; Snake_ctrl_module:U4|Body_x[7][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.172     ; 7.209      ;
; 42.646 ; Snake_ctrl_module:U4|Body_x[6][5]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.215     ; 7.160      ;
; 42.658 ; Snake_ctrl_module:U4|Body_x[6][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.206     ; 7.157      ;
; 42.665 ; Snake_ctrl_module:U4|Body_y[5][2]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.201     ; 7.155      ;
; 42.670 ; Snake_ctrl_module:U4|Body_x[1][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.174     ; 7.177      ;
; 42.698 ; Snake_ctrl_module:U4|Body_x[8][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.172     ; 7.151      ;
; 42.709 ; Snake_ctrl_module:U4|Snake_light_sig[4] ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.179     ; 7.133      ;
; 42.709 ; Snake_ctrl_module:U4|Body_x[11][2]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.213     ; 7.099      ;
; 42.748 ; Snake_ctrl_module:U4|Body_x[1][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.199     ; 7.074      ;
; 42.752 ; Snake_ctrl_module:U4|Body_y[6][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.200     ; 7.069      ;
; 42.756 ; Snake_ctrl_module:U4|Body_x[13][5]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 7.084      ;
; 42.756 ; Snake_ctrl_module:U4|Body_x[12][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 7.085      ;
; 42.764 ; Snake_ctrl_module:U4|Body_x[14][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.204     ; 7.053      ;
; 42.771 ; Snake_ctrl_module:U4|Body_x[13][2]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.202     ; 7.048      ;
; 42.774 ; Snake_ctrl_module:U4|Body_x[13][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.202     ; 7.045      ;
; 42.779 ; Snake_ctrl_module:U4|Body_x[4][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.173     ; 7.069      ;
; 42.779 ; Snake_ctrl_module:U4|Body_y[7][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.208     ; 7.034      ;
; 42.787 ; Snake_ctrl_module:U4|Body_x[13][4]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 7.053      ;
; 42.790 ; Snake_ctrl_module:U4|Body_y[10][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 7.050      ;
; 42.805 ; Snake_ctrl_module:U4|Body_x[4][5]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.214     ; 7.002      ;
; 42.816 ; Snake_ctrl_module:U4|Body_y[11][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 7.024      ;
; 42.820 ; Snake_ctrl_module:U4|Body_x[9][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.204     ; 6.997      ;
; 42.827 ; Snake_ctrl_module:U4|Body_x[10][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 7.014      ;
; 42.836 ; Snake_ctrl_module:U4|Body_x[2][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.174     ; 7.011      ;
; 42.836 ; Snake_ctrl_module:U4|Body_x[3][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.174     ; 7.011      ;
; 42.848 ; Snake_ctrl_module:U4|Body_y[5][3]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.201     ; 6.972      ;
; 42.851 ; Snake_ctrl_module:U4|Body_x[10][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.172     ; 6.998      ;
; 42.854 ; Snake_ctrl_module:U4|Body_y[5][0]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.201     ; 6.966      ;
; 42.877 ; Snake_ctrl_module:U4|Body_x[10][4]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 6.964      ;
; 42.882 ; Snake_ctrl_module:U4|Body_y[1][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.208     ; 6.931      ;
; 42.891 ; Snake_ctrl_module:U4|Body_y[4][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.208     ; 6.922      ;
; 42.913 ; Snake_ctrl_module:U4|Body_x[6][3]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.206     ; 6.902      ;
; 42.926 ; Snake_ctrl_module:U4|Body_x[7][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.205     ; 6.890      ;
; 42.948 ; Snake_ctrl_module:U4|Body_x[2][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.174     ; 6.899      ;
; 42.961 ; Snake_ctrl_module:U4|Body_x[14][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.204     ; 6.856      ;
; 42.969 ; Snake_ctrl_module:U4|Body_x[13][0]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.173     ; 6.879      ;
; 42.975 ; Snake_ctrl_module:U4|Body_x[12][3]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.203     ; 6.843      ;
; 42.977 ; Snake_ctrl_module:U4|Body_y[7][5]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.192     ; 6.852      ;
; 42.978 ; Snake_ctrl_module:U4|Body_x[4][0]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.173     ; 6.870      ;
; 42.981 ; Snake_ctrl_module:U4|Body_y[12][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 6.859      ;
; 42.983 ; Snake_ctrl_module:U4|Body_y[5][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.206     ; 6.832      ;
; 43.004 ; Snake_ctrl_module:U4|Body_x[1][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.174     ; 6.843      ;
; 43.008 ; Snake_ctrl_module:U4|Body_y[2][0]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.209     ; 6.804      ;
; 43.012 ; Snake_ctrl_module:U4|Body_y[2][2]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.200     ; 6.809      ;
; 43.013 ; Snake_ctrl_module:U4|Body_x[10][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.205     ; 6.803      ;
; 43.013 ; Snake_ctrl_module:U4|Body_y[4][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.208     ; 6.800      ;
; 43.036 ; Snake_ctrl_module:U4|Body_y[0][3]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.213     ; 6.772      ;
; 43.051 ; Snake_ctrl_module:U4|Body_x[5][3]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.213     ; 6.757      ;
; 43.051 ; Snake_ctrl_module:U4|Body_y[13][0]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.182     ; 6.788      ;
; 43.053 ; Snake_ctrl_module:U4|Body_x[4][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.214     ; 6.754      ;
; 43.060 ; Snake_ctrl_module:U4|Body_x[10][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.212     ; 6.749      ;
; 43.069 ; Snake_ctrl_module:U4|Body_x[1][2]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.206     ; 6.746      ;
; 43.070 ; Snake_ctrl_module:U4|Body_x[9][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.204     ; 6.747      ;
+--------+-----------------------------------------+-------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Snake_pll:U1|altpll:altpll_component|_clk0'                                                                                                                                                       ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.451 ; Snake_ctrl_module:U4|Direct_r.Down       ; Snake_ctrl_module:U4|Direct_r.Down       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Snake_ctrl_module:U4|Hit_wall_sig        ; Snake_ctrl_module:U4|Hit_wall_sig        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; Snake_ctrl_module:U4|Direct_r.Right      ; Snake_ctrl_module:U4|Direct_r.Right      ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Game_ctrl_module:U2|Game_status[1]       ; Game_ctrl_module:U2|Game_status[1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Game_ctrl_module:U2|Game_status[0]       ; Game_ctrl_module:U2|Game_status[0]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Snake_ctrl_module:U4|Hit_body_sig        ; Snake_ctrl_module:U4|Hit_body_sig        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Smg_display_module:U7|Points[1]          ; Smg_display_module:U7|Points[1]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Key_check_module:U6|Key_up               ; Key_check_module:U6|Key_up               ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Key_check_module:U6|Key_down             ; Key_check_module:U6|Key_down             ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Key_check_module:U6|Key_right            ; Key_check_module:U6|Key_right            ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Key_check_module:U6|Key_left             ; Key_check_module:U6|Key_left             ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Direct_down         ; Snake_ctrl_module:U4|Direct_down         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Direct_up           ; Snake_ctrl_module:U4|Direct_up           ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Direct_right        ; Snake_ctrl_module:U4|Direct_right        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Direct_left         ; Snake_ctrl_module:U4|Direct_left         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Eaten_sig           ; Snake_ctrl_module:U4|Eaten_sig           ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[8]  ; Snake_ctrl_module:U4|Snake_light_sig[8]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[9]  ; Snake_ctrl_module:U4|Snake_light_sig[9]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[11] ; Snake_ctrl_module:U4|Snake_light_sig[11] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[10] ; Snake_ctrl_module:U4|Snake_light_sig[10] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[14] ; Snake_ctrl_module:U4|Snake_light_sig[14] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[13] ; Snake_ctrl_module:U4|Snake_light_sig[13] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[15] ; Snake_ctrl_module:U4|Snake_light_sig[15] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[4]  ; Snake_ctrl_module:U4|Snake_light_sig[4]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[6]  ; Snake_ctrl_module:U4|Snake_light_sig[6]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[5]  ; Snake_ctrl_module:U4|Snake_light_sig[5]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[7]  ; Snake_ctrl_module:U4|Snake_light_sig[7]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[0]  ; Snake_ctrl_module:U4|Snake_light_sig[0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[1]  ; Snake_ctrl_module:U4|Snake_light_sig[1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[2]  ; Snake_ctrl_module:U4|Snake_light_sig[2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[3]  ; Snake_ctrl_module:U4|Snake_light_sig[3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Snake_ctrl_module:U4|Snake_light_sig[12] ; Snake_ctrl_module:U4|Snake_light_sig[12] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Apple_generate_module:U3|Body_add_sig    ; Apple_generate_module:U3|Body_add_sig    ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Smg_display_module:U7|Points[5]          ; Smg_display_module:U7|Points[5]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Smg_display_module:U7|Points[9]          ; Smg_display_module:U7|Points[9]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Smg_display_module:U7|Points[13]         ; Smg_display_module:U7|Points[13]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Smg_display_module:U7|Points[14]         ; Smg_display_module:U7|Points[14]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Smg_display_module:U7|Points[15]         ; Smg_display_module:U7|Points[15]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; Game_ctrl_module:U2|Game_status[2]       ; Game_ctrl_module:U2|Game_status[2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; Smg_display_module:U7|Points[0]          ; Smg_display_module:U7|Points[0]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Apple_generate_module:U3|Random_num[0]   ; Apple_generate_module:U3|Random_num[0]   ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; Smg_display_module:U7|Points[4]          ; Smg_display_module:U7|Points[4]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; Smg_display_module:U7|Points[8]          ; Smg_display_module:U7|Points[8]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; Smg_display_module:U7|Points[12]         ; Smg_display_module:U7|Points[12]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.758      ;
; 0.501 ; Key_check_module:U6|Key_down2            ; Key_check_module:U6|Key_down             ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.794      ;
; 0.503 ; Key_check_module:U6|Key_up2              ; Key_check_module:U6|Key_up               ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.796      ;
; 0.505 ; Key_check_module:U6|Key_right2           ; Key_check_module:U6|Key_right            ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.798      ;
; 0.512 ; Smg_display_module:U7|Points[14]         ; Smg_display_module:U7|Points[15]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.804      ;
; 0.519 ; Smg_display_module:U7|Points[13]         ; Smg_display_module:U7|Points[14]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.811      ;
; 0.525 ; Key_check_module:U6|Key_up               ; Snake_ctrl_module:U4|Direct_down         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; Smg_display_module:U7|Points[12]         ; Smg_display_module:U7|Points[13]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.818      ;
; 0.541 ; Key_check_module:U6|Key_up               ; Snake_ctrl_module:U4|Direct_up           ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.834      ;
; 0.548 ; Game_ctrl_module:U2|Game_status[2]       ; Snake_ctrl_module:U4|Body_x[9][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.842      ;
; 0.549 ; Game_ctrl_module:U2|Game_status[2]       ; Snake_ctrl_module:U4|Body_x[11][1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.843      ;
; 0.550 ; Game_ctrl_module:U2|Game_status[2]       ; Snake_ctrl_module:U4|Body_x[6][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.844      ;
; 0.654 ; Snake_ctrl_module:U4|Body_x[2][2]        ; Snake_ctrl_module:U4|Body_x[3][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.948      ;
; 0.654 ; Snake_ctrl_module:U4|Body_x[8][4]        ; Snake_ctrl_module:U4|Body_x[9][4]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.948      ;
; 0.654 ; Snake_ctrl_module:U4|Body_x[3][5]        ; Snake_ctrl_module:U4|Body_x[4][5]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.083      ; 0.949      ;
; 0.655 ; Snake_ctrl_module:U4|Body_y[11][0]       ; Snake_ctrl_module:U4|Body_y[12][0]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.948      ;
; 0.655 ; Snake_ctrl_module:U4|Body_x[2][3]        ; Snake_ctrl_module:U4|Body_x[3][3]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.949      ;
; 0.655 ; Snake_ctrl_module:U4|Body_y[14][2]       ; Snake_ctrl_module:U4|Body_y[15][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.948      ;
; 0.656 ; Snake_ctrl_module:U4|Body_y[11][1]       ; Snake_ctrl_module:U4|Body_y[12][1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.949      ;
; 0.656 ; Snake_ctrl_module:U4|Body_y[10][2]       ; Snake_ctrl_module:U4|Body_y[11][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.949      ;
; 0.657 ; Snake_ctrl_module:U4|Body_y[10][3]       ; Snake_ctrl_module:U4|Body_y[11][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.950      ;
; 0.657 ; Snake_ctrl_module:U4|Body_y[11][4]       ; Snake_ctrl_module:U4|Body_y[12][4]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.950      ;
; 0.657 ; Snake_ctrl_module:U4|Body_x[6][4]        ; Snake_ctrl_module:U4|Body_x[7][4]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.083      ; 0.952      ;
; 0.657 ; Snake_ctrl_module:U4|Body_y[12][3]       ; Snake_ctrl_module:U4|Body_y[13][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.950      ;
; 0.657 ; Snake_ctrl_module:U4|Body_x[12][5]       ; Snake_ctrl_module:U4|Body_x[13][5]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.950      ;
; 0.657 ; Snake_ctrl_module:U4|Body_y[14][3]       ; Snake_ctrl_module:U4|Body_y[15][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.950      ;
; 0.658 ; Snake_ctrl_module:U4|Body_x[1][0]        ; Snake_ctrl_module:U4|Body_x[2][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.951      ;
; 0.658 ; Snake_ctrl_module:U4|Body_y[9][2]        ; Snake_ctrl_module:U4|Body_y[10][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.951      ;
; 0.658 ; Snake_ctrl_module:U4|Body_y[11][5]       ; Snake_ctrl_module:U4|Body_y[12][5]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.951      ;
; 0.658 ; Snake_ctrl_module:U4|Body_x[8][5]        ; Snake_ctrl_module:U4|Body_x[9][5]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.952      ;
; 0.658 ; Snake_ctrl_module:U4|Body_x[12][0]       ; Snake_ctrl_module:U4|Body_x[13][0]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.950      ;
; 0.658 ; Snake_ctrl_module:U4|Body_y[13][2]       ; Snake_ctrl_module:U4|Body_y[14][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.951      ;
; 0.659 ; Snake_ctrl_module:U4|Body_x[12][2]       ; Snake_ctrl_module:U4|Body_x[13][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.953      ;
; 0.659 ; Snake_ctrl_module:U4|Body_x[12][3]       ; Snake_ctrl_module:U4|Body_x[13][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.953      ;
; 0.665 ; Snake_ctrl_module:U4|Body_x[9][1]        ; Snake_ctrl_module:U4|Body_x[10][1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.959      ;
; 0.665 ; Snake_ctrl_module:U4|Body_x[10][2]       ; Snake_ctrl_module:U4|Body_x[11][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.959      ;
; 0.666 ; Snake_ctrl_module:U4|Body_x[6][1]        ; Snake_ctrl_module:U4|Body_x[7][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.960      ;
; 0.666 ; Snake_ctrl_module:U4|Body_y[10][1]       ; Snake_ctrl_module:U4|Body_y[11][1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.959      ;
; 0.666 ; Snake_ctrl_module:U4|Body_y[2][2]        ; Snake_ctrl_module:U4|Body_y[3][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.960      ;
; 0.666 ; Snake_ctrl_module:U4|Body_y[9][5]        ; Snake_ctrl_module:U4|Body_y[10][5]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.959      ;
; 0.666 ; Snake_ctrl_module:U4|Body_y[13][4]       ; Snake_ctrl_module:U4|Body_y[14][4]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.959      ;
; 0.667 ; Snake_ctrl_module:U4|Body_y[2][0]        ; Snake_ctrl_module:U4|Body_y[3][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.961      ;
; 0.667 ; Snake_ctrl_module:U4|Body_y[2][1]        ; Snake_ctrl_module:U4|Body_y[3][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.961      ;
; 0.667 ; Snake_ctrl_module:U4|Body_y[5][2]        ; Snake_ctrl_module:U4|Body_y[6][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.961      ;
; 0.667 ; Snake_ctrl_module:U4|Body_x[3][4]        ; Snake_ctrl_module:U4|Body_x[4][4]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.083      ; 0.962      ;
; 0.667 ; Snake_ctrl_module:U4|Body_x[10][4]       ; Snake_ctrl_module:U4|Body_x[11][4]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.960      ;
; 0.668 ; Snake_ctrl_module:U4|Body_x[2][1]        ; Snake_ctrl_module:U4|Body_x[3][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.961      ;
; 0.668 ; Snake_ctrl_module:U4|Body_x[7][0]        ; Snake_ctrl_module:U4|Body_x[8][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.960      ;
; 0.668 ; Snake_ctrl_module:U4|Body_y[1][3]        ; Snake_ctrl_module:U4|Body_y[2][3]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.962      ;
; 0.668 ; Snake_ctrl_module:U4|Body_y[3][2]        ; Snake_ctrl_module:U4|Body_y[4][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.962      ;
; 0.668 ; Snake_ctrl_module:U4|Body_x[10][3]       ; Snake_ctrl_module:U4|Body_x[11][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.962      ;
; 0.668 ; Snake_ctrl_module:U4|Body_x[10][5]       ; Snake_ctrl_module:U4|Body_x[11][5]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.961      ;
; 0.669 ; Snake_ctrl_module:U4|Body_x[2][0]        ; Snake_ctrl_module:U4|Body_x[3][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.962      ;
; 0.669 ; Snake_ctrl_module:U4|Body_y[7][2]        ; Snake_ctrl_module:U4|Body_y[8][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.962      ;
; 0.669 ; Snake_ctrl_module:U4|Body_x[14][0]       ; Snake_ctrl_module:U4|Body_x[15][0]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.081      ; 0.962      ;
; 0.671 ; Snake_ctrl_module:U4|Body_x[5][0]        ; Snake_ctrl_module:U4|Body_x[6][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.080      ; 0.963      ;
; 0.671 ; Snake_ctrl_module:U4|Body_y[4][4]        ; Snake_ctrl_module:U4|Body_y[5][4]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.082      ; 0.965      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Snake_pll:U1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.452 ; Vga_ctrl_module:U5|Column_count[1]                                                  ; Vga_ctrl_module:U5|Column_count[1]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Vga_ctrl_module:U5|Column_count[3]                                                  ; Vga_ctrl_module:U5|Column_count[3]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Vga_ctrl_module:U5|Column_count[9]                                                  ; Vga_ctrl_module:U5|Column_count[9]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Vga_ctrl_module:U5|Vsync_sig                                                        ; Vga_ctrl_module:U5|Vsync_sig                                                                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Vga_ctrl_module:U5|Hsync_sig                                                        ; Vga_ctrl_module:U5|Hsync_sig                                                                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 0.746      ;
; 0.454 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[5]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[5]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[6]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[7]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[7]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[8]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[8]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[9]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[9]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[10] ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[10]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[0]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[0]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[1]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[1]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[2]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[2]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[3]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[3]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[4]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[4]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.080      ; 0.746      ;
; 0.542 ; Vga_ctrl_module:U5|Row_count[3]                                                     ; Vga_ctrl_module:U5|Pixel_x[3]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 0.836      ;
; 0.650 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[2]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[2]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 0.943      ;
; 0.650 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[1]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[1]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 0.943      ;
; 0.666 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[0]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[0]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 0.960      ;
; 0.699 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[7]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[7]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.083      ; 0.994      ;
; 0.704 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[7]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 0.998      ;
; 0.724 ; Vga_ctrl_module:U5|Row_count[2]                                                     ; Vga_ctrl_module:U5|Pixel_x[2]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.018      ;
; 0.745 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[1]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.489      ; 1.488      ;
; 0.746 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[1]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[1]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.039      ;
; 0.748 ; Vga_ctrl_module:U5|Row_count[9]                                                     ; Vga_ctrl_module:U5|Pixel_x[9]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.041      ;
; 0.752 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[0]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.493      ; 1.499      ;
; 0.762 ; Vga_ctrl_module:U5|Column_count[5]                                                  ; Vga_ctrl_module:U5|Column_count[5]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Vga_ctrl_module:U5|Column_count[7]                                                  ; Vga_ctrl_module:U5|Column_count[7]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Vga_ctrl_module:U5|Column_count[8]                                                  ; Vga_ctrl_module:U5|Column_count[8]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Vga_ctrl_module:U5|Row_count[6]                                                     ; Vga_ctrl_module:U5|Row_count[6]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[6]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.488      ; 1.505      ;
; 0.763 ; Vga_ctrl_module:U5|Column_count[6]                                                  ; Vga_ctrl_module:U5|Column_count[6]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Vga_ctrl_module:U5|Row_count[4]                                                     ; Vga_ctrl_module:U5|Row_count[4]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; Vga_ctrl_module:U5|Column_count[2]                                                  ; Vga_ctrl_module:U5|Column_count[2]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; Vga_ctrl_module:U5|Column_count[4]                                                  ; Vga_ctrl_module:U5|Column_count[4]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.058      ;
; 0.767 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[1]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[1]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.061      ;
; 0.767 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.493      ; 1.514      ;
; 0.770 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[2]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[2]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.064      ;
; 0.770 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[7]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[7]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.064      ;
; 0.771 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[4]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[4]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[6]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.065      ;
; 0.773 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[3]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[3]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; Vga_ctrl_module:U5|Column_count[1]                                                  ; Vga_ctrl_module:U5|Vsync_sig                                                                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.067      ;
; 0.775 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[10] ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[10]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.069      ;
; 0.775 ; Vga_ctrl_module:U5|Row_count[3]                                                     ; Vga_ctrl_module:U5|Row_count[3]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.069      ;
; 0.779 ; Vga_ctrl_module:U5|Column_count[0]                                                  ; Vga_ctrl_module:U5|Column_count[0]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.073      ;
; 0.786 ; Vga_ctrl_module:U5|Row_count[7]                                                     ; Vga_ctrl_module:U5|Row_count[7]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.080      ;
; 0.787 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.488      ; 1.529      ;
; 0.796 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]         ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a64~porta_address_reg0  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.487      ; 1.537      ;
; 0.798 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.493      ; 1.545      ;
; 0.799 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[2]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.083      ; 1.094      ;
; 0.800 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[3]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.083      ; 1.095      ;
; 0.804 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.488      ; 1.546      ;
; 0.820 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.493      ; 1.567      ;
; 0.821 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.488      ; 1.563      ;
; 0.830 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]         ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a64~porta_address_reg0  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.487      ; 1.571      ;
; 0.849 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[10]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.143      ;
; 0.849 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[9]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.143      ;
; 0.849 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[4]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.143      ;
; 0.849 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[5]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.143      ;
; 0.849 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[8]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.143      ;
; 0.849 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[7]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.143      ;
; 0.849 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[6]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.143      ;
; 0.861 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[2]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.488      ; 1.603      ;
; 0.864 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[0]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[0]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.158      ;
; 0.887 ; Vga_ctrl_module:U5|Row_count[9]                                                     ; Vga_ctrl_module:U5|Row_count[9]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.181      ;
; 0.934 ; Vga_ctrl_module:U5|Row_count[1]                                                     ; Vga_ctrl_module:U5|Pixel_x[1]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.228      ;
; 0.944 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Hsync_sig                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.237      ;
; 0.945 ; Vga_ctrl_module:U5|Column_count[9]                                                  ; Vga_ctrl_module:U5|Pixel_y[9]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.238      ;
; 0.952 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[6]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[6]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.246      ;
; 0.953 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[5]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.247      ;
; 0.967 ; Vga_ctrl_module:U5|Row_count[1]                                                     ; Vga_ctrl_module:U5|Row_count[1]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.261      ;
; 0.967 ; Vga_ctrl_module:U5|Column_count[0]                                                  ; Vga_ctrl_module:U5|Pixel_y[0]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.260      ;
; 0.968 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[2]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[2]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.262      ;
; 0.972 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[5]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[5]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.083      ; 1.267      ;
; 0.976 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[10] ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[10]                                                                                          ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.270      ;
; 0.976 ; Vga_ctrl_module:U5|Row_count[2]                                                     ; Vga_ctrl_module:U5|Row_count[2]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.270      ;
; 0.985 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[10] ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[10]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.278      ;
; 0.989 ; Vga_ctrl_module:U5|Row_count[7]                                                     ; Vga_ctrl_module:U5|Pixel_x[7]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.282      ;
; 0.997 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[4]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[4]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.083      ; 1.292      ;
; 1.004 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[3]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.298      ;
; 1.010 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[4]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[4]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.304      ;
; 1.010 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[6]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.083      ; 1.305      ;
; 1.017 ; Vga_ctrl_module:U5|Column_count[1]                                                  ; Vga_ctrl_module:U5|Pixel_y[1]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.310      ;
; 1.022 ; Vga_ctrl_module:U5|Column_count[3]                                                  ; Vga_ctrl_module:U5|Pixel_y[3]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.315      ;
; 1.032 ; Vga_ctrl_module:U5|Row_count[5]                                                     ; Vga_ctrl_module:U5|Pixel_x[5]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.325      ;
; 1.035 ; Vga_ctrl_module:U5|Row_count[5]                                                     ; Vga_ctrl_module:U5|Hsync_sig                                                                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.328      ;
; 1.040 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a0~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.492      ; 1.786      ;
; 1.044 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[8]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[8]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.337      ;
; 1.045 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[7]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[7]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.338      ;
; 1.045 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[6]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.338      ;
; 1.051 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[4]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[4]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.081      ; 1.344      ;
; 1.062 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[1]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.083      ; 1.357      ;
; 1.090 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[1]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[1]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.384      ;
; 1.095 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[4]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.493      ; 1.842      ;
; 1.096 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[6]         ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a132~porta_address_reg0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.488      ; 1.838      ;
; 1.096 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[6]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.493      ; 1.843      ;
; 1.106 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[1]         ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a132~porta_address_reg0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.489      ; 1.849      ;
; 1.110 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[3]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[3]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.082      ; 1.404      ;
+-------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Snake_pll:U1|altpll:altpll_component|_clk0'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------+
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[11]      ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[16]      ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[17]      ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[6]       ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[8]       ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[10]      ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[11]      ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[12]      ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[13]      ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[14]      ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[15]      ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[8]       ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[9]       ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Eaten_sig       ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[0]       ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[1]       ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[2]       ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[3]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Body_add_sig ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[0]    ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[10]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[11]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[12]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[13]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[14]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[15]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[16]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[17]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[18]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[19]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[1]    ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[20]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[21]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[22]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[23]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[24]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[25]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[26]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[27]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[28]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[29]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[2]    ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[30]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[31]   ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[3]    ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[4]    ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[5]    ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[6]    ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[7]    ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[8]    ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Count1[9]    ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[0]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[10]      ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[12]      ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[13]      ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[14]      ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[15]      ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[1]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[2]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[3]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[4]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[5]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[7]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Count1[9]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[4]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[5]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[6]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[7]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Smg_duan[0]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Smg_duan[1]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Smg_duan[2]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Smg_duan[3]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Smg_duan[4]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Smg_duan[5]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Smg_duan[6]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Smg_we[0]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Smg_we[1]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Smg_we[2]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Smg_we[3]       ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[1][2]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[1][3]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[6][2]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[6][3]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[7][2]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[7][3]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[8][2]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[8][3]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[8][4]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[8][5]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[9][0]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[9][2]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[9][4]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[9][5]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[0][1]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[0][3]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[0][4]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[0][5]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[10][4]    ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[1][4]     ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[1][5]     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+
; 24.858 ; 24.858       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; U1|altpll_component|pll|clk[0]           ;
; 24.858 ; 24.858       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; U1|altpll_component|pll|clk[1]           ;
; 24.858 ; 24.858       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; U1|altpll_component|pll|observablevcoout ;
; 24.891 ; 24.891       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                              ;
; 24.914 ; 24.914       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; U1|altpll_component|pll|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                              ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                              ;
; 25.085 ; 25.085       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; U1|altpll_component|pll|inclk[0]         ;
; 25.109 ; 25.109       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                              ;
; 25.141 ; 25.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; U1|altpll_component|pll|clk[0]           ;
; 25.141 ; 25.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; U1|altpll_component|pll|clk[1]           ;
; 25.141 ; 25.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; U1|altpll_component|pll|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Snake_pll:U1|altpll:altpll_component|_clk1'                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.716 ; 49.936       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Vga_rgb[0]                                                                                                                                             ;
; 49.716 ; 49.936       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Vga_rgb[2]                                                                                                                                             ;
; 49.717 ; 49.937       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Vga_rgb[1]                                                                                                                                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_x[4]                                                                                                                                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[0]                                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[10]                                                                                       ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[1]                                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[2]                                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[3]                                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[4]                                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[5]                                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[6]                                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[7]                                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[8]                                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[9]                                                                                        ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[0]                                                                                                                                        ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[1]                                                                                                                                        ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[2]                                                                                                                                        ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[3]                                                                                                                                        ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[4]                                                                                                                                        ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[5]                                                                                                                                        ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[6]                                                                                                                                        ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[7]                                                                                                                                        ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[8]                                                                                                                                        ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[9]                                                                                                                                        ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[0]                                                                                                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[1]                                                                                                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[2]                                                                                                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[3]                                                                                                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[4]                                                                                                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[5]                                                                                                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[6]                                                                                                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[7]                                                                                                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[8]                                                                                                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[9]                                                                                                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Row_count[8]                                                                                                                                           ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Vsync_sig                                                                                                                                              ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[0]                                                                                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[1]                                                                                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[2]                                                                                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]                                                                                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[4]                                                                                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]                                                                                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[6]                                                                                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]                                                                                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[0]                                                                                           ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[10]                                                                                          ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[1]                                                                                           ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[2]                                                                                           ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[3]                                                                                           ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[4]                                                                                           ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[5]                                                                                           ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[6]                                                                                           ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[7]                                                                                           ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[8]                                                                                           ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[9]                                                                                           ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a2~porta_address_reg0        ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[0]                                                                                        ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[5]                                                                                        ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[9]                                                                                        ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[0]                                                                                        ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[107]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[10]                                ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[114]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[123]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[126]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[130]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[134]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[138]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[142]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[14]                                ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[155]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[171]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[178]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[187]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[190]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[194]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[198]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[202]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[206]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[219]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[235]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[242]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[251]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[254]                               ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[27]                                ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[2]                                 ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[43]                                ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[50]                                ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[59]                                ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[62]                                ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[66]                                ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[6]                                 ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[70]                                ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[74]                                ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[78]                                ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[91]                                ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a132~porta_address_reg0 ;
; 49.724 ; 49.944       ; 0.220          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Hsync_sig                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------+
; Down      ; Clk        ; 2.890 ; 3.156 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Left      ; Clk        ; 5.972 ; 6.314 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Right     ; Clk        ; 2.873 ; 3.106 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Up        ; Clk        ; 2.981 ; 3.188 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+------------+--------+--------+------------+--------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-----------+------------+--------+--------+------------+--------------------------------------------+
; Down      ; Clk        ; -2.082 ; -2.324 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Left      ; Clk        ; -5.037 ; -5.365 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Right     ; Clk        ; -1.860 ; -2.049 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Up        ; Clk        ; -2.172 ; -2.367 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
+-----------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-----------------+------------+--------+--------+------------+--------------------------------------------+
; HSYNC_Sig_out   ; Clk        ; 8.992  ; 8.689  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_duan[*]     ; Clk        ; 5.453  ; 5.210  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[0]    ; Clk        ; 5.453  ; 5.210  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[1]    ; Clk        ; 5.076  ; 4.832  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[2]    ; Clk        ; 5.442  ; 5.159  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[3]    ; Clk        ; 5.398  ; 5.145  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[4]    ; Clk        ; 5.016  ; 4.837  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[5]    ; Clk        ; 5.291  ; 5.031  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[6]    ; Clk        ; 5.066  ; 4.821  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_we[*]       ; Clk        ; 7.010  ; 6.468  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[0]      ; Clk        ; 5.243  ; 4.948  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[1]      ; Clk        ; 7.010  ; 6.468  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[2]      ; Clk        ; 5.061  ; 4.833  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[3]      ; Clk        ; 4.962  ; 4.734  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_blue_o[*]   ; Clk        ; 9.050  ; 8.648  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[0]  ; Clk        ; 8.914  ; 8.535  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[1]  ; Clk        ; 9.050  ; 8.648  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[2]  ; Clk        ; 8.904  ; 8.525  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[3]  ; Clk        ; 9.040  ; 8.638  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[4]  ; Clk        ; 8.302  ; 8.032  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_green_o[*]  ; Clk        ; 9.905  ; 9.681  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[0] ; Clk        ; 9.543  ; 9.312  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[1] ; Clk        ; 9.136  ; 8.934  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[2] ; Clk        ; 8.736  ; 8.584  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[3] ; Clk        ; 9.905  ; 9.681  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[4] ; Clk        ; 9.827  ; 9.594  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[5] ; Clk        ; 9.572  ; 9.346  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_red_o[*]    ; Clk        ; 12.568 ; 11.910 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[0]   ; Clk        ; 10.514 ; 10.193 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[1]   ; Clk        ; 10.010 ; 9.729  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[2]   ; Clk        ; 9.782  ; 9.548  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[3]   ; Clk        ; 12.568 ; 11.910 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[4]   ; Clk        ; 10.040 ; 9.759  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VSYNC_Sig_out   ; Clk        ; 9.475  ; 9.080  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; vga_blank       ; Clk        ; 8.838  ; 8.582  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; HSYNC_Sig_out   ; Clk        ; 7.699  ; 7.302  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_blue_o[*]   ; Clk        ; 20.859 ; 20.453 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[0]  ; Clk        ; 20.723 ; 20.340 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[1]  ; Clk        ; 20.859 ; 20.453 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[2]  ; Clk        ; 20.713 ; 20.330 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[3]  ; Clk        ; 20.849 ; 20.443 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[4]  ; Clk        ; 20.111 ; 19.837 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_green_o[*]  ; Clk        ; 18.914 ; 18.698 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[0] ; Clk        ; 18.552 ; 18.329 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[1] ; Clk        ; 18.145 ; 17.951 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[2] ; Clk        ; 17.745 ; 17.601 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[3] ; Clk        ; 18.914 ; 18.698 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[4] ; Clk        ; 18.836 ; 18.611 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[5] ; Clk        ; 18.581 ; 18.363 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_red_o[*]    ; Clk        ; 21.577 ; 20.927 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[0]   ; Clk        ; 19.523 ; 19.210 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[1]   ; Clk        ; 19.019 ; 18.746 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[2]   ; Clk        ; 18.791 ; 18.565 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[3]   ; Clk        ; 21.577 ; 20.927 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[4]   ; Clk        ; 19.049 ; 18.776 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VSYNC_Sig_out   ; Clk        ; 7.331  ; 6.944  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_blank       ; Clk        ; 6.785  ; 6.446  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ;        ; 1.616  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ; 1.529  ;        ; Fall       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
+-----------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------------+------------+--------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+------------+--------+-------+------------+--------------------------------------------+
; HSYNC_Sig_out   ; Clk        ; 7.416  ; 7.128 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_duan[*]     ; Clk        ; 4.425  ; 4.239 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[0]    ; Clk        ; 4.849  ; 4.612 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[1]    ; Clk        ; 4.489  ; 4.250 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[2]    ; Clk        ; 4.840  ; 4.563 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[3]    ; Clk        ; 4.798  ; 4.549 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[4]    ; Clk        ; 4.425  ; 4.248 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[5]    ; Clk        ; 4.694  ; 4.439 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[6]    ; Clk        ; 4.479  ; 4.239 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_we[*]       ; Clk        ; 4.377  ; 4.154 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[0]      ; Clk        ; 4.647  ; 4.359 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[1]      ; Clk        ; 6.432  ; 5.894 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[2]      ; Clk        ; 4.473  ; 4.249 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[3]      ; Clk        ; 4.377  ; 4.154 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_blue_o[*]   ; Clk        ; 6.657  ; 6.475 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[0]  ; Clk        ; 7.244  ; 6.959 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[1]  ; Clk        ; 7.369  ; 7.061 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[2]  ; Clk        ; 7.234  ; 6.949 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[3]  ; Clk        ; 7.359  ; 7.051 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[4]  ; Clk        ; 6.657  ; 6.475 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_green_o[*]  ; Clk        ; 6.602  ; 6.414 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[0] ; Clk        ; 7.370  ; 7.107 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[1] ; Clk        ; 6.980  ; 6.745 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[2] ; Clk        ; 6.602  ; 6.414 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[3] ; Clk        ; 7.724  ; 7.467 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[4] ; Clk        ; 7.649  ; 7.384 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[5] ; Clk        ; 7.399  ; 7.140 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_red_o[*]    ; Clk        ; 7.610  ; 7.345 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[0]   ; Clk        ; 8.313  ; 7.964 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[1]   ; Clk        ; 7.823  ; 7.513 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[2]   ; Clk        ; 7.610  ; 7.345 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[3]   ; Clk        ; 10.368 ; 9.682 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[4]   ; Clk        ; 7.853  ; 7.543 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VSYNC_Sig_out   ; Clk        ; 7.880  ; 7.502 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; vga_blank       ; Clk        ; 6.533  ; 6.285 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; HSYNC_Sig_out   ; Clk        ; 5.694  ; 5.494 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_blue_o[*]   ; Clk        ; 6.195  ; 5.909 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[0]  ; Clk        ; 6.782  ; 6.393 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[1]  ; Clk        ; 6.907  ; 6.495 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[2]  ; Clk        ; 6.772  ; 6.383 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[3]  ; Clk        ; 6.897  ; 6.485 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[4]  ; Clk        ; 6.195  ; 5.909 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_green_o[*]  ; Clk        ; 5.822  ; 5.529 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[0] ; Clk        ; 6.590  ; 6.222 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[1] ; Clk        ; 6.200  ; 5.860 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[2] ; Clk        ; 5.822  ; 5.529 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[3] ; Clk        ; 6.944  ; 6.582 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[4] ; Clk        ; 6.869  ; 6.499 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[5] ; Clk        ; 6.619  ; 6.255 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_red_o[*]    ; Clk        ; 6.754  ; 6.372 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[0]   ; Clk        ; 7.457  ; 6.991 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[1]   ; Clk        ; 6.967  ; 6.540 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[2]   ; Clk        ; 6.754  ; 6.372 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[3]   ; Clk        ; 9.512  ; 8.709 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[4]   ; Clk        ; 6.997  ; 6.570 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VSYNC_Sig_out   ; Clk        ; 6.201  ; 5.892 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_blank       ; Clk        ; 4.814  ; 4.683 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ;        ; 1.178 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ; 1.089  ;       ; Fall       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
+-----------------+------------+--------+-------+------------+--------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 85.14 MHz  ; 85.14 MHz       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;      ;
; 107.37 MHz ; 107.37 MHz      ; Snake_pll:U1|altpll:altpll_component|_clk1 ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; Snake_pll:U1|altpll:altpll_component|_clk0 ; 38.255 ; 0.000         ;
; Snake_pll:U1|altpll:altpll_component|_clk1 ; 41.611 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.400 ; 0.000         ;
; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.400 ; 0.000         ;
+--------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; Snake_pll:U1|altpll:altpll_component|_clk0 ; 24.716 ; 0.000         ;
; Clk                                        ; 24.855 ; 0.000         ;
; Snake_pll:U1|altpll:altpll_component|_clk1 ; 49.716 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Snake_pll:U1|altpll:altpll_component|_clk0'                                                                                                                                           ;
+--------+-----------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 38.255 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[10][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.093     ; 11.674     ;
; 38.255 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[11][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.093     ; 11.674     ;
; 38.255 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[12][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.093     ; 11.674     ;
; 38.255 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[10][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.093     ; 11.674     ;
; 38.255 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[11][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.093     ; 11.674     ;
; 38.255 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[12][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.093     ; 11.674     ;
; 38.255 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[13][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.093     ; 11.674     ;
; 38.255 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[14][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.093     ; 11.674     ;
; 38.255 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[13][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.093     ; 11.674     ;
; 38.283 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[10][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.092     ; 11.647     ;
; 38.283 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[11][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.092     ; 11.647     ;
; 38.283 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[12][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.092     ; 11.647     ;
; 38.283 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[10][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.092     ; 11.647     ;
; 38.283 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[11][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.092     ; 11.647     ;
; 38.283 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[12][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.092     ; 11.647     ;
; 38.283 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[13][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.092     ; 11.647     ;
; 38.283 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[14][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.092     ; 11.647     ;
; 38.283 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[13][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.092     ; 11.647     ;
; 38.283 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[14][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.092     ; 11.647     ;
; 38.377 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[5][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.074     ; 11.571     ;
; 38.377 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[6][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.074     ; 11.571     ;
; 38.377 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[1][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.074     ; 11.571     ;
; 38.377 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[2][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.074     ; 11.571     ;
; 38.377 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[3][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.074     ; 11.571     ;
; 38.377 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[4][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.074     ; 11.571     ;
; 38.377 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[5][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.074     ; 11.571     ;
; 38.377 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[1][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.074     ; 11.571     ;
; 38.377 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[2][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.074     ; 11.571     ;
; 38.377 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[3][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.074     ; 11.571     ;
; 38.377 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[4][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.074     ; 11.571     ;
; 38.377 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[5][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.074     ; 11.571     ;
; 38.377 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[6][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.074     ; 11.571     ;
; 38.406 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[4][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.102     ; 11.514     ;
; 38.406 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[5][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.102     ; 11.514     ;
; 38.406 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[12][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.102     ; 11.514     ;
; 38.406 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[4][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.102     ; 11.514     ;
; 38.406 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[5][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.102     ; 11.514     ;
; 38.406 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[6][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.102     ; 11.514     ;
; 38.406 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[7][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.102     ; 11.514     ;
; 38.406 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[8][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.102     ; 11.514     ;
; 38.406 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[10][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.102     ; 11.514     ;
; 38.406 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[11][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.102     ; 11.514     ;
; 38.406 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[12][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.102     ; 11.514     ;
; 38.406 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[13][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.102     ; 11.514     ;
; 38.444 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[1][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.478     ;
; 38.444 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[2][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.478     ;
; 38.444 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[3][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.478     ;
; 38.444 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[1][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.478     ;
; 38.444 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[2][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.478     ;
; 38.444 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[3][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.478     ;
; 38.630 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[8][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.093     ; 11.299     ;
; 38.630 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[9][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.093     ; 11.299     ;
; 38.633 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[14][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.096     ; 11.293     ;
; 38.633 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[15][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.096     ; 11.293     ;
; 38.633 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[15][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.096     ; 11.293     ;
; 38.633 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[15][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.096     ; 11.293     ;
; 38.633 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[15][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.096     ; 11.293     ;
; 38.633 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[15][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.096     ; 11.293     ;
; 38.680 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[11][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.098     ; 11.244     ;
; 38.680 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[12][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.098     ; 11.244     ;
; 38.680 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[9][5]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.098     ; 11.244     ;
; 38.680 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[10][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.098     ; 11.244     ;
; 38.680 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[11][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.098     ; 11.244     ;
; 38.680 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[12][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.098     ; 11.244     ;
; 38.680 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[13][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.098     ; 11.244     ;
; 38.680 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[14][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.098     ; 11.244     ;
; 38.680 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[13][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.098     ; 11.244     ;
; 38.680 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[14][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.098     ; 11.244     ;
; 38.680 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[15][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.098     ; 11.244     ;
; 38.694 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[7][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.083     ; 11.245     ;
; 38.694 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[6][4]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.083     ; 11.245     ;
; 38.694 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[7][4]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.083     ; 11.245     ;
; 38.694 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[6][5]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.083     ; 11.245     ;
; 38.694 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[7][5]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.083     ; 11.245     ;
; 38.742 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[7][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.180     ;
; 38.742 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[8][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.180     ;
; 38.742 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[8][4]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.180     ;
; 38.742 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[9][4]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.180     ;
; 38.742 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[8][5]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.180     ;
; 38.772 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[10][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.150     ;
; 38.772 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[11][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.150     ;
; 38.772 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[12][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.150     ;
; 38.772 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[10][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.150     ;
; 38.772 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[11][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.150     ;
; 38.772 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[12][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.150     ;
; 38.772 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[13][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.150     ;
; 38.772 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[14][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.150     ;
; 38.772 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[13][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.100     ; 11.150     ;
; 38.798 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[10][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.099     ; 11.125     ;
; 38.798 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[11][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.099     ; 11.125     ;
; 38.798 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[12][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.099     ; 11.125     ;
; 38.798 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[10][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.099     ; 11.125     ;
; 38.798 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[11][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.099     ; 11.125     ;
; 38.798 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[12][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.099     ; 11.125     ;
; 38.798 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[13][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.099     ; 11.125     ;
; 38.798 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[14][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.099     ; 11.125     ;
; 38.798 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[13][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.099     ; 11.125     ;
; 38.798 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[14][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.099     ; 11.125     ;
; 38.876 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[5][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.081     ; 11.065     ;
; 38.876 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[6][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.081     ; 11.065     ;
+--------+-----------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Snake_pll:U1|altpll:altpll_component|_clk1'                                                                                                                                            ;
+--------+-----------------------------------------+-------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 41.611 ; Snake_ctrl_module:U4|Body_x[5][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.151     ; 8.260      ;
; 41.648 ; Snake_ctrl_module:U4|Body_x[14][4]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.176     ; 8.198      ;
; 41.805 ; Snake_ctrl_module:U4|Body_x[11][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.151     ; 8.066      ;
; 41.888 ; Snake_ctrl_module:U4|Body_x[14][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.159     ; 7.975      ;
; 41.954 ; Snake_ctrl_module:U4|Body_x[11][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.184     ; 7.884      ;
; 42.090 ; Snake_ctrl_module:U4|Body_x[5][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.151     ; 7.781      ;
; 42.210 ; Snake_ctrl_module:U4|Body_x[5][0]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.152     ; 7.660      ;
; 42.247 ; Snake_ctrl_module:U4|Body_x[14][4]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.177     ; 7.598      ;
; 42.333 ; Snake_ctrl_module:U4|Body_x[11][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.190     ; 7.499      ;
; 42.344 ; Snake_ctrl_module:U4|Body_x[6][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.190     ; 7.488      ;
; 42.381 ; Snake_ctrl_module:U4|Body_y[5][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.185     ; 7.456      ;
; 42.404 ; Snake_ctrl_module:U4|Body_x[11][0]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.152     ; 7.466      ;
; 42.413 ; Snake_ctrl_module:U4|Body_y[6][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.185     ; 7.424      ;
; 42.431 ; Snake_ctrl_module:U4|Body_y[5][2]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 7.411      ;
; 42.470 ; Snake_ctrl_module:U4|Body_x[6][5]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.190     ; 7.362      ;
; 42.475 ; Snake_ctrl_module:U4|Body_x[6][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.184     ; 7.363      ;
; 42.487 ; Snake_ctrl_module:U4|Body_x[14][5]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.160     ; 7.375      ;
; 42.517 ; Snake_ctrl_module:U4|Body_x[11][2]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.190     ; 7.315      ;
; 42.553 ; Snake_ctrl_module:U4|Body_x[11][1]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.185     ; 7.284      ;
; 42.571 ; Snake_ctrl_module:U4|Body_x[13][4]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.159     ; 7.292      ;
; 42.586 ; Snake_ctrl_module:U4|Body_x[13][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.159     ; 7.277      ;
; 42.591 ; Snake_ctrl_module:U4|Body_x[4][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.151     ; 7.280      ;
; 42.614 ; Snake_ctrl_module:U4|Body_y[5][3]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 7.228      ;
; 42.639 ; Snake_ctrl_module:U4|Body_y[5][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 7.203      ;
; 42.689 ; Snake_ctrl_module:U4|Body_x[5][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.152     ; 7.181      ;
; 42.749 ; Snake_ctrl_module:U4|Body_x[13][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.151     ; 7.122      ;
; 42.759 ; Snake_ctrl_module:U4|Body_x[4][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.151     ; 7.112      ;
; 42.773 ; Snake_ctrl_module:U4|Body_x[6][3]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.183     ; 7.066      ;
; 42.787 ; Snake_ctrl_module:U4|Body_x[12][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.179     ; 7.056      ;
; 42.805 ; Snake_ctrl_module:U4|Body_y[13][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.161     ; 7.056      ;
; 42.826 ; Snake_ctrl_module:U4|Body_y[2][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.185     ; 7.011      ;
; 42.870 ; Snake_ctrl_module:U4|Body_y[10][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.161     ; 6.991      ;
; 42.886 ; Snake_ctrl_module:U4|Body_x[14][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.156     ; 6.980      ;
; 42.908 ; Snake_ctrl_module:U4|Body_x[3][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.190     ; 6.924      ;
; 42.917 ; Snake_ctrl_module:U4|Body_x[3][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.152     ; 6.953      ;
; 42.929 ; Snake_ctrl_module:U4|Body_x[6][2]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.183     ; 6.910      ;
; 42.932 ; Snake_ctrl_module:U4|Body_x[11][3]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.191     ; 6.899      ;
; 42.943 ; Snake_ctrl_module:U4|Body_x[6][4]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.191     ; 6.888      ;
; 42.957 ; Snake_ctrl_module:U4|Body_x[11][4]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.159     ; 6.906      ;
; 42.959 ; Snake_ctrl_module:U4|Body_x[3][5]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.190     ; 6.873      ;
; 42.971 ; Snake_ctrl_module:U4|Body_x[12][2]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.179     ; 6.872      ;
; 42.975 ; Snake_ctrl_module:U4|Body_x[11][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.159     ; 6.888      ;
; 42.980 ; Snake_ctrl_module:U4|Body_y[5][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.186     ; 6.856      ;
; 42.984 ; Snake_ctrl_module:U4|Body_y[1][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.185     ; 6.853      ;
; 42.989 ; Snake_ctrl_module:U4|Body_x[9][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.184     ; 6.849      ;
; 43.012 ; Snake_ctrl_module:U4|Body_y[6][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.186     ; 6.824      ;
; 43.030 ; Snake_ctrl_module:U4|Body_y[5][2]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 6.811      ;
; 43.031 ; Snake_ctrl_module:U4|Body_y[11][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.161     ; 6.830      ;
; 43.069 ; Snake_ctrl_module:U4|Snake_light_sig[4] ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.157     ; 6.796      ;
; 43.069 ; Snake_ctrl_module:U4|Body_x[6][5]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.191     ; 6.762      ;
; 43.074 ; Snake_ctrl_module:U4|Body_x[6][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.185     ; 6.763      ;
; 43.075 ; Snake_ctrl_module:U4|Body_x[1][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.152     ; 6.795      ;
; 43.076 ; Snake_ctrl_module:U4|Body_x[8][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.151     ; 6.795      ;
; 43.102 ; Snake_ctrl_module:U4|Body_x[1][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.177     ; 6.743      ;
; 43.115 ; Snake_ctrl_module:U4|Body_x[7][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.151     ; 6.756      ;
; 43.116 ; Snake_ctrl_module:U4|Body_x[11][2]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.191     ; 6.715      ;
; 43.144 ; Snake_ctrl_module:U4|Body_y[7][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.185     ; 6.693      ;
; 43.148 ; Snake_ctrl_module:U4|Body_y[6][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 6.694      ;
; 43.152 ; Snake_ctrl_module:U4|Body_y[10][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.161     ; 6.709      ;
; 43.163 ; Snake_ctrl_module:U4|Body_x[14][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 6.679      ;
; 43.164 ; Snake_ctrl_module:U4|Body_x[12][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.159     ; 6.699      ;
; 43.168 ; Snake_ctrl_module:U4|Body_x[13][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.179     ; 6.675      ;
; 43.170 ; Snake_ctrl_module:U4|Body_x[13][4]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.160     ; 6.692      ;
; 43.171 ; Snake_ctrl_module:U4|Body_x[13][2]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.179     ; 6.672      ;
; 43.185 ; Snake_ctrl_module:U4|Body_x[13][5]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.160     ; 6.677      ;
; 43.187 ; Snake_ctrl_module:U4|Body_x[4][5]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.190     ; 6.645      ;
; 43.190 ; Snake_ctrl_module:U4|Body_x[4][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.152     ; 6.680      ;
; 43.205 ; Snake_ctrl_module:U4|Body_y[11][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.161     ; 6.656      ;
; 43.212 ; Snake_ctrl_module:U4|Body_x[3][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.152     ; 6.658      ;
; 43.213 ; Snake_ctrl_module:U4|Body_y[5][3]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 6.628      ;
; 43.218 ; Snake_ctrl_module:U4|Body_x[10][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.159     ; 6.645      ;
; 43.224 ; Snake_ctrl_module:U4|Body_x[9][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.182     ; 6.616      ;
; 43.235 ; Snake_ctrl_module:U4|Body_x[10][4]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.159     ; 6.628      ;
; 43.236 ; Snake_ctrl_module:U4|Body_x[10][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.151     ; 6.635      ;
; 43.238 ; Snake_ctrl_module:U4|Body_y[5][0]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 6.603      ;
; 43.258 ; Snake_ctrl_module:U4|Body_x[2][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.152     ; 6.612      ;
; 43.266 ; Snake_ctrl_module:U4|Body_y[1][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.185     ; 6.571      ;
; 43.300 ; Snake_ctrl_module:U4|Body_x[7][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.184     ; 6.538      ;
; 43.302 ; Snake_ctrl_module:U4|Body_y[4][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.185     ; 6.535      ;
; 43.318 ; Snake_ctrl_module:U4|Body_x[2][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.152     ; 6.552      ;
; 43.334 ; Snake_ctrl_module:U4|Body_y[5][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 6.507      ;
; 43.348 ; Snake_ctrl_module:U4|Body_x[13][0]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.152     ; 6.522      ;
; 43.358 ; Snake_ctrl_module:U4|Body_x[4][0]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.152     ; 6.512      ;
; 43.363 ; Snake_ctrl_module:U4|Body_x[14][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 6.479      ;
; 43.368 ; Snake_ctrl_module:U4|Body_y[12][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.161     ; 6.493      ;
; 43.369 ; Snake_ctrl_module:U4|Body_x[1][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.152     ; 6.501      ;
; 43.371 ; Snake_ctrl_module:U4|Body_y[0][3]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.188     ; 6.463      ;
; 43.371 ; Snake_ctrl_module:U4|Body_y[4][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.185     ; 6.466      ;
; 43.372 ; Snake_ctrl_module:U4|Body_x[6][3]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.184     ; 6.466      ;
; 43.375 ; Snake_ctrl_module:U4|Body_x[10][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.184     ; 6.463      ;
; 43.386 ; Snake_ctrl_module:U4|Body_x[12][3]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 6.456      ;
; 43.390 ; Snake_ctrl_module:U4|Body_y[2][2]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.180     ; 6.452      ;
; 43.404 ; Snake_ctrl_module:U4|Body_y[13][0]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.162     ; 6.456      ;
; 43.416 ; Snake_ctrl_module:U4|Body_x[4][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.190     ; 6.416      ;
; 43.425 ; Snake_ctrl_module:U4|Body_y[2][0]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.186     ; 6.411      ;
; 43.428 ; Snake_ctrl_module:U4|Body_y[7][5]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.170     ; 6.424      ;
; 43.432 ; Snake_ctrl_module:U4|Body_y[0][3]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.187     ; 6.403      ;
; 43.436 ; Snake_ctrl_module:U4|Body_x[5][3]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.189     ; 6.397      ;
; 43.441 ; Snake_ctrl_module:U4|Body_x[1][2]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.181     ; 6.400      ;
; 43.447 ; Snake_ctrl_module:U4|Body_x[10][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.190     ; 6.385      ;
+--------+-----------------------------------------+-------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Snake_pll:U1|altpll:altpll_component|_clk0'                                                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.400 ; Snake_ctrl_module:U4|Direct_r.Right      ; Snake_ctrl_module:U4|Direct_r.Right      ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Game_ctrl_module:U2|Game_status[1]       ; Game_ctrl_module:U2|Game_status[1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Game_ctrl_module:U2|Game_status[0]       ; Game_ctrl_module:U2|Game_status[0]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Snake_ctrl_module:U4|Hit_body_sig        ; Snake_ctrl_module:U4|Hit_body_sig        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Snake_ctrl_module:U4|Hit_wall_sig        ; Snake_ctrl_module:U4|Hit_wall_sig        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Key_check_module:U6|Key_up               ; Key_check_module:U6|Key_up               ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Key_check_module:U6|Key_down             ; Key_check_module:U6|Key_down             ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Key_check_module:U6|Key_right            ; Key_check_module:U6|Key_right            ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Key_check_module:U6|Key_left             ; Key_check_module:U6|Key_left             ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Snake_ctrl_module:U4|Direct_down         ; Snake_ctrl_module:U4|Direct_down         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Snake_ctrl_module:U4|Direct_up           ; Snake_ctrl_module:U4|Direct_up           ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Snake_ctrl_module:U4|Direct_right        ; Snake_ctrl_module:U4|Direct_right        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Snake_ctrl_module:U4|Direct_left         ; Snake_ctrl_module:U4|Direct_left         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Snake_ctrl_module:U4|Direct_r.Down       ; Snake_ctrl_module:U4|Direct_r.Down       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Snake_ctrl_module:U4|Snake_light_sig[4]  ; Snake_ctrl_module:U4|Snake_light_sig[4]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Snake_ctrl_module:U4|Snake_light_sig[6]  ; Snake_ctrl_module:U4|Snake_light_sig[6]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Snake_ctrl_module:U4|Snake_light_sig[5]  ; Snake_ctrl_module:U4|Snake_light_sig[5]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Snake_ctrl_module:U4|Snake_light_sig[7]  ; Snake_ctrl_module:U4|Snake_light_sig[7]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Snake_ctrl_module:U4|Snake_light_sig[3]  ; Snake_ctrl_module:U4|Snake_light_sig[3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Apple_generate_module:U3|Body_add_sig    ; Apple_generate_module:U3|Body_add_sig    ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Smg_display_module:U7|Points[1]          ; Smg_display_module:U7|Points[1]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Smg_display_module:U7|Points[5]          ; Smg_display_module:U7|Points[5]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Snake_ctrl_module:U4|Eaten_sig           ; Snake_ctrl_module:U4|Eaten_sig           ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Snake_ctrl_module:U4|Snake_light_sig[8]  ; Snake_ctrl_module:U4|Snake_light_sig[8]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Snake_ctrl_module:U4|Snake_light_sig[9]  ; Snake_ctrl_module:U4|Snake_light_sig[9]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Snake_ctrl_module:U4|Snake_light_sig[11] ; Snake_ctrl_module:U4|Snake_light_sig[11] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Snake_ctrl_module:U4|Snake_light_sig[10] ; Snake_ctrl_module:U4|Snake_light_sig[10] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Snake_ctrl_module:U4|Snake_light_sig[14] ; Snake_ctrl_module:U4|Snake_light_sig[14] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Snake_ctrl_module:U4|Snake_light_sig[13] ; Snake_ctrl_module:U4|Snake_light_sig[13] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Snake_ctrl_module:U4|Snake_light_sig[15] ; Snake_ctrl_module:U4|Snake_light_sig[15] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Snake_ctrl_module:U4|Snake_light_sig[0]  ; Snake_ctrl_module:U4|Snake_light_sig[0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Snake_ctrl_module:U4|Snake_light_sig[1]  ; Snake_ctrl_module:U4|Snake_light_sig[1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Snake_ctrl_module:U4|Snake_light_sig[2]  ; Snake_ctrl_module:U4|Snake_light_sig[2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Snake_ctrl_module:U4|Snake_light_sig[12] ; Snake_ctrl_module:U4|Snake_light_sig[12] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Smg_display_module:U7|Points[9]          ; Smg_display_module:U7|Points[9]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Smg_display_module:U7|Points[13]         ; Smg_display_module:U7|Points[13]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Smg_display_module:U7|Points[14]         ; Smg_display_module:U7|Points[14]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Smg_display_module:U7|Points[15]         ; Smg_display_module:U7|Points[15]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; Game_ctrl_module:U2|Game_status[2]       ; Game_ctrl_module:U2|Game_status[2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; Apple_generate_module:U3|Random_num[0]   ; Apple_generate_module:U3|Random_num[0]   ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; Smg_display_module:U7|Points[0]          ; Smg_display_module:U7|Points[0]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Smg_display_module:U7|Points[4]          ; Smg_display_module:U7|Points[4]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Smg_display_module:U7|Points[8]          ; Smg_display_module:U7|Points[8]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Smg_display_module:U7|Points[12]         ; Smg_display_module:U7|Points[12]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.684      ;
; 0.470 ; Key_check_module:U6|Key_down2            ; Key_check_module:U6|Key_down             ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; Key_check_module:U6|Key_up2              ; Key_check_module:U6|Key_up               ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; Smg_display_module:U7|Points[14]         ; Smg_display_module:U7|Points[15]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; Key_check_module:U6|Key_right2           ; Key_check_module:U6|Key_right            ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.741      ;
; 0.480 ; Smg_display_module:U7|Points[13]         ; Smg_display_module:U7|Points[14]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.747      ;
; 0.482 ; Key_check_module:U6|Key_up               ; Snake_ctrl_module:U4|Direct_down         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.750      ;
; 0.487 ; Smg_display_module:U7|Points[12]         ; Smg_display_module:U7|Points[13]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.754      ;
; 0.504 ; Key_check_module:U6|Key_up               ; Snake_ctrl_module:U4|Direct_up           ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.772      ;
; 0.506 ; Game_ctrl_module:U2|Game_status[2]       ; Snake_ctrl_module:U4|Body_x[9][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.775      ;
; 0.506 ; Game_ctrl_module:U2|Game_status[2]       ; Snake_ctrl_module:U4|Body_x[11][1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.775      ;
; 0.509 ; Game_ctrl_module:U2|Game_status[2]       ; Snake_ctrl_module:U4|Body_x[6][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.778      ;
; 0.611 ; Snake_ctrl_module:U4|Body_x[2][3]        ; Snake_ctrl_module:U4|Body_x[3][3]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.880      ;
; 0.611 ; Snake_ctrl_module:U4|Body_x[8][4]        ; Snake_ctrl_module:U4|Body_x[9][4]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.880      ;
; 0.612 ; Snake_ctrl_module:U4|Body_y[11][1]       ; Snake_ctrl_module:U4|Body_y[12][1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.880      ;
; 0.612 ; Snake_ctrl_module:U4|Body_x[2][2]        ; Snake_ctrl_module:U4|Body_x[3][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.881      ;
; 0.612 ; Snake_ctrl_module:U4|Body_x[3][5]        ; Snake_ctrl_module:U4|Body_x[4][5]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.881      ;
; 0.612 ; Snake_ctrl_module:U4|Body_y[14][2]       ; Snake_ctrl_module:U4|Body_y[15][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.880      ;
; 0.613 ; Snake_ctrl_module:U4|Body_y[11][0]       ; Snake_ctrl_module:U4|Body_y[12][0]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.881      ;
; 0.614 ; Snake_ctrl_module:U4|Body_y[10][2]       ; Snake_ctrl_module:U4|Body_y[11][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.881      ;
; 0.614 ; Snake_ctrl_module:U4|Body_x[12][0]       ; Snake_ctrl_module:U4|Body_x[13][0]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.882      ;
; 0.614 ; Snake_ctrl_module:U4|Body_y[12][3]       ; Snake_ctrl_module:U4|Body_y[13][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.882      ;
; 0.615 ; Snake_ctrl_module:U4|Body_y[10][3]       ; Snake_ctrl_module:U4|Body_y[11][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.882      ;
; 0.615 ; Snake_ctrl_module:U4|Body_y[3][4]        ; Snake_ctrl_module:U4|Body_y[4][4]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.883      ;
; 0.615 ; Snake_ctrl_module:U4|Body_y[11][4]       ; Snake_ctrl_module:U4|Body_y[12][4]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.882      ;
; 0.615 ; Snake_ctrl_module:U4|Body_x[6][4]        ; Snake_ctrl_module:U4|Body_x[7][4]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.884      ;
; 0.615 ; Snake_ctrl_module:U4|Body_x[8][5]        ; Snake_ctrl_module:U4|Body_x[9][5]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.884      ;
; 0.615 ; Snake_ctrl_module:U4|Body_y[13][2]       ; Snake_ctrl_module:U4|Body_y[14][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.883      ;
; 0.615 ; Snake_ctrl_module:U4|Body_x[12][5]       ; Snake_ctrl_module:U4|Body_x[13][5]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.882      ;
; 0.616 ; Snake_ctrl_module:U4|Body_y[14][3]       ; Snake_ctrl_module:U4|Body_y[15][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.884      ;
; 0.617 ; Snake_ctrl_module:U4|Body_x[1][0]        ; Snake_ctrl_module:U4|Body_x[2][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.884      ;
; 0.617 ; Snake_ctrl_module:U4|Body_y[9][2]        ; Snake_ctrl_module:U4|Body_y[10][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.884      ;
; 0.617 ; Snake_ctrl_module:U4|Body_y[11][5]       ; Snake_ctrl_module:U4|Body_y[12][5]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.884      ;
; 0.617 ; Snake_ctrl_module:U4|Body_x[12][2]       ; Snake_ctrl_module:U4|Body_x[13][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.885      ;
; 0.618 ; Snake_ctrl_module:U4|Body_x[6][1]        ; Snake_ctrl_module:U4|Body_x[7][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.887      ;
; 0.618 ; Snake_ctrl_module:U4|Body_x[9][1]        ; Snake_ctrl_module:U4|Body_x[10][1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.887      ;
; 0.618 ; Snake_ctrl_module:U4|Body_y[2][2]        ; Snake_ctrl_module:U4|Body_y[3][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.887      ;
; 0.618 ; Snake_ctrl_module:U4|Body_x[10][2]       ; Snake_ctrl_module:U4|Body_x[11][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.887      ;
; 0.618 ; Snake_ctrl_module:U4|Body_x[12][3]       ; Snake_ctrl_module:U4|Body_x[13][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.886      ;
; 0.619 ; Snake_ctrl_module:U4|Body_y[10][1]       ; Snake_ctrl_module:U4|Body_y[11][1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.887      ;
; 0.620 ; Snake_ctrl_module:U4|Body_x[7][0]        ; Snake_ctrl_module:U4|Body_x[8][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; Snake_ctrl_module:U4|Body_y[2][0]        ; Snake_ctrl_module:U4|Body_y[3][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; Snake_ctrl_module:U4|Body_y[6][1]        ; Snake_ctrl_module:U4|Body_y[7][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; Snake_ctrl_module:U4|Body_y[1][3]        ; Snake_ctrl_module:U4|Body_y[2][3]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.889      ;
; 0.620 ; Snake_ctrl_module:U4|Body_y[3][2]        ; Snake_ctrl_module:U4|Body_y[4][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.889      ;
; 0.620 ; Snake_ctrl_module:U4|Body_y[5][2]        ; Snake_ctrl_module:U4|Body_y[6][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.889      ;
; 0.620 ; Snake_ctrl_module:U4|Body_y[9][5]        ; Snake_ctrl_module:U4|Body_y[10][5]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; Snake_ctrl_module:U4|Body_x[10][3]       ; Snake_ctrl_module:U4|Body_x[11][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.889      ;
; 0.620 ; Snake_ctrl_module:U4|Body_x[10][4]       ; Snake_ctrl_module:U4|Body_x[11][4]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; Snake_ctrl_module:U4|Body_y[13][4]       ; Snake_ctrl_module:U4|Body_y[14][4]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.887      ;
; 0.621 ; Snake_ctrl_module:U4|Body_x[2][1]        ; Snake_ctrl_module:U4|Body_x[3][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.888      ;
; 0.621 ; Snake_ctrl_module:U4|Body_y[2][1]        ; Snake_ctrl_module:U4|Body_y[3][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.889      ;
; 0.621 ; Snake_ctrl_module:U4|Body_x[3][4]        ; Snake_ctrl_module:U4|Body_x[4][4]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.074      ; 0.890      ;
; 0.621 ; Snake_ctrl_module:U4|Body_x[10][5]       ; Snake_ctrl_module:U4|Body_x[11][5]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.888      ;
; 0.622 ; Snake_ctrl_module:U4|Body_x[2][0]        ; Snake_ctrl_module:U4|Body_x[3][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.889      ;
; 0.622 ; Snake_ctrl_module:U4|Body_x[5][0]        ; Snake_ctrl_module:U4|Body_x[6][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.073      ; 0.890      ;
; 0.622 ; Snake_ctrl_module:U4|Body_y[7][2]        ; Snake_ctrl_module:U4|Body_y[8][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.072      ; 0.889      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Snake_pll:U1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.400 ; Vga_ctrl_module:U5|Column_count[1]                                                  ; Vga_ctrl_module:U5|Column_count[1]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Vga_ctrl_module:U5|Column_count[3]                                                  ; Vga_ctrl_module:U5|Column_count[3]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Vga_ctrl_module:U5|Column_count[9]                                                  ; Vga_ctrl_module:U5|Column_count[9]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Vga_ctrl_module:U5|Vsync_sig                                                        ; Vga_ctrl_module:U5|Vsync_sig                                                                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Vga_ctrl_module:U5|Hsync_sig                                                        ; Vga_ctrl_module:U5|Hsync_sig                                                                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[5]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[5]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[6]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[7]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[7]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[8]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[8]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[9]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[9]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[10] ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[10]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[0]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[0]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[1]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[1]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[2]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[2]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[3]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[3]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[4]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[4]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.509 ; Vga_ctrl_module:U5|Row_count[3]                                                     ; Vga_ctrl_module:U5|Pixel_x[3]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.778      ;
; 0.606 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[2]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[2]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.874      ;
; 0.607 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[1]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[1]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.875      ;
; 0.620 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[0]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[0]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.888      ;
; 0.627 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[7]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.896      ;
; 0.631 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[7]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[7]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 0.898      ;
; 0.665 ; Vga_ctrl_module:U5|Row_count[9]                                                     ; Vga_ctrl_module:U5|Pixel_x[9]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.071      ; 0.931      ;
; 0.667 ; Vga_ctrl_module:U5|Row_count[2]                                                     ; Vga_ctrl_module:U5|Pixel_x[2]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.936      ;
; 0.690 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[1]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.433      ; 1.353      ;
; 0.694 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[1]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[1]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[0]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.434      ; 1.359      ;
; 0.706 ; Vga_ctrl_module:U5|Column_count[6]                                                  ; Vga_ctrl_module:U5|Column_count[6]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; Vga_ctrl_module:U5|Column_count[8]                                                  ; Vga_ctrl_module:U5|Column_count[8]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; Vga_ctrl_module:U5|Row_count[6]                                                     ; Vga_ctrl_module:U5|Row_count[6]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[6]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.432      ; 1.369      ;
; 0.707 ; Vga_ctrl_module:U5|Column_count[5]                                                  ; Vga_ctrl_module:U5|Column_count[5]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; Vga_ctrl_module:U5|Column_count[7]                                                  ; Vga_ctrl_module:U5|Column_count[7]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.976      ;
; 0.709 ; Vga_ctrl_module:U5|Row_count[4]                                                     ; Vga_ctrl_module:U5|Row_count[4]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; Vga_ctrl_module:U5|Column_count[2]                                                  ; Vga_ctrl_module:U5|Column_count[2]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; Vga_ctrl_module:U5|Column_count[4]                                                  ; Vga_ctrl_module:U5|Column_count[4]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.979      ;
; 0.712 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.434      ; 1.376      ;
; 0.713 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[1]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[1]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.981      ;
; 0.716 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[6]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[7]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[7]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[2]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; Vga_ctrl_module:U5|Column_count[1]                                                  ; Vga_ctrl_module:U5|Vsync_sig                                                                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.985      ;
; 0.717 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[2]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[2]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[3]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[4]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[4]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.986      ;
; 0.718 ; Vga_ctrl_module:U5|Row_count[3]                                                     ; Vga_ctrl_module:U5|Row_count[3]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.987      ;
; 0.721 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[10] ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[10]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.989      ;
; 0.726 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[3]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[3]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.073      ; 0.994      ;
; 0.727 ; Vga_ctrl_module:U5|Column_count[0]                                                  ; Vga_ctrl_module:U5|Column_count[0]                                                                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.996      ;
; 0.729 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.432      ; 1.391      ;
; 0.729 ; Vga_ctrl_module:U5|Row_count[7]                                                     ; Vga_ctrl_module:U5|Row_count[7]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 0.998      ;
; 0.740 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]         ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a64~porta_address_reg0  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.430      ; 1.400      ;
; 0.742 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.432      ; 1.404      ;
; 0.743 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.434      ; 1.407      ;
; 0.757 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.434      ; 1.421      ;
; 0.764 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.432      ; 1.426      ;
; 0.774 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]         ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a64~porta_address_reg0  ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.430      ; 1.434      ;
; 0.793 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[2]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.432      ; 1.455      ;
; 0.794 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[0]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[0]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 1.063      ;
; 0.809 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[10]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.076      ;
; 0.809 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[9]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.076      ;
; 0.809 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[4]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.076      ;
; 0.809 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[5]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.076      ;
; 0.809 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[8]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.076      ;
; 0.809 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[7]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.076      ;
; 0.809 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[6]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.076      ;
; 0.809 ; Vga_ctrl_module:U5|Row_count[9]                                                     ; Vga_ctrl_module:U5|Row_count[9]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 1.078      ;
; 0.845 ; Vga_ctrl_module:U5|Column_count[9]                                                  ; Vga_ctrl_module:U5|Pixel_y[9]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.071      ; 1.111      ;
; 0.853 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[6]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[6]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 1.122      ;
; 0.863 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Hsync_sig                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.130      ;
; 0.864 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[10] ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[10]                                                                                          ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.075      ; 1.134      ;
; 0.866 ; Vga_ctrl_module:U5|Column_count[0]                                                  ; Vga_ctrl_module:U5|Pixel_y[0]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.070      ; 1.131      ;
; 0.872 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[5]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 1.141      ;
; 0.873 ; Vga_ctrl_module:U5|Row_count[1]                                                     ; Vga_ctrl_module:U5|Pixel_x[1]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 1.142      ;
; 0.878 ; Vga_ctrl_module:U5|Row_count[1]                                                     ; Vga_ctrl_module:U5|Row_count[1]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 1.147      ;
; 0.882 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[2]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[2]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 1.151      ;
; 0.888 ; Vga_ctrl_module:U5|Row_count[2]                                                     ; Vga_ctrl_module:U5|Row_count[2]                                                                                                                                           ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 1.157      ;
; 0.889 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[3]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 1.158      ;
; 0.890 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[4]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[4]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.157      ;
; 0.893 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[5]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[5]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.160      ;
; 0.896 ; Vga_ctrl_module:U5|Row_count[7]                                                     ; Vga_ctrl_module:U5|Pixel_x[7]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.071      ; 1.162      ;
; 0.897 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[4]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[4]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.074      ; 1.166      ;
; 0.903 ; Vga_ctrl_module:U5|Column_count[1]                                                  ; Vga_ctrl_module:U5|Pixel_y[1]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.071      ; 1.169      ;
; 0.907 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[6]                                                                                               ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.174      ;
; 0.909 ; Vga_ctrl_module:U5|Column_count[3]                                                  ; Vga_ctrl_module:U5|Pixel_y[3]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.071      ; 1.175      ;
; 0.913 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[10] ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[10]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.180      ;
; 0.916 ; Vga_ctrl_module:U5|Row_count[5]                                                     ; Vga_ctrl_module:U5|Pixel_x[5]                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.071      ; 1.182      ;
; 0.920 ; Vga_ctrl_module:U5|Row_count[5]                                                     ; Vga_ctrl_module:U5|Hsync_sig                                                                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.071      ; 1.186      ;
; 0.934 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[6]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.201      ;
; 0.936 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[7]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[7]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.203      ;
; 0.940 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[4]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[4]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.207      ;
; 0.940 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[8]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[8]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.207      ;
; 0.951 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[1]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.218      ;
; 0.952 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a0~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.433      ; 1.615      ;
; 0.974 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[1]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[1]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.241      ;
; 0.992 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[3]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[3]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.259      ;
; 0.997 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[2]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[2]                                                                                        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.072      ; 1.264      ;
; 1.005 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[6]         ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a132~porta_address_reg0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.432      ; 1.667      ;
; 1.006 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[4]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.434      ; 1.670      ;
; 1.008 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[6]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0        ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.434      ; 1.672      ;
+-------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Snake_pll:U1|altpll:altpll_component|_clk0'                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------+
; 24.716 ; 24.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[10]    ;
; 24.716 ; 24.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[11]    ;
; 24.716 ; 24.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[12]    ;
; 24.716 ; 24.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[13]    ;
; 24.716 ; 24.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[14]    ;
; 24.716 ; 24.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[15]    ;
; 24.716 ; 24.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[8]     ;
; 24.716 ; 24.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Smg_display_module:U7|Points[9]     ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[0]       ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[10]      ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[11]      ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[12]      ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[13]      ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[14]      ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[15]      ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[1]       ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[2]       ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[3]       ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[4]       ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[5]       ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[6]       ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[7]       ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[8]       ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[9]       ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[12][2]  ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[12][3]  ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[13][1]  ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[13][2]  ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[13][3]  ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[14][1]  ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[14][2]  ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[14][3]  ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[15][2]  ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[15][3]  ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[15][4]  ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[15][5]  ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[1][4]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Apple_x[0] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Apple_x[1] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Apple_x[2] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Apple_x[3] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Apple_x[4] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Apple_x[5] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Game_ctrl_module:U2|Game_status[0]  ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Game_ctrl_module:U2|Game_status[1]  ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Game_ctrl_module:U2|Game_status[2]  ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[16]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[17]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[18]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[19]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[20]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[21]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[22]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[23]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[24]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[25]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[26]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[27]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[28]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[29]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[30]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[31]      ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[0][0]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[0][2]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[0][4]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[0][5]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[10][1]  ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[11][1]  ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[6][1]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[6][2]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[6][3]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[7][1]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[7][2]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[7][3]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[8][2]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[8][3]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[8][4]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[8][5]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[9][0]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[9][1]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[9][2]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[9][4]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[9][5]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[0][2]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[10][4]  ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[1][2]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[1][3]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[2][2]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[2][3]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[3][2]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[3][3]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[4][2]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[4][3]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[5][0]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[5][2]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[5][3]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[6][0]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[6][2]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[6][4]   ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[6][5]   ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+
; 24.855 ; 24.855       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; U1|altpll_component|pll|clk[0]           ;
; 24.855 ; 24.855       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; U1|altpll_component|pll|clk[1]           ;
; 24.855 ; 24.855       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; U1|altpll_component|pll|observablevcoout ;
; 24.904 ; 24.904       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                              ;
; 24.921 ; 24.921       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; U1|altpll_component|pll|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                              ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                              ;
; 25.079 ; 25.079       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; U1|altpll_component|pll|inclk[0]         ;
; 25.096 ; 25.096       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                              ;
; 25.144 ; 25.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; U1|altpll_component|pll|clk[0]           ;
; 25.144 ; 25.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; U1|altpll_component|pll|clk[1]           ;
; 25.144 ; 25.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; U1|altpll_component|pll|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Snake_pll:U1|altpll:altpll_component|_clk1'                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------------+
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[0]                                                  ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[2]                                                  ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[4]                                                  ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[5]                                                  ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[6]                                                  ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[7]                                                  ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[8]                                                  ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Vga_rgb[0]                                                       ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Vga_rgb[1]                                                       ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Vga_rgb[2]                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[1]                                                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[3]                                                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Column_count[9]                                                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_x[1]                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_x[2]                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_x[3]                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Row_count[0]                                                     ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Row_count[1]                                                     ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Row_count[2]                                                     ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Row_count[3]                                                     ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Row_count[4]                                                     ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Row_count[5]                                                     ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Row_count[6]                                                     ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Row_count[7]                                                     ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Row_count[8]                                                     ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Row_count[9]                                                     ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Vsync_sig                                                        ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_x[4]                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[0]                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[1]                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[2]                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[3]                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[4]                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[5]                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[6]                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[7]                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[8]                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_y[9]                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[0]         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[1]         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[2]         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[4]         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[6]         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[0]  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[10] ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[1]  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[2]  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[3]  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[4]  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[5]  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[6]  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[7]  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[8]  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[9]  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[0]     ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[10]    ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[1]     ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[2]     ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[3]     ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[4]     ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[5]     ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[6]     ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[7]     ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[8]     ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[9]     ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Hsync_sig                                                        ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_x[5]                                                       ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_x[6]                                                       ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_x[7]                                                       ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_x[8]                                                       ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; Vga_ctrl_module:U5|Pixel_x[9]                                                       ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[0]         ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[1]         ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[2]         ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[3]         ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[4]         ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[5]         ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[6]         ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[7]         ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[1]  ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[2]  ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[3]  ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Vsync_sig     ;
; 49.720 ; 49.936       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[0]  ;
; 49.720 ; 49.936       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[5]  ;
; 49.720 ; 49.936       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[9]  ;
; 49.720 ; 49.936       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[0]  ;
; 49.720 ; 49.936       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[10] ;
; 49.720 ; 49.936       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[4]  ;
; 49.720 ; 49.936       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[5]  ;
; 49.720 ; 49.936       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[6]  ;
; 49.720 ; 49.936       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[7]  ;
; 49.720 ; 49.936       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[8]  ;
; 49.720 ; 49.936       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[9]  ;
; 49.720 ; 49.936       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Hsync_sig     ;
; 49.720 ; 49.936       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ;
; 49.721 ; 49.937       ; 0.216          ; High Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[10] ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------+
; Down      ; Clk        ; 2.513 ; 2.870 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Left      ; Clk        ; 5.310 ; 5.430 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Right     ; Clk        ; 2.496 ; 2.824 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Up        ; Clk        ; 2.598 ; 2.891 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+------------+--------+--------+------------+--------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-----------+------------+--------+--------+------------+--------------------------------------------+
; Down      ; Clk        ; -1.798 ; -2.137 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Left      ; Clk        ; -4.475 ; -4.611 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Right     ; Clk        ; -1.601 ; -1.870 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Up        ; Clk        ; -1.881 ; -2.169 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
+-----------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-----------------+------------+--------+--------+------------+--------------------------------------------+
; HSYNC_Sig_out   ; Clk        ; 8.475  ; 8.013  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_duan[*]     ; Clk        ; 5.141  ; 4.800  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[0]    ; Clk        ; 5.141  ; 4.800  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[1]    ; Clk        ; 4.745  ; 4.398  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[2]    ; Clk        ; 5.090  ; 4.694  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[3]    ; Clk        ; 5.091  ; 4.744  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[4]    ; Clk        ; 4.742  ; 4.462  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[5]    ; Clk        ; 4.999  ; 4.632  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[6]    ; Clk        ; 4.738  ; 4.384  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_we[*]       ; Clk        ; 6.418  ; 5.779  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[0]      ; Clk        ; 4.946  ; 4.564  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[1]      ; Clk        ; 6.418  ; 5.779  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[2]      ; Clk        ; 4.776  ; 4.454  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[3]      ; Clk        ; 4.675  ; 4.372  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_blue_o[*]   ; Clk        ; 8.634  ; 8.042  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[0]  ; Clk        ; 8.483  ; 7.946  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[1]  ; Clk        ; 8.634  ; 8.042  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[2]  ; Clk        ; 8.473  ; 7.936  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[3]  ; Clk        ; 8.624  ; 8.032  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[4]  ; Clk        ; 7.871  ; 7.502  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_green_o[*]  ; Clk        ; 9.337  ; 8.902  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[0] ; Clk        ; 9.007  ; 8.557  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[1] ; Clk        ; 8.613  ; 8.218  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[2] ; Clk        ; 8.202  ; 7.917  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[3] ; Clk        ; 9.337  ; 8.902  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[4] ; Clk        ; 9.247  ; 8.823  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[5] ; Clk        ; 9.035  ; 8.598  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_red_o[*]    ; Clk        ; 11.689 ; 10.756 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[0]   ; Clk        ; 9.890  ; 9.291  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[1]   ; Clk        ; 9.464  ; 8.944  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[2]   ; Clk        ; 9.207  ; 8.788  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[3]   ; Clk        ; 11.689 ; 10.756 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[4]   ; Clk        ; 9.494  ; 8.974  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VSYNC_Sig_out   ; Clk        ; 8.997  ; 8.422  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; vga_blank       ; Clk        ; 8.335  ; 7.986  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; HSYNC_Sig_out   ; Clk        ; 7.313  ; 6.601  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_blue_o[*]   ; Clk        ; 20.054 ; 19.462 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[0]  ; Clk        ; 19.903 ; 19.366 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[1]  ; Clk        ; 20.054 ; 19.462 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[2]  ; Clk        ; 19.893 ; 19.356 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[3]  ; Clk        ; 20.044 ; 19.452 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[4]  ; Clk        ; 19.291 ; 18.922 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_green_o[*]  ; Clk        ; 17.958 ; 17.640 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[0] ; Clk        ; 17.628 ; 17.295 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[1] ; Clk        ; 17.234 ; 16.956 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[2] ; Clk        ; 16.823 ; 16.655 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[3] ; Clk        ; 17.958 ; 17.640 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[4] ; Clk        ; 17.868 ; 17.561 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[5] ; Clk        ; 17.656 ; 17.336 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_red_o[*]    ; Clk        ; 20.310 ; 19.494 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[0]   ; Clk        ; 18.511 ; 18.029 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[1]   ; Clk        ; 18.085 ; 17.682 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[2]   ; Clk        ; 17.828 ; 17.526 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[3]   ; Clk        ; 20.310 ; 19.494 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[4]   ; Clk        ; 18.115 ; 17.712 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VSYNC_Sig_out   ; Clk        ; 6.991  ; 6.346  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_blank       ; Clk        ; 6.459  ; 5.910  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ;        ; 1.579  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ; 1.492  ;        ; Fall       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
+-----------------+------------+--------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------------+------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+------------+-------+-------+------------+--------------------------------------------+
; HSYNC_Sig_out   ; Clk        ; 6.888 ; 6.444 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_duan[*]     ; Clk        ; 4.197 ; 3.852 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[0]    ; Clk        ; 4.583 ; 4.251 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[1]    ; Clk        ; 4.203 ; 3.865 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[2]    ; Clk        ; 4.535 ; 4.149 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[3]    ; Clk        ; 4.536 ; 4.198 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[4]    ; Clk        ; 4.197 ; 3.924 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[5]    ; Clk        ; 4.445 ; 4.088 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[6]    ; Clk        ; 4.197 ; 3.852 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_we[*]       ; Clk        ; 4.135 ; 3.839 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[0]      ; Clk        ; 4.394 ; 4.023 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[1]      ; Clk        ; 5.885 ; 5.252 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[2]      ; Clk        ; 4.232 ; 3.918 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[3]      ; Clk        ; 4.135 ; 3.839 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_blue_o[*]   ; Clk        ; 6.195 ; 6.053 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[0]  ; Clk        ; 6.782 ; 6.479 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[1]  ; Clk        ; 6.923 ; 6.568 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[2]  ; Clk        ; 6.772 ; 6.469 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[3]  ; Clk        ; 6.913 ; 6.558 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[4]  ; Clk        ; 6.195 ; 6.053 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_green_o[*]  ; Clk        ; 6.129 ; 5.980 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[0] ; Clk        ; 6.898 ; 6.590 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[1] ; Clk        ; 6.519 ; 6.265 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[2] ; Clk        ; 6.129 ; 5.980 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[3] ; Clk        ; 7.219 ; 6.925 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[4] ; Clk        ; 7.132 ; 6.849 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[5] ; Clk        ; 6.925 ; 6.630 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_red_o[*]    ; Clk        ; 7.099 ; 6.821 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[0]   ; Clk        ; 7.755 ; 7.304 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[1]   ; Clk        ; 7.342 ; 6.968 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[2]   ; Clk        ; 7.099 ; 6.821 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[3]   ; Clk        ; 9.555 ; 8.770 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[4]   ; Clk        ; 7.372 ; 6.998 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VSYNC_Sig_out   ; Clk        ; 7.389 ; 6.836 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; vga_blank       ; Clk        ; 6.062 ; 5.751 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; HSYNC_Sig_out   ; Clk        ; 5.363 ; 4.978 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_blue_o[*]   ; Clk        ; 5.887 ; 5.406 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[0]  ; Clk        ; 6.474 ; 5.832 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[1]  ; Clk        ; 6.615 ; 5.921 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[2]  ; Clk        ; 6.464 ; 5.822 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[3]  ; Clk        ; 6.605 ; 5.911 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[4]  ; Clk        ; 5.887 ; 5.406 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_green_o[*]  ; Clk        ; 5.528 ; 5.064 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[0] ; Clk        ; 6.297 ; 5.674 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[1] ; Clk        ; 5.918 ; 5.349 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[2] ; Clk        ; 5.528 ; 5.064 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[3] ; Clk        ; 6.618 ; 6.009 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[4] ; Clk        ; 6.531 ; 5.933 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[5] ; Clk        ; 6.324 ; 5.714 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_red_o[*]    ; Clk        ; 6.438 ; 5.824 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[0]   ; Clk        ; 7.094 ; 6.307 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[1]   ; Clk        ; 6.681 ; 5.971 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[2]   ; Clk        ; 6.438 ; 5.824 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[3]   ; Clk        ; 8.894 ; 7.773 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[4]   ; Clk        ; 6.711 ; 6.001 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VSYNC_Sig_out   ; Clk        ; 5.903 ; 5.398 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_blank       ; Clk        ; 4.540 ; 4.314 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ;       ; 1.173 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ; 1.085 ;       ; Fall       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
+-----------------+------------+-------+-------+------------+--------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; Snake_pll:U1|altpll:altpll_component|_clk0 ; 44.291 ; 0.000         ;
; Snake_pll:U1|altpll:altpll_component|_clk1 ; 45.936 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.186 ; 0.000         ;
; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.186 ; 0.000         ;
+--------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; Clk                                        ; 24.423 ; 0.000         ;
; Snake_pll:U1|altpll:altpll_component|_clk0 ; 24.795 ; 0.000         ;
; Snake_pll:U1|altpll:altpll_component|_clk1 ; 49.732 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Snake_pll:U1|altpll:altpll_component|_clk0'                                                                                                                                           ;
+--------+-----------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 44.291 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[10][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.050     ; 5.666      ;
; 44.291 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[11][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.050     ; 5.666      ;
; 44.291 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[12][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.050     ; 5.666      ;
; 44.291 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[10][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.050     ; 5.666      ;
; 44.291 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[11][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.050     ; 5.666      ;
; 44.291 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[12][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.050     ; 5.666      ;
; 44.291 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[13][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.050     ; 5.666      ;
; 44.291 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[14][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.050     ; 5.666      ;
; 44.291 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[13][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.050     ; 5.666      ;
; 44.299 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[10][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.049     ; 5.659      ;
; 44.299 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[11][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.049     ; 5.659      ;
; 44.299 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[12][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.049     ; 5.659      ;
; 44.299 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[10][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.049     ; 5.659      ;
; 44.299 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[11][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.049     ; 5.659      ;
; 44.299 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[12][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.049     ; 5.659      ;
; 44.299 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[13][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.049     ; 5.659      ;
; 44.299 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[14][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.049     ; 5.659      ;
; 44.299 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[13][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.049     ; 5.659      ;
; 44.299 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[14][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.049     ; 5.659      ;
; 44.349 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[5][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.037     ; 5.621      ;
; 44.349 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[6][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.037     ; 5.621      ;
; 44.349 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[1][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.037     ; 5.621      ;
; 44.349 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[2][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.037     ; 5.621      ;
; 44.349 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[3][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.037     ; 5.621      ;
; 44.349 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[4][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.037     ; 5.621      ;
; 44.349 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[5][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.037     ; 5.621      ;
; 44.349 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[1][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.037     ; 5.621      ;
; 44.349 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[2][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.037     ; 5.621      ;
; 44.349 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[3][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.037     ; 5.621      ;
; 44.349 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[4][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.037     ; 5.621      ;
; 44.349 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[5][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.037     ; 5.621      ;
; 44.349 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[6][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.037     ; 5.621      ;
; 44.374 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[4][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.057     ; 5.576      ;
; 44.374 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[5][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.057     ; 5.576      ;
; 44.374 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[12][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.057     ; 5.576      ;
; 44.374 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[4][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.057     ; 5.576      ;
; 44.374 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[5][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.057     ; 5.576      ;
; 44.374 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[6][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.057     ; 5.576      ;
; 44.374 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[7][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.057     ; 5.576      ;
; 44.374 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[8][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.057     ; 5.576      ;
; 44.374 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[10][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.057     ; 5.576      ;
; 44.374 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[11][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.057     ; 5.576      ;
; 44.374 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[12][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.057     ; 5.576      ;
; 44.374 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[13][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.057     ; 5.576      ;
; 44.390 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[1][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.056     ; 5.561      ;
; 44.390 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[2][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.056     ; 5.561      ;
; 44.390 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[3][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.056     ; 5.561      ;
; 44.390 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[1][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.056     ; 5.561      ;
; 44.390 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[2][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.056     ; 5.561      ;
; 44.390 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[3][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.056     ; 5.561      ;
; 44.445 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[10][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.055     ; 5.507      ;
; 44.445 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[11][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.055     ; 5.507      ;
; 44.445 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[12][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.055     ; 5.507      ;
; 44.445 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[10][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.055     ; 5.507      ;
; 44.445 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[11][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.055     ; 5.507      ;
; 44.445 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[12][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.055     ; 5.507      ;
; 44.445 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[13][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.055     ; 5.507      ;
; 44.445 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[14][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.055     ; 5.507      ;
; 44.445 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_x[13][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.055     ; 5.507      ;
; 44.453 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[10][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.500      ;
; 44.453 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[11][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.500      ;
; 44.453 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[12][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.500      ;
; 44.453 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[10][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.500      ;
; 44.453 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[11][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.500      ;
; 44.453 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[12][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.500      ;
; 44.453 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[13][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.500      ;
; 44.453 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[14][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.500      ;
; 44.453 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[13][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.500      ;
; 44.453 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[14][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.500      ;
; 44.471 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[8][1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.050     ; 5.486      ;
; 44.471 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[9][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.050     ; 5.486      ;
; 44.474 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[14][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.052     ; 5.481      ;
; 44.474 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[15][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.052     ; 5.481      ;
; 44.474 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[15][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.052     ; 5.481      ;
; 44.474 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[15][0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.052     ; 5.481      ;
; 44.474 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_x[15][1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.052     ; 5.481      ;
; 44.474 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[15][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.052     ; 5.481      ;
; 44.493 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[11][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.460      ;
; 44.493 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[12][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.460      ;
; 44.493 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[9][5]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.460      ;
; 44.493 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[10][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.460      ;
; 44.493 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[11][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.460      ;
; 44.493 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[12][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.460      ;
; 44.493 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[13][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.460      ;
; 44.493 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[14][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.460      ;
; 44.493 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[13][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.460      ;
; 44.493 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[14][4] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.460      ;
; 44.493 ; Snake_ctrl_module:U4|Body_y[0][2] ; Snake_ctrl_module:U4|Body_y[15][5] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.054     ; 5.460      ;
; 44.503 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[5][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.042     ; 5.462      ;
; 44.503 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[6][0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.042     ; 5.462      ;
; 44.503 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[1][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.042     ; 5.462      ;
; 44.503 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[2][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.042     ; 5.462      ;
; 44.503 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[3][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.042     ; 5.462      ;
; 44.503 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[4][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.042     ; 5.462      ;
; 44.503 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[5][3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.042     ; 5.462      ;
; 44.503 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[1][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.042     ; 5.462      ;
; 44.503 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[2][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.042     ; 5.462      ;
; 44.503 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[3][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.042     ; 5.462      ;
; 44.503 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[4][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.042     ; 5.462      ;
; 44.503 ; Snake_ctrl_module:U4|Body_y[0][5] ; Snake_ctrl_module:U4|Body_y[5][2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 50.000       ; -0.042     ; 5.462      ;
+--------+-----------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Snake_pll:U1|altpll:altpll_component|_clk1'                                                                                                                                            ;
+--------+-----------------------------------------+-------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 45.936 ; Snake_ctrl_module:U4|Body_x[5][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.080     ; 3.991      ;
; 46.058 ; Snake_ctrl_module:U4|Body_x[14][4]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.099     ; 3.850      ;
; 46.145 ; Snake_ctrl_module:U4|Body_x[11][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.080     ; 3.782      ;
; 46.172 ; Snake_ctrl_module:U4|Body_x[14][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.087     ; 3.748      ;
; 46.207 ; Snake_ctrl_module:U4|Body_x[5][0]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.082     ; 3.718      ;
; 46.240 ; Snake_ctrl_module:U4|Body_y[6][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.105     ; 3.662      ;
; 46.262 ; Snake_ctrl_module:U4|Body_x[5][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.080     ; 3.665      ;
; 46.264 ; Snake_ctrl_module:U4|Body_x[6][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.108     ; 3.635      ;
; 46.273 ; Snake_ctrl_module:U4|Body_x[11][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.101     ; 3.633      ;
; 46.329 ; Snake_ctrl_module:U4|Body_x[14][4]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.101     ; 3.577      ;
; 46.339 ; Snake_ctrl_module:U4|Body_x[6][5]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.108     ; 3.560      ;
; 46.351 ; Snake_ctrl_module:U4|Body_x[6][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.101     ; 3.555      ;
; 46.397 ; Snake_ctrl_module:U4|Body_x[11][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.109     ; 3.501      ;
; 46.409 ; Snake_ctrl_module:U4|Body_x[13][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.087     ; 3.511      ;
; 46.416 ; Snake_ctrl_module:U4|Body_x[11][0]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.082     ; 3.509      ;
; 46.417 ; Snake_ctrl_module:U4|Body_x[13][4]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.087     ; 3.503      ;
; 46.430 ; Snake_ctrl_module:U4|Body_x[6][3]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.100     ; 3.477      ;
; 46.443 ; Snake_ctrl_module:U4|Body_x[14][5]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.089     ; 3.475      ;
; 46.453 ; Snake_ctrl_module:U4|Body_y[5][2]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.101     ; 3.453      ;
; 46.456 ; Snake_ctrl_module:U4|Body_x[11][2]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.109     ; 3.442      ;
; 46.474 ; Snake_ctrl_module:U4|Body_y[5][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.105     ; 3.428      ;
; 46.485 ; Snake_ctrl_module:U4|Body_x[4][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.080     ; 3.442      ;
; 46.511 ; Snake_ctrl_module:U4|Body_y[6][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.107     ; 3.389      ;
; 46.514 ; Snake_ctrl_module:U4|Body_y[5][3]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.101     ; 3.392      ;
; 46.515 ; Snake_ctrl_module:U4|Body_x[13][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.080     ; 3.412      ;
; 46.517 ; Snake_ctrl_module:U4|Body_x[6][2]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.100     ; 3.390      ;
; 46.529 ; Snake_ctrl_module:U4|Body_y[5][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.101     ; 3.377      ;
; 46.533 ; Snake_ctrl_module:U4|Body_x[5][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.082     ; 3.392      ;
; 46.535 ; Snake_ctrl_module:U4|Body_x[6][4]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.110     ; 3.362      ;
; 46.544 ; Snake_ctrl_module:U4|Body_x[11][1]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.103     ; 3.360      ;
; 46.571 ; Snake_ctrl_module:U4|Body_x[7][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.080     ; 3.356      ;
; 46.577 ; Snake_ctrl_module:U4|Body_x[4][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.080     ; 3.350      ;
; 46.589 ; Snake_ctrl_module:U4|Body_y[13][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.089     ; 3.329      ;
; 46.610 ; Snake_ctrl_module:U4|Body_x[6][5]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.110     ; 3.287      ;
; 46.620 ; Snake_ctrl_module:U4|Body_x[9][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.101     ; 3.286      ;
; 46.622 ; Snake_ctrl_module:U4|Body_x[6][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.103     ; 3.282      ;
; 46.640 ; Snake_ctrl_module:U4|Body_y[10][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.089     ; 3.278      ;
; 46.648 ; Snake_ctrl_module:U4|Body_x[12][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.097     ; 3.262      ;
; 46.668 ; Snake_ctrl_module:U4|Body_x[11][3]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.111     ; 3.228      ;
; 46.673 ; Snake_ctrl_module:U4|Body_y[6][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.101     ; 3.233      ;
; 46.675 ; Snake_ctrl_module:U4|Body_x[3][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.081     ; 3.251      ;
; 46.676 ; Snake_ctrl_module:U4|Body_y[7][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.105     ; 3.226      ;
; 46.680 ; Snake_ctrl_module:U4|Body_x[13][5]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.089     ; 3.238      ;
; 46.681 ; Snake_ctrl_module:U4|Body_y[2][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.105     ; 3.221      ;
; 46.685 ; Snake_ctrl_module:U4|Snake_light_sig[4] ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.084     ; 3.238      ;
; 46.688 ; Snake_ctrl_module:U4|Body_x[13][4]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.089     ; 3.230      ;
; 46.689 ; Snake_ctrl_module:U4|Body_x[14][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.085     ; 3.233      ;
; 46.701 ; Snake_ctrl_module:U4|Body_x[6][3]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.102     ; 3.204      ;
; 46.705 ; Snake_ctrl_module:U4|Body_x[9][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.098     ; 3.204      ;
; 46.706 ; Snake_ctrl_module:U4|Body_x[8][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.080     ; 3.221      ;
; 46.710 ; Snake_ctrl_module:U4|Body_x[12][2]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.097     ; 3.200      ;
; 46.710 ; Snake_ctrl_module:U4|Body_y[1][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.105     ; 3.192      ;
; 46.724 ; Snake_ctrl_module:U4|Body_y[5][2]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.103     ; 3.180      ;
; 46.727 ; Snake_ctrl_module:U4|Body_y[11][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.089     ; 3.191      ;
; 46.727 ; Snake_ctrl_module:U4|Body_x[11][2]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.111     ; 3.169      ;
; 46.745 ; Snake_ctrl_module:U4|Body_y[5][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.107     ; 3.155      ;
; 46.746 ; Snake_ctrl_module:U4|Body_x[7][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.101     ; 3.160      ;
; 46.751 ; Snake_ctrl_module:U4|Body_x[3][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.108     ; 3.148      ;
; 46.753 ; Snake_ctrl_module:U4|Body_x[3][5]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.108     ; 3.146      ;
; 46.756 ; Snake_ctrl_module:U4|Body_x[4][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.082     ; 3.169      ;
; 46.760 ; Snake_ctrl_module:U4|Body_x[10][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.087     ; 3.160      ;
; 46.767 ; Snake_ctrl_module:U4|Body_x[1][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.081     ; 3.159      ;
; 46.772 ; Snake_ctrl_module:U4|Body_x[11][4]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.087     ; 3.148      ;
; 46.773 ; Snake_ctrl_module:U4|Body_x[11][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.087     ; 3.147      ;
; 46.776 ; Snake_ctrl_module:U4|Body_x[10][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.080     ; 3.151      ;
; 46.778 ; Snake_ctrl_module:U4|Body_y[10][0]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.089     ; 3.140      ;
; 46.784 ; Snake_ctrl_module:U4|Body_x[4][5]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.108     ; 3.115      ;
; 46.785 ; Snake_ctrl_module:U4|Body_y[5][3]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.103     ; 3.119      ;
; 46.786 ; Snake_ctrl_module:U4|Body_x[13][0]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.082     ; 3.139      ;
; 46.788 ; Snake_ctrl_module:U4|Body_x[6][2]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.102     ; 3.117      ;
; 46.795 ; Snake_ctrl_module:U4|Body_x[1][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.095     ; 3.117      ;
; 46.800 ; Snake_ctrl_module:U4|Body_y[5][0]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.103     ; 3.104      ;
; 46.810 ; Snake_ctrl_module:U4|Body_x[2][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.081     ; 3.116      ;
; 46.818 ; Snake_ctrl_module:U4|Body_y[0][3]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.108     ; 3.081      ;
; 46.819 ; Snake_ctrl_module:U4|Body_x[7][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.108     ; 3.080      ;
; 46.820 ; Snake_ctrl_module:U4|Body_x[12][5]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.087     ; 3.100      ;
; 46.825 ; Snake_ctrl_module:U4|Body_y[7][5]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.092     ; 3.090      ;
; 46.825 ; Snake_ctrl_module:U4|Body_x[9][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.098     ; 3.084      ;
; 46.825 ; Snake_ctrl_module:U4|Body_y[11][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.089     ; 3.093      ;
; 46.828 ; Snake_ctrl_module:U4|Body_y[4][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.105     ; 3.074      ;
; 46.829 ; Snake_ctrl_module:U4|Body_y[1][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.105     ; 3.073      ;
; 46.831 ; Snake_ctrl_module:U4|Body_x[10][4]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.087     ; 3.089      ;
; 46.839 ; Snake_ctrl_module:U4|Body_x[15][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.095     ; 3.073      ;
; 46.841 ; Snake_ctrl_module:U4|Body_x[3][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.081     ; 3.085      ;
; 46.841 ; Snake_ctrl_module:U4|Body_x[14][1]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.098     ; 3.068      ;
; 46.842 ; Snake_ctrl_module:U4|Body_x[7][0]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.082     ; 3.083      ;
; 46.846 ; Snake_ctrl_module:U4|Body_x[13][2]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.097     ; 3.064      ;
; 46.848 ; Snake_ctrl_module:U4|Body_x[4][0]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.082     ; 3.077      ;
; 46.849 ; Snake_ctrl_module:U4|Body_y[7][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.092     ; 3.066      ;
; 46.860 ; Snake_ctrl_module:U4|Body_y[13][0]      ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.091     ; 3.056      ;
; 46.861 ; Snake_ctrl_module:U4|Body_x[13][3]      ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.097     ; 3.049      ;
; 46.869 ; Snake_ctrl_module:U4|Body_x[9][2]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.100     ; 3.038      ;
; 46.870 ; Snake_ctrl_module:U4|Body_x[2][0]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.081     ; 3.056      ;
; 46.872 ; Snake_ctrl_module:U4|Body_y[0][3]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.106     ; 3.029      ;
; 46.879 ; Snake_ctrl_module:U4|Body_y[0][2]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.103     ; 3.025      ;
; 46.880 ; Snake_ctrl_module:U4|Body_y[4][1]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.105     ; 3.022      ;
; 46.888 ; Snake_ctrl_module:U4|Body_y[2][2]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.101     ; 3.018      ;
; 46.891 ; Snake_ctrl_module:U4|Body_x[9][1]       ; Vga_ctrl_module:U5|Vga_rgb[1] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.103     ; 3.013      ;
; 46.899 ; Snake_ctrl_module:U4|Body_x[4][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.108     ; 3.000      ;
; 46.904 ; Snake_ctrl_module:U4|Body_y[5][4]       ; Vga_ctrl_module:U5|Vga_rgb[0] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 50.000       ; -0.101     ; 3.002      ;
+--------+-----------------------------------------+-------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Snake_pll:U1|altpll:altpll_component|_clk0'                                                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.186 ; Apple_generate_module:U3|Body_add_sig    ; Apple_generate_module:U3|Body_add_sig    ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Snake_ctrl_module:U4|Direct_r.Right      ; Snake_ctrl_module:U4|Direct_r.Right      ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Snake_ctrl_module:U4|Direct_r.Down       ; Snake_ctrl_module:U4|Direct_r.Down       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Snake_ctrl_module:U4|Hit_body_sig        ; Snake_ctrl_module:U4|Hit_body_sig        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Snake_ctrl_module:U4|Hit_wall_sig        ; Snake_ctrl_module:U4|Hit_wall_sig        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Smg_display_module:U7|Points[1]          ; Smg_display_module:U7|Points[1]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Smg_display_module:U7|Points[5]          ; Smg_display_module:U7|Points[5]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Key_check_module:U6|Key_up               ; Key_check_module:U6|Key_up               ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Key_check_module:U6|Key_down             ; Key_check_module:U6|Key_down             ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Key_check_module:U6|Key_right            ; Key_check_module:U6|Key_right            ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Key_check_module:U6|Key_left             ; Key_check_module:U6|Key_left             ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Direct_down         ; Snake_ctrl_module:U4|Direct_down         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Direct_up           ; Snake_ctrl_module:U4|Direct_up           ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Direct_right        ; Snake_ctrl_module:U4|Direct_right        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Direct_left         ; Snake_ctrl_module:U4|Direct_left         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Game_ctrl_module:U2|Game_status[1]       ; Game_ctrl_module:U2|Game_status[1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Game_ctrl_module:U2|Game_status[0]       ; Game_ctrl_module:U2|Game_status[0]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Eaten_sig           ; Snake_ctrl_module:U4|Eaten_sig           ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[8]  ; Snake_ctrl_module:U4|Snake_light_sig[8]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[9]  ; Snake_ctrl_module:U4|Snake_light_sig[9]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[11] ; Snake_ctrl_module:U4|Snake_light_sig[11] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[10] ; Snake_ctrl_module:U4|Snake_light_sig[10] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[14] ; Snake_ctrl_module:U4|Snake_light_sig[14] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[13] ; Snake_ctrl_module:U4|Snake_light_sig[13] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[15] ; Snake_ctrl_module:U4|Snake_light_sig[15] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[4]  ; Snake_ctrl_module:U4|Snake_light_sig[4]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[6]  ; Snake_ctrl_module:U4|Snake_light_sig[6]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[5]  ; Snake_ctrl_module:U4|Snake_light_sig[5]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[7]  ; Snake_ctrl_module:U4|Snake_light_sig[7]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[0]  ; Snake_ctrl_module:U4|Snake_light_sig[0]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[1]  ; Snake_ctrl_module:U4|Snake_light_sig[1]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[2]  ; Snake_ctrl_module:U4|Snake_light_sig[2]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[3]  ; Snake_ctrl_module:U4|Snake_light_sig[3]  ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Snake_ctrl_module:U4|Snake_light_sig[12] ; Snake_ctrl_module:U4|Snake_light_sig[12] ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Smg_display_module:U7|Points[9]          ; Smg_display_module:U7|Points[9]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Smg_display_module:U7|Points[13]         ; Smg_display_module:U7|Points[13]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Smg_display_module:U7|Points[14]         ; Smg_display_module:U7|Points[14]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Smg_display_module:U7|Points[15]         ; Smg_display_module:U7|Points[15]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; Smg_display_module:U7|Points[0]          ; Smg_display_module:U7|Points[0]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Smg_display_module:U7|Points[4]          ; Smg_display_module:U7|Points[4]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Apple_generate_module:U3|Random_num[0]   ; Apple_generate_module:U3|Random_num[0]   ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Game_ctrl_module:U2|Game_status[2]       ; Game_ctrl_module:U2|Game_status[2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Smg_display_module:U7|Points[8]          ; Smg_display_module:U7|Points[8]          ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Smg_display_module:U7|Points[12]         ; Smg_display_module:U7|Points[12]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Key_check_module:U6|Key_down2            ; Key_check_module:U6|Key_down             ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Key_check_module:U6|Key_up2              ; Key_check_module:U6|Key_up               ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; Key_check_module:U6|Key_right2           ; Key_check_module:U6|Key_right            ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.317      ;
; 0.207 ; Smg_display_module:U7|Points[14]         ; Smg_display_module:U7|Points[15]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.327      ;
; 0.211 ; Smg_display_module:U7|Points[13]         ; Smg_display_module:U7|Points[14]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; Key_check_module:U6|Key_up               ; Snake_ctrl_module:U4|Direct_up           ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; Key_check_module:U6|Key_up               ; Snake_ctrl_module:U4|Direct_down         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; Smg_display_module:U7|Points[12]         ; Smg_display_module:U7|Points[13]         ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.334      ;
; 0.230 ; Game_ctrl_module:U2|Game_status[2]       ; Snake_ctrl_module:U4|Body_x[9][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.350      ;
; 0.230 ; Game_ctrl_module:U2|Game_status[2]       ; Snake_ctrl_module:U4|Body_x[11][1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.350      ;
; 0.232 ; Game_ctrl_module:U2|Game_status[2]       ; Snake_ctrl_module:U4|Body_x[6][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.352      ;
; 0.259 ; Snake_ctrl_module:U4|Body_x[8][4]        ; Snake_ctrl_module:U4|Body_x[9][4]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; Snake_ctrl_module:U4|Body_y[11][0]       ; Snake_ctrl_module:U4|Body_y[12][0]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; Snake_ctrl_module:U4|Body_x[2][2]        ; Snake_ctrl_module:U4|Body_x[3][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.381      ;
; 0.261 ; Snake_ctrl_module:U4|Body_y[11][1]       ; Snake_ctrl_module:U4|Body_y[12][1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; Snake_ctrl_module:U4|Body_x[2][3]        ; Snake_ctrl_module:U4|Body_x[3][3]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; Snake_ctrl_module:U4|Body_x[3][5]        ; Snake_ctrl_module:U4|Body_x[4][5]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; Snake_ctrl_module:U4|Body_y[14][2]       ; Snake_ctrl_module:U4|Body_y[15][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; Snake_ctrl_module:U4|Body_y[10][2]       ; Snake_ctrl_module:U4|Body_y[11][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; Snake_ctrl_module:U4|Body_x[12][0]       ; Snake_ctrl_module:U4|Body_x[13][0]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; Snake_ctrl_module:U4|Body_y[12][3]       ; Snake_ctrl_module:U4|Body_y[13][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; Snake_ctrl_module:U4|Body_y[10][1]       ; Snake_ctrl_module:U4|Body_y[11][1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; Snake_ctrl_module:U4|Body_y[10][3]       ; Snake_ctrl_module:U4|Body_y[11][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; Snake_ctrl_module:U4|Body_y[2][2]        ; Snake_ctrl_module:U4|Body_y[3][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; Snake_ctrl_module:U4|Body_y[3][4]        ; Snake_ctrl_module:U4|Body_y[4][4]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; Snake_ctrl_module:U4|Body_y[11][4]       ; Snake_ctrl_module:U4|Body_y[12][4]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; Snake_ctrl_module:U4|Body_x[10][2]       ; Snake_ctrl_module:U4|Body_x[11][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; Snake_ctrl_module:U4|Body_x[6][4]        ; Snake_ctrl_module:U4|Body_x[7][4]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; Snake_ctrl_module:U4|Body_x[12][5]       ; Snake_ctrl_module:U4|Body_x[13][5]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; Snake_ctrl_module:U4|Body_y[14][3]       ; Snake_ctrl_module:U4|Body_y[15][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; Snake_ctrl_module:U4|Body_x[9][1]        ; Snake_ctrl_module:U4|Body_x[10][1]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; Snake_ctrl_module:U4|Body_x[1][0]        ; Snake_ctrl_module:U4|Body_x[2][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; Snake_ctrl_module:U4|Body_y[9][2]        ; Snake_ctrl_module:U4|Body_y[10][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; Snake_ctrl_module:U4|Body_y[9][5]        ; Snake_ctrl_module:U4|Body_y[10][5]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; Snake_ctrl_module:U4|Body_x[1][2]        ; Snake_ctrl_module:U4|Body_x[2][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.038      ; 0.386      ;
; 0.264 ; Snake_ctrl_module:U4|Body_x[8][5]        ; Snake_ctrl_module:U4|Body_x[9][5]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; Snake_ctrl_module:U4|Body_y[13][4]       ; Snake_ctrl_module:U4|Body_y[14][4]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; Snake_ctrl_module:U4|Body_y[13][2]       ; Snake_ctrl_module:U4|Body_y[14][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; Snake_ctrl_module:U4|Body_x[12][2]       ; Snake_ctrl_module:U4|Body_x[13][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; Snake_ctrl_module:U4|Body_x[6][1]        ; Snake_ctrl_module:U4|Body_x[7][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; Snake_ctrl_module:U4|Body_x[7][0]        ; Snake_ctrl_module:U4|Body_x[8][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; Snake_ctrl_module:U4|Body_y[2][0]        ; Snake_ctrl_module:U4|Body_y[3][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; Snake_ctrl_module:U4|Body_y[2][1]        ; Snake_ctrl_module:U4|Body_y[3][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; Snake_ctrl_module:U4|Body_y[6][1]        ; Snake_ctrl_module:U4|Body_y[7][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; Snake_ctrl_module:U4|Body_y[1][3]        ; Snake_ctrl_module:U4|Body_y[2][3]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; Snake_ctrl_module:U4|Body_y[5][2]        ; Snake_ctrl_module:U4|Body_y[6][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; Snake_ctrl_module:U4|Body_y[11][5]       ; Snake_ctrl_module:U4|Body_y[12][5]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; Snake_ctrl_module:U4|Body_x[10][3]       ; Snake_ctrl_module:U4|Body_x[11][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; Snake_ctrl_module:U4|Body_x[10][4]       ; Snake_ctrl_module:U4|Body_x[11][4]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; Snake_ctrl_module:U4|Body_x[12][3]       ; Snake_ctrl_module:U4|Body_x[13][3]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; Snake_ctrl_module:U4|Body_x[14][2]       ; Snake_ctrl_module:U4|Body_x[15][2]       ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; Snake_ctrl_module:U4|Body_x[2][1]        ; Snake_ctrl_module:U4|Body_x[3][1]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; Snake_ctrl_module:U4|Body_x[2][0]        ; Snake_ctrl_module:U4|Body_x[3][0]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; Snake_ctrl_module:U4|Body_y[3][2]        ; Snake_ctrl_module:U4|Body_y[4][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; Snake_ctrl_module:U4|Body_y[7][2]        ; Snake_ctrl_module:U4|Body_y[8][2]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; Snake_ctrl_module:U4|Body_y[4][4]        ; Snake_ctrl_module:U4|Body_y[5][4]        ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000        ; 0.037      ; 0.387      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Snake_pll:U1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                                                                                                                  ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.186 ; Vga_ctrl_module:U5|Column_count[1]                                                  ; Vga_ctrl_module:U5|Column_count[1]                                                                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Vga_ctrl_module:U5|Column_count[3]                                                  ; Vga_ctrl_module:U5|Column_count[3]                                                                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Vga_ctrl_module:U5|Column_count[9]                                                  ; Vga_ctrl_module:U5|Column_count[9]                                                                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Vga_ctrl_module:U5|Vsync_sig                                                        ; Vga_ctrl_module:U5|Vsync_sig                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Vga_ctrl_module:U5|Hsync_sig                                                        ; Vga_ctrl_module:U5|Hsync_sig                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[5]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[5]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[6]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[7]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[7]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[8]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[8]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[9]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[9]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[10] ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[10]                                                                                      ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[0]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[0]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[1]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[1]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[2]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[2]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[3]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[3]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[4]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[4]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.215 ; Vga_ctrl_module:U5|Row_count[3]                                                     ; Vga_ctrl_module:U5|Pixel_x[3]                                                                                                                                            ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.336      ;
; 0.258 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[2]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[2]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[1]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[1]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.379      ;
; 0.264 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[0]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[0]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.385      ;
; 0.269 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[7]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[7]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[7]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.391      ;
; 0.279 ; Vga_ctrl_module:U5|Row_count[2]                                                     ; Vga_ctrl_module:U5|Pixel_x[2]                                                                                                                                            ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.400      ;
; 0.284 ; Vga_ctrl_module:U5|Row_count[9]                                                     ; Vga_ctrl_module:U5|Pixel_x[9]                                                                                                                                            ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.405      ;
; 0.291 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[0]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.229      ; 0.624      ;
; 0.294 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[1]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.228      ; 0.626      ;
; 0.298 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[1]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[1]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.229      ; 0.632      ;
; 0.304 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[6]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.227      ; 0.635      ;
; 0.305 ; Vga_ctrl_module:U5|Column_count[5]                                                  ; Vga_ctrl_module:U5|Column_count[5]                                                                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Vga_ctrl_module:U5|Column_count[6]                                                  ; Vga_ctrl_module:U5|Column_count[6]                                                                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Vga_ctrl_module:U5|Column_count[7]                                                  ; Vga_ctrl_module:U5|Column_count[7]                                                                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Vga_ctrl_module:U5|Column_count[8]                                                  ; Vga_ctrl_module:U5|Column_count[8]                                                                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Vga_ctrl_module:U5|Row_count[6]                                                     ; Vga_ctrl_module:U5|Row_count[6]                                                                                                                                          ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[2]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; Vga_ctrl_module:U5|Column_count[2]                                                  ; Vga_ctrl_module:U5|Column_count[2]                                                                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Vga_ctrl_module:U5|Column_count[4]                                                  ; Vga_ctrl_module:U5|Column_count[4]                                                                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Vga_ctrl_module:U5|Row_count[4]                                                     ; Vga_ctrl_module:U5|Row_count[4]                                                                                                                                          ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[3]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[1]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[1]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[7]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[7]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[2]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[2]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[4]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[4]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[6]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[10] ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[10]                                                                                      ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; Vga_ctrl_module:U5|Column_count[1]                                                  ; Vga_ctrl_module:U5|Vsync_sig                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; Vga_ctrl_module:U5|Row_count[3]                                                     ; Vga_ctrl_module:U5|Row_count[3]                                                                                                                                          ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.227      ; 0.644      ;
; 0.313 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.229      ; 0.646      ;
; 0.314 ; Vga_ctrl_module:U5|Column_count[0]                                                  ; Vga_ctrl_module:U5|Column_count[0]                                                                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[3]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[3]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; Vga_ctrl_module:U5|Row_count[7]                                                     ; Vga_ctrl_module:U5|Row_count[7]                                                                                                                                          ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.437      ;
; 0.319 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.227      ; 0.650      ;
; 0.319 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.229      ; 0.652      ;
; 0.323 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]         ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a64~porta_address_reg0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.225      ; 0.652      ;
; 0.328 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[10]                                                                                      ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[9]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[4]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[5]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[8]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[7]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[6]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.448      ;
; 0.329 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.227      ; 0.660      ;
; 0.332 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[0]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[0]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.453      ;
; 0.338 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[2]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.227      ; 0.669      ;
; 0.339 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]         ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a64~porta_address_reg0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.225      ; 0.668      ;
; 0.353 ; Vga_ctrl_module:U5|Row_count[1]                                                     ; Vga_ctrl_module:U5|Pixel_x[1]                                                                                                                                            ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.474      ;
; 0.356 ; Vga_ctrl_module:U5|Row_count[9]                                                     ; Vga_ctrl_module:U5|Row_count[9]                                                                                                                                          ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.477      ;
; 0.362 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Hsync_sig                                                                                          ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.482      ;
; 0.366 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[6]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[6]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.487      ;
; 0.371 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[5]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.492      ;
; 0.374 ; Vga_ctrl_module:U5|Row_count[1]                                                     ; Vga_ctrl_module:U5|Row_count[1]                                                                                                                                          ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.495      ;
; 0.376 ; Vga_ctrl_module:U5|Column_count[9]                                                  ; Vga_ctrl_module:U5|Pixel_y[9]                                                                                                                                            ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.496      ;
; 0.378 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[2]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[2]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.499      ;
; 0.378 ; Vga_ctrl_module:U5|Row_count[2]                                                     ; Vga_ctrl_module:U5|Row_count[2]                                                                                                                                          ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.499      ;
; 0.379 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[5]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[5]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.035      ; 0.498      ;
; 0.379 ; Vga_ctrl_module:U5|Column_count[0]                                                  ; Vga_ctrl_module:U5|Pixel_y[0]                                                                                                                                            ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.499      ;
; 0.383 ; Vga_ctrl_module:U5|Row_count[7]                                                     ; Vga_ctrl_module:U5|Pixel_x[7]                                                                                                                                            ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.504      ;
; 0.385 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[10] ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[10]                                                                                         ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.039      ; 0.508      ;
; 0.386 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[10] ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[10]                                                                                      ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.506      ;
; 0.386 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[4]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[4]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.507      ;
; 0.387 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[3]     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.508      ;
; 0.387 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[6]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.035      ; 0.506      ;
; 0.388 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[4]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[4]                                                                                              ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.035      ; 0.507      ;
; 0.394 ; Vga_ctrl_module:U5|Column_count[1]                                                  ; Vga_ctrl_module:U5|Pixel_y[1]                                                                                                                                            ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.514      ;
; 0.397 ; Vga_ctrl_module:U5|Row_count[5]                                                     ; Vga_ctrl_module:U5|Pixel_x[5]                                                                                                                                            ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.518      ;
; 0.397 ; Vga_ctrl_module:U5|Row_count[5]                                                     ; Vga_ctrl_module:U5|Hsync_sig                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.518      ;
; 0.400 ; Vga_ctrl_module:U5|Column_count[3]                                                  ; Vga_ctrl_module:U5|Pixel_y[3]                                                                                                                                            ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.520      ;
; 0.405 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[6]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[6]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.525      ;
; 0.406 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[7]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[7]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.526      ;
; 0.407 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[8]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[8]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.527      ;
; 0.411 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[4]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[4]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.531      ;
; 0.416 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[1]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.035      ; 0.535      ;
; 0.427 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[1]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[1]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.035      ; 0.546      ;
; 0.434 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a0~porta_address_reg0       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.224      ; 0.762      ;
; 0.435 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[3]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[3]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.035      ; 0.554      ;
; 0.437 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[2]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[2]                                                                                       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.035      ; 0.556      ;
; 0.449 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[4]         ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0       ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.229      ; 0.782      ;
; 0.451 ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[8]  ; start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Hsync_sig                                                                                          ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.036      ; 0.571      ;
; 0.452 ; Vga_ctrl_module:U5|Column_count[4]                                                  ; Vga_ctrl_module:U5|Vsync_sig                                                                                                                                             ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000        ; 0.037      ; 0.573      ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+
; 24.423 ; 24.423       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; U1|altpll_component|pll|clk[0]           ;
; 24.423 ; 24.423       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; U1|altpll_component|pll|clk[1]           ;
; 24.423 ; 24.423       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; U1|altpll_component|pll|observablevcoout ;
; 24.448 ; 24.448       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                              ;
; 24.450 ; 24.450       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; U1|altpll_component|pll|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                              ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                              ;
; 25.549 ; 25.549       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; U1|altpll_component|pll|inclk[0]         ;
; 25.552 ; 25.552       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                              ;
; 25.576 ; 25.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; U1|altpll_component|pll|clk[0]           ;
; 25.576 ; 25.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; U1|altpll_component|pll|clk[1]           ;
; 25.576 ; 25.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; U1|altpll_component|pll|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Snake_pll:U1|altpll:altpll_component|_clk0'                                                                       ;
+--------+--------------+----------------+-----------------+--------------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                      ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+--------------------------------------------+------------+-----------------------------------------+
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Apple_y[0]     ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Apple_y[1]     ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Apple_y[2]     ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Apple_y[3]     ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Apple_y[4]     ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Key_down            ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Key_down2           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Key_left            ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Key_left2           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Key_right           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Key_right2          ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Key_up              ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Key_up2             ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[0][0]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[0][2]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[0][4]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[0][5]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[10][4]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[10][5]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[11][4]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[11][5]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[12][4]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[12][5]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[13][4]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[13][5]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[14][0]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[14][1]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[14][3]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[14][5]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[15][0]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[15][1]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[1][5]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[2][4]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[2][5]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[3][4]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[3][5]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[4][4]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[4][5]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[6][4]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[6][5]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[7][4]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[7][5]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[8][1]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[8][4]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[8][5]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[9][0]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[9][3]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[9][4]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_x[9][5]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[0][0]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[0][1]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[0][3]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[0][4]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[0][5]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[10][4]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[12][2]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[12][3]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[13][2]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[13][3]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[14][2]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[14][3]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[15][0]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[15][1]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[15][2]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[15][3]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[15][4]      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[8][0]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[8][1]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[9][0]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Body_y[9][1]       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Count[0]           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Count[10]          ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Count[11]          ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Count[15]          ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Count[17]          ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Count[18]          ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Count[19]          ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Count[20]          ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Direct_down        ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Direct_left        ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Direct_r.Down      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Direct_r.Left      ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Direct_r.Right     ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Direct_r.Up        ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Direct_right       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Snake_ctrl_module:U4|Direct_up          ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Random_num[10] ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Random_num[1]  ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Random_num[2]  ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Random_num[3]  ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Random_num[4]  ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Random_num[5]  ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Random_num[6]  ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Random_num[7]  ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Random_num[8]  ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Apple_generate_module:U3|Random_num[9]  ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Game_ctrl_module:U2|Game_status[0]      ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Game_ctrl_module:U2|Game_status[1]      ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Game_ctrl_module:U2|Game_status[2]      ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk0 ; Rise       ; Key_check_module:U6|Count1[10]          ;
+--------+--------------+----------------+-----------------+--------------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Snake_pll:U1|altpll:altpll_component|_clk1'                                                                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+--------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+--------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.732 ; 49.962       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a7~porta_address_reg0        ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[103]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[111]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[119]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[11]                                ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[127]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[135]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[139]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[143]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[151]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[159]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[15]                                ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[167]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[175]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[183]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[191]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[199]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[203]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[207]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[215]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[223]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[231]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[239]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[23]                                ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[247]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[255]                               ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[31]                                ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[39]                                ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[47]                                ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[55]                                ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[63]                                ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[71]                                ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[75]                                ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[79]                                ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[7]                                 ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[87]                                ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[95]                                ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a132~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a18~porta_address_reg0       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a1~porta_address_reg0        ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a2~porta_address_reg0        ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a3~porta_address_reg0        ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a4~porta_address_reg0        ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ram_block1a5~porta_address_reg0        ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[132]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[133]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[134]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[135]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[136]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[137]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[138]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[139]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[141]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[142]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[143]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[152]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[153]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[154]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[155]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[157]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[158]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[159]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[168]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[169]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[170]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[171]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[173]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[174]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[175]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[180]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[181]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[182]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[183]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[184]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[185]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[186]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[187]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[189]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[190]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|q_a[191]                          ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a128~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a196~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a1~porta_address_reg0   ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a2~porta_address_reg0   ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a64~porta_address_reg0  ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ram_block1a80~porta_address_reg0  ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[100]                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[101]                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[102]                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[104]                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[105]                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[106]                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[107]                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[108]                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[109]                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[10]                                ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[110]                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[112]                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[113]                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; Snake_pll:U1|altpll:altpll_component|_clk1 ; Rise       ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|q_a[114]                               ;
+--------+--------------+----------------+-----------------+--------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------+
; Down      ; Clk        ; 1.489 ; 1.954 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Left      ; Clk        ; 2.844 ; 3.688 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Right     ; Clk        ; 1.482 ; 1.954 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Up        ; Clk        ; 1.551 ; 2.008 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+------------+--------+--------+------------+--------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-----------+------------+--------+--------+------------+--------------------------------------------+
; Down      ; Clk        ; -1.100 ; -1.567 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Left      ; Clk        ; -2.403 ; -3.228 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Right     ; Clk        ; -1.018 ; -1.499 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Up        ; Clk        ; -1.160 ; -1.623 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
+-----------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------------+------------+--------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+------------+--------+-------+------------+--------------------------------------------+
; HSYNC_Sig_out   ; Clk        ; 4.070  ; 4.089 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_duan[*]     ; Clk        ; 2.445  ; 2.492 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[0]    ; Clk        ; 2.445  ; 2.492 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[1]    ; Clk        ; 2.264  ; 2.262 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[2]    ; Clk        ; 2.412  ; 2.434 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[3]    ; Clk        ; 2.424  ; 2.457 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[4]    ; Clk        ; 2.241  ; 2.279 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[5]    ; Clk        ; 2.345  ; 2.370 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[6]    ; Clk        ; 2.257  ; 2.256 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_we[*]       ; Clk        ; 3.683  ; 3.453 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[0]      ; Clk        ; 2.310  ; 2.331 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[1]      ; Clk        ; 3.683  ; 3.453 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[2]      ; Clk        ; 2.256  ; 2.277 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[3]      ; Clk        ; 2.208  ; 2.223 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_blue_o[*]   ; Clk        ; 4.020  ; 4.100 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[0]  ; Clk        ; 3.998  ; 4.058 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[1]  ; Clk        ; 4.020  ; 4.100 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[2]  ; Clk        ; 3.988  ; 4.048 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[3]  ; Clk        ; 4.010  ; 4.090 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[4]  ; Clk        ; 3.779  ; 3.812 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_green_o[*]  ; Clk        ; 4.436  ; 4.539 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[0] ; Clk        ; 4.231  ; 4.321 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[1] ; Clk        ; 4.062  ; 4.126 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[2] ; Clk        ; 3.945  ; 3.970 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[3] ; Clk        ; 4.436  ; 4.539 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[4] ; Clk        ; 4.407  ; 4.488 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[5] ; Clk        ; 4.263  ; 4.357 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_red_o[*]    ; Clk        ; 6.101  ; 6.005 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[0]   ; Clk        ; 4.669  ; 4.773 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[1]   ; Clk        ; 4.428  ; 4.542 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[2]   ; Clk        ; 4.390  ; 4.470 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[3]   ; Clk        ; 6.101  ; 6.005 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[4]   ; Clk        ; 4.458  ; 4.572 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VSYNC_Sig_out   ; Clk        ; 4.257  ; 4.310 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; vga_blank       ; Clk        ; 3.985  ; 3.996 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; HSYNC_Sig_out   ; Clk        ; 3.343  ; 3.487 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_blue_o[*]   ; Clk        ; 9.367  ; 9.447 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[0]  ; Clk        ; 9.345  ; 9.405 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[1]  ; Clk        ; 9.367  ; 9.447 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[2]  ; Clk        ; 9.335  ; 9.395 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[3]  ; Clk        ; 9.357  ; 9.437 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[4]  ; Clk        ; 9.126  ; 9.159 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_green_o[*]  ; Clk        ; 8.429  ; 8.504 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[0] ; Clk        ; 8.224  ; 8.286 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[1] ; Clk        ; 8.055  ; 8.091 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[2] ; Clk        ; 7.938  ; 7.935 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[3] ; Clk        ; 8.429  ; 8.504 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[4] ; Clk        ; 8.400  ; 8.453 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[5] ; Clk        ; 8.256  ; 8.322 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_red_o[*]    ; Clk        ; 10.094 ; 9.970 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[0]   ; Clk        ; 8.662  ; 8.738 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[1]   ; Clk        ; 8.421  ; 8.507 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[2]   ; Clk        ; 8.383  ; 8.435 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[3]   ; Clk        ; 10.094 ; 9.970 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[4]   ; Clk        ; 8.451  ; 8.537 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VSYNC_Sig_out   ; Clk        ; 3.176  ; 3.317 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_blank       ; Clk        ; 2.953  ; 3.055 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ;        ; 0.778 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ; 0.725  ;       ; Fall       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
+-----------------+------------+--------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------------+------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+------------+-------+-------+------------+--------------------------------------------+
; HSYNC_Sig_out   ; Clk        ; 3.254 ; 3.271 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_duan[*]     ; Clk        ; 1.970 ; 1.986 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[0]    ; Clk        ; 2.165 ; 2.208 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[1]    ; Clk        ; 1.996 ; 1.991 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[2]    ; Clk        ; 2.138 ; 2.156 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[3]    ; Clk        ; 2.145 ; 2.174 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[4]    ; Clk        ; 1.970 ; 2.005 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[5]    ; Clk        ; 2.068 ; 2.091 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[6]    ; Clk        ; 1.989 ; 1.986 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_we[*]       ; Clk        ; 1.937 ; 1.949 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[0]      ; Clk        ; 2.035 ; 2.053 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[1]      ; Clk        ; 3.414 ; 3.182 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[2]      ; Clk        ; 1.983 ; 2.001 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[3]      ; Clk        ; 1.937 ; 1.949 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_blue_o[*]   ; Clk        ; 3.076 ; 2.947 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[0]  ; Clk        ; 3.286 ; 3.182 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[1]  ; Clk        ; 3.307 ; 3.224 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[2]  ; Clk        ; 3.276 ; 3.172 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[3]  ; Clk        ; 3.297 ; 3.214 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[4]  ; Clk        ; 3.076 ; 2.947 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_green_o[*]  ; Clk        ; 2.999 ; 2.883 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[0] ; Clk        ; 3.273 ; 3.221 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[1] ; Clk        ; 3.111 ; 3.034 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[2] ; Clk        ; 2.999 ; 2.883 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[3] ; Clk        ; 3.470 ; 3.431 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[4] ; Clk        ; 3.442 ; 3.380 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[5] ; Clk        ; 3.305 ; 3.256 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_red_o[*]    ; Clk        ; 3.431 ; 3.367 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[0]   ; Clk        ; 3.702 ; 3.662 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[1]   ; Clk        ; 3.468 ; 3.438 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[2]   ; Clk        ; 3.431 ; 3.367 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[3]   ; Clk        ; 5.135 ; 4.894 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[4]   ; Clk        ; 3.498 ; 3.468 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VSYNC_Sig_out   ; Clk        ; 3.428 ; 3.478 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; vga_blank       ; Clk        ; 2.870 ; 2.846 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; HSYNC_Sig_out   ; Clk        ; 2.514 ; 2.589 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_blue_o[*]   ; Clk        ; 2.683 ; 2.799 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[0]  ; Clk        ; 2.893 ; 3.034 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[1]  ; Clk        ; 2.914 ; 3.076 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[2]  ; Clk        ; 2.883 ; 3.024 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[3]  ; Clk        ; 2.904 ; 3.066 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[4]  ; Clk        ; 2.683 ; 2.799 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_green_o[*]  ; Clk        ; 2.525 ; 2.606 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[0] ; Clk        ; 2.799 ; 2.944 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[1] ; Clk        ; 2.637 ; 2.757 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[2] ; Clk        ; 2.525 ; 2.606 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[3] ; Clk        ; 2.996 ; 3.154 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[4] ; Clk        ; 2.968 ; 3.103 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[5] ; Clk        ; 2.831 ; 2.979 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_red_o[*]    ; Clk        ; 2.915 ; 3.038 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[0]   ; Clk        ; 3.186 ; 3.333 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[1]   ; Clk        ; 2.952 ; 3.109 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[2]   ; Clk        ; 2.915 ; 3.038 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[3]   ; Clk        ; 4.619 ; 4.565 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[4]   ; Clk        ; 2.982 ; 3.139 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VSYNC_Sig_out   ; Clk        ; 2.706 ; 2.806 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_blank       ; Clk        ; 2.133 ; 2.181 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ;       ; 0.571 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ; 0.517 ;       ; Fall       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
+-----------------+------------+-------+-------+------------+--------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; 37.476 ; 0.186 ; N/A      ; N/A     ; 24.423              ;
;  Clk                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 24.423              ;
;  Snake_pll:U1|altpll:altpll_component|_clk0 ; 37.476 ; 0.186 ; N/A      ; N/A     ; 24.716              ;
;  Snake_pll:U1|altpll:altpll_component|_clk1 ; 41.113 ; 0.186 ; N/A      ; N/A     ; 49.716              ;
; Design-wide TNS                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  Snake_pll:U1|altpll:altpll_component|_clk0 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  Snake_pll:U1|altpll:altpll_component|_clk1 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------+
; Down      ; Clk        ; 2.890 ; 3.156 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Left      ; Clk        ; 5.972 ; 6.314 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Right     ; Clk        ; 2.873 ; 3.106 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Up        ; Clk        ; 2.981 ; 3.188 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+------------+--------+--------+------------+--------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-----------+------------+--------+--------+------------+--------------------------------------------+
; Down      ; Clk        ; -1.100 ; -1.567 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Left      ; Clk        ; -2.403 ; -3.228 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Right     ; Clk        ; -1.018 ; -1.499 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Up        ; Clk        ; -1.160 ; -1.623 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
+-----------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-----------------+------------+--------+--------+------------+--------------------------------------------+
; HSYNC_Sig_out   ; Clk        ; 8.992  ; 8.689  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_duan[*]     ; Clk        ; 5.453  ; 5.210  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[0]    ; Clk        ; 5.453  ; 5.210  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[1]    ; Clk        ; 5.076  ; 4.832  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[2]    ; Clk        ; 5.442  ; 5.159  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[3]    ; Clk        ; 5.398  ; 5.145  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[4]    ; Clk        ; 5.016  ; 4.837  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[5]    ; Clk        ; 5.291  ; 5.031  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[6]    ; Clk        ; 5.066  ; 4.821  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_we[*]       ; Clk        ; 7.010  ; 6.468  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[0]      ; Clk        ; 5.243  ; 4.948  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[1]      ; Clk        ; 7.010  ; 6.468  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[2]      ; Clk        ; 5.061  ; 4.833  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[3]      ; Clk        ; 4.962  ; 4.734  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_blue_o[*]   ; Clk        ; 9.050  ; 8.648  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[0]  ; Clk        ; 8.914  ; 8.535  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[1]  ; Clk        ; 9.050  ; 8.648  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[2]  ; Clk        ; 8.904  ; 8.525  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[3]  ; Clk        ; 9.040  ; 8.638  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[4]  ; Clk        ; 8.302  ; 8.032  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_green_o[*]  ; Clk        ; 9.905  ; 9.681  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[0] ; Clk        ; 9.543  ; 9.312  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[1] ; Clk        ; 9.136  ; 8.934  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[2] ; Clk        ; 8.736  ; 8.584  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[3] ; Clk        ; 9.905  ; 9.681  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[4] ; Clk        ; 9.827  ; 9.594  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[5] ; Clk        ; 9.572  ; 9.346  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_red_o[*]    ; Clk        ; 12.568 ; 11.910 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[0]   ; Clk        ; 10.514 ; 10.193 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[1]   ; Clk        ; 10.010 ; 9.729  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[2]   ; Clk        ; 9.782  ; 9.548  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[3]   ; Clk        ; 12.568 ; 11.910 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[4]   ; Clk        ; 10.040 ; 9.759  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VSYNC_Sig_out   ; Clk        ; 9.475  ; 9.080  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; vga_blank       ; Clk        ; 8.838  ; 8.582  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; HSYNC_Sig_out   ; Clk        ; 7.699  ; 7.302  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_blue_o[*]   ; Clk        ; 20.859 ; 20.453 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[0]  ; Clk        ; 20.723 ; 20.340 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[1]  ; Clk        ; 20.859 ; 20.453 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[2]  ; Clk        ; 20.713 ; 20.330 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[3]  ; Clk        ; 20.849 ; 20.443 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[4]  ; Clk        ; 20.111 ; 19.837 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_green_o[*]  ; Clk        ; 18.914 ; 18.698 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[0] ; Clk        ; 18.552 ; 18.329 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[1] ; Clk        ; 18.145 ; 17.951 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[2] ; Clk        ; 17.745 ; 17.601 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[3] ; Clk        ; 18.914 ; 18.698 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[4] ; Clk        ; 18.836 ; 18.611 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[5] ; Clk        ; 18.581 ; 18.363 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_red_o[*]    ; Clk        ; 21.577 ; 20.927 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[0]   ; Clk        ; 19.523 ; 19.210 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[1]   ; Clk        ; 19.019 ; 18.746 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[2]   ; Clk        ; 18.791 ; 18.565 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[3]   ; Clk        ; 21.577 ; 20.927 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[4]   ; Clk        ; 19.049 ; 18.776 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VSYNC_Sig_out   ; Clk        ; 7.331  ; 6.944  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_blank       ; Clk        ; 6.785  ; 6.446  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ;        ; 1.616  ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ; 1.529  ;        ; Fall       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
+-----------------+------------+--------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------------+------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+------------+-------+-------+------------+--------------------------------------------+
; HSYNC_Sig_out   ; Clk        ; 3.254 ; 3.271 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_duan[*]     ; Clk        ; 1.970 ; 1.986 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[0]    ; Clk        ; 2.165 ; 2.208 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[1]    ; Clk        ; 1.996 ; 1.991 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[2]    ; Clk        ; 2.138 ; 2.156 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[3]    ; Clk        ; 2.145 ; 2.174 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[4]    ; Clk        ; 1.970 ; 2.005 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[5]    ; Clk        ; 2.068 ; 2.091 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_duan[6]    ; Clk        ; 1.989 ; 1.986 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; Smg_we[*]       ; Clk        ; 1.937 ; 1.949 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[0]      ; Clk        ; 2.035 ; 2.053 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[1]      ; Clk        ; 3.414 ; 3.182 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[2]      ; Clk        ; 1.983 ; 2.001 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  Smg_we[3]      ; Clk        ; 1.937 ; 1.949 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_blue_o[*]   ; Clk        ; 3.076 ; 2.947 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[0]  ; Clk        ; 3.286 ; 3.182 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[1]  ; Clk        ; 3.307 ; 3.224 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[2]  ; Clk        ; 3.276 ; 3.172 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[3]  ; Clk        ; 3.297 ; 3.214 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_blue_o[4]  ; Clk        ; 3.076 ; 2.947 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_green_o[*]  ; Clk        ; 2.999 ; 2.883 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[0] ; Clk        ; 3.273 ; 3.221 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[1] ; Clk        ; 3.111 ; 3.034 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[2] ; Clk        ; 2.999 ; 2.883 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[3] ; Clk        ; 3.470 ; 3.431 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[4] ; Clk        ; 3.442 ; 3.380 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_green_o[5] ; Clk        ; 3.305 ; 3.256 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VGA_red_o[*]    ; Clk        ; 3.431 ; 3.367 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[0]   ; Clk        ; 3.702 ; 3.662 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[1]   ; Clk        ; 3.468 ; 3.438 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[2]   ; Clk        ; 3.431 ; 3.367 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[3]   ; Clk        ; 5.135 ; 4.894 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
;  VGA_red_o[4]   ; Clk        ; 3.498 ; 3.468 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; VSYNC_Sig_out   ; Clk        ; 3.428 ; 3.478 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; vga_blank       ; Clk        ; 2.870 ; 2.846 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk0 ;
; HSYNC_Sig_out   ; Clk        ; 2.514 ; 2.589 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_blue_o[*]   ; Clk        ; 2.683 ; 2.799 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[0]  ; Clk        ; 2.893 ; 3.034 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[1]  ; Clk        ; 2.914 ; 3.076 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[2]  ; Clk        ; 2.883 ; 3.024 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[3]  ; Clk        ; 2.904 ; 3.066 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_blue_o[4]  ; Clk        ; 2.683 ; 2.799 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_green_o[*]  ; Clk        ; 2.525 ; 2.606 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[0] ; Clk        ; 2.799 ; 2.944 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[1] ; Clk        ; 2.637 ; 2.757 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[2] ; Clk        ; 2.525 ; 2.606 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[3] ; Clk        ; 2.996 ; 3.154 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[4] ; Clk        ; 2.968 ; 3.103 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_green_o[5] ; Clk        ; 2.831 ; 2.979 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VGA_red_o[*]    ; Clk        ; 2.915 ; 3.038 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[0]   ; Clk        ; 3.186 ; 3.333 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[1]   ; Clk        ; 2.952 ; 3.109 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[2]   ; Clk        ; 2.915 ; 3.038 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[3]   ; Clk        ; 4.619 ; 4.565 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
;  VGA_red_o[4]   ; Clk        ; 2.982 ; 3.139 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; VSYNC_Sig_out   ; Clk        ; 2.706 ; 2.806 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_blank       ; Clk        ; 2.133 ; 2.181 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ;       ; 0.571 ; Rise       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
; vga_clk         ; Clk        ; 0.517 ;       ; Fall       ; Snake_pll:U1|altpll:altpll_component|_clk1 ;
+-----------------+------------+-------+-------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VSYNC_Sig_out  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC_Sig_out  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_red_o[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_red_o[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_red_o[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_red_o[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_red_o[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_green_o[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_green_o[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_green_o[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_green_o[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_green_o[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_green_o[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_blue_o[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_blue_o[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_blue_o[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_blue_o[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_blue_o[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_clk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blank      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_sync       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Smg_duan[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Smg_duan[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Smg_duan[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Smg_duan[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Smg_duan[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Smg_duan[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Smg_duan[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Smg_duan[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Smg_we[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Smg_we[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Smg_we[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Smg_we[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Down                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Up                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Left                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Right                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig_out  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HSYNC_Sig_out  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_red_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_red_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_red_o[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_red_o[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; VGA_red_o[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_green_o[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_green_o[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_green_o[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_green_o[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_green_o[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_green_o[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_blue_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_blue_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_blue_o[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_blue_o[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_blue_o[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_blank      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_sync       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Smg_duan[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Smg_duan[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Smg_duan[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Smg_duan[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Smg_duan[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Smg_duan[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Smg_duan[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Smg_duan[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Smg_we[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Smg_we[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; Smg_we[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Smg_we[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig_out  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig_out  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_red_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_red_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VGA_red_o[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_red_o[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; VGA_red_o[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VGA_green_o[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VGA_green_o[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VGA_green_o[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_green_o[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_green_o[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_green_o[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VGA_blue_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_blue_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VGA_blue_o[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_blue_o[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VGA_blue_o[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_blank      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_sync       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Smg_duan[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Smg_duan[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Smg_duan[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Smg_duan[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Smg_duan[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; Smg_duan[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Smg_duan[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Smg_duan[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Smg_we[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Smg_we[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; Smg_we[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Smg_we[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig_out  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HSYNC_Sig_out  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_red_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_red_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VGA_red_o[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_red_o[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_red_o[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VGA_green_o[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VGA_green_o[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VGA_green_o[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_green_o[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_green_o[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_green_o[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VGA_blue_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_blue_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VGA_blue_o[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_blue_o[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VGA_blue_o[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_blank      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_sync       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Smg_duan[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Smg_duan[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Smg_duan[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Smg_duan[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Smg_duan[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; Smg_duan[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Smg_duan[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Smg_duan[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Smg_we[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Smg_we[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; Smg_we[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Smg_we[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 99595    ; 0        ; 0        ; 0        ;
; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 654      ; 0        ; 0        ; 0        ;
; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 3041     ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk0 ; 99595    ; 0        ; 0        ; 0        ;
; Snake_pll:U1|altpll:altpll_component|_clk0 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 654      ; 0        ; 0        ; 0        ;
; Snake_pll:U1|altpll:altpll_component|_clk1 ; Snake_pll:U1|altpll:altpll_component|_clk1 ; 3041     ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 4333  ; 4333 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Tue Jan 03 18:07:40 2017
Info: Command: quartus_sta Greedy_snake -c Greedy_snake
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Greedy_snake.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {U1|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {Snake_pll:U1|altpll:altpll_component|_clk0} {U1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {U1|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {Snake_pll:U1|altpll:altpll_component|_clk1} {U1|altpll_component|pll|clk[1]}
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: Snake_pll:U1|altpll:altpll_component|_clk0 with master clock period: 50.000 found on PLL node: U1|altpll_component|pll|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: Snake_pll:U1|altpll:altpll_component|_clk1 with master clock period: 50.000 found on PLL node: U1|altpll_component|pll|clk[1] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From Snake_pll:U1|altpll:altpll_component|_clk0 (Rise) to Snake_pll:U1|altpll:altpll_component|_clk0 (Rise) (setup and hold)
    Critical Warning (332169): From Snake_pll:U1|altpll:altpll_component|_clk0 (Rise) to Snake_pll:U1|altpll:altpll_component|_clk1 (Rise) (setup and hold)
    Critical Warning (332169): From Snake_pll:U1|altpll:altpll_component|_clk1 (Rise) to Snake_pll:U1|altpll:altpll_component|_clk1 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 37.476
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    37.476         0.000 Snake_pll:U1|altpll:altpll_component|_clk0 
    Info (332119):    41.113         0.000 Snake_pll:U1|altpll:altpll_component|_clk1 
Info (332146): Worst-case hold slack is 0.451
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.451         0.000 Snake_pll:U1|altpll:altpll_component|_clk0 
    Info (332119):     0.452         0.000 Snake_pll:U1|altpll:altpll_component|_clk1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 24.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    24.719         0.000 Snake_pll:U1|altpll:altpll_component|_clk0 
    Info (332119):    24.858         0.000 Clk 
    Info (332119):    49.716         0.000 Snake_pll:U1|altpll:altpll_component|_clk1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: Snake_pll:U1|altpll:altpll_component|_clk0 with master clock period: 50.000 found on PLL node: U1|altpll_component|pll|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: Snake_pll:U1|altpll:altpll_component|_clk1 with master clock period: 50.000 found on PLL node: U1|altpll_component|pll|clk[1] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From Snake_pll:U1|altpll:altpll_component|_clk0 (Rise) to Snake_pll:U1|altpll:altpll_component|_clk0 (Rise) (setup and hold)
    Critical Warning (332169): From Snake_pll:U1|altpll:altpll_component|_clk0 (Rise) to Snake_pll:U1|altpll:altpll_component|_clk1 (Rise) (setup and hold)
    Critical Warning (332169): From Snake_pll:U1|altpll:altpll_component|_clk1 (Rise) to Snake_pll:U1|altpll:altpll_component|_clk1 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 38.255
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.255         0.000 Snake_pll:U1|altpll:altpll_component|_clk0 
    Info (332119):    41.611         0.000 Snake_pll:U1|altpll:altpll_component|_clk1 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.400         0.000 Snake_pll:U1|altpll:altpll_component|_clk0 
    Info (332119):     0.400         0.000 Snake_pll:U1|altpll:altpll_component|_clk1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 24.716
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    24.716         0.000 Snake_pll:U1|altpll:altpll_component|_clk0 
    Info (332119):    24.855         0.000 Clk 
    Info (332119):    49.716         0.000 Snake_pll:U1|altpll:altpll_component|_clk1 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: Snake_pll:U1|altpll:altpll_component|_clk0 with master clock period: 50.000 found on PLL node: U1|altpll_component|pll|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: Snake_pll:U1|altpll:altpll_component|_clk1 with master clock period: 50.000 found on PLL node: U1|altpll_component|pll|clk[1] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From Snake_pll:U1|altpll:altpll_component|_clk0 (Rise) to Snake_pll:U1|altpll:altpll_component|_clk0 (Rise) (setup and hold)
    Critical Warning (332169): From Snake_pll:U1|altpll:altpll_component|_clk0 (Rise) to Snake_pll:U1|altpll:altpll_component|_clk1 (Rise) (setup and hold)
    Critical Warning (332169): From Snake_pll:U1|altpll:altpll_component|_clk1 (Rise) to Snake_pll:U1|altpll:altpll_component|_clk1 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 44.291
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    44.291         0.000 Snake_pll:U1|altpll:altpll_component|_clk0 
    Info (332119):    45.936         0.000 Snake_pll:U1|altpll:altpll_component|_clk1 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 Snake_pll:U1|altpll:altpll_component|_clk0 
    Info (332119):     0.186         0.000 Snake_pll:U1|altpll:altpll_component|_clk1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 24.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    24.423         0.000 Clk 
    Info (332119):    24.795         0.000 Snake_pll:U1|altpll:altpll_component|_clk0 
    Info (332119):    49.732         0.000 Snake_pll:U1|altpll:altpll_component|_clk1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 483 megabytes
    Info: Processing ended: Tue Jan 03 18:07:43 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


