// Seed: 110180875
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2
);
  assign id_4 = 1;
  always do $display; while (1);
  wire id_5;
  wire id_6;
  assign id_4 = id_4 && 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    input wand id_5,
    input uwire id_6,
    input tri0 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input tri id_10,
    output supply1 id_11,
    input tri id_12,
    input supply0 id_13,
    input uwire id_14,
    output logic id_15,
    output tri0 id_16
);
  genvar id_18;
  wor id_19 = id_5;
  tri1 id_20, id_21;
  wire id_22;
  id_23(
      id_15, 1'b0
  );
  always_latch if (1) if (id_7) @(posedge (id_20) ^ id_21) id_15 = 1 & !1;
  assign id_16 = (1);
  assign id_19 = 1;
  always @(*) id_15 <= 1;
  assign id_18 = 1;
  module_0(
      id_0, id_10, id_13
  );
  supply0 id_24, id_25 = 1, id_26, id_27 = 1;
endmodule
