{
  "module_name": "idt77252.h",
  "hash_id": "46e99d8c3d102f8f8754c3965026c0eea6880fd8cbdd2a5d00b7b76677091338",
  "original_prompt": "Ingested from linux-6.6.14/drivers/atm/idt77252.h",
  "human_readable_source": " \n\n#ifndef _IDT77252_H\n#define _IDT77252_H 1\n\n\n#include <linux/ptrace.h>\n#include <linux/skbuff.h>\n#include <linux/workqueue.h>\n#include <linux/mutex.h>\n\n \n \n \n \n \n#define VPCI2VC(card, vpi, vci) \\\n        (((vpi) << card->vcibits) | ((vci) & card->vcimask))\n\n \n \n \n \n \n\n#define DBG_RAW_CELL\t0x00000400\n#define DBG_TINY\t0x00000200\n#define DBG_GENERAL     0x00000100\n#define DBG_XGENERAL    0x00000080\n#define DBG_INIT        0x00000040\n#define DBG_DEINIT      0x00000020\n#define DBG_INTERRUPT   0x00000010\n#define DBG_OPEN_CONN   0x00000008\n#define DBG_CLOSE_CONN  0x00000004\n#define DBG_RX_DATA     0x00000002\n#define DBG_TX_DATA     0x00000001\n\n#ifdef CONFIG_ATM_IDT77252_DEBUG\n\n#define CPRINTK(args...)   do { if (debug & DBG_CLOSE_CONN) printk(args); } while(0)\n#define OPRINTK(args...)   do { if (debug & DBG_OPEN_CONN)  printk(args); } while(0)\n#define IPRINTK(args...)   do { if (debug & DBG_INIT)       printk(args); } while(0)\n#define INTPRINTK(args...) do { if (debug & DBG_INTERRUPT)  printk(args); } while(0)\n#define DIPRINTK(args...)  do { if (debug & DBG_DEINIT)     printk(args); } while(0)\n#define TXPRINTK(args...)  do { if (debug & DBG_TX_DATA)    printk(args); } while(0)\n#define RXPRINTK(args...)  do { if (debug & DBG_RX_DATA)    printk(args); } while(0)\n#define XPRINTK(args...)   do { if (debug & DBG_XGENERAL)   printk(args); } while(0)\n#define DPRINTK(args...)   do { if (debug & DBG_GENERAL)    printk(args); } while(0)\n#define NPRINTK(args...)   do { if (debug & DBG_TINY)\t    printk(args); } while(0)\n#define RPRINTK(args...)   do { if (debug & DBG_RAW_CELL)   printk(args); } while(0)\n\n#else\n\n#define CPRINTK(args...)\tdo { } while(0)\n#define OPRINTK(args...)\tdo { } while(0)\n#define IPRINTK(args...)\tdo { } while(0)\n#define INTPRINTK(args...)\tdo { } while(0)\n#define DIPRINTK(args...)\tdo { } while(0)\n#define TXPRINTK(args...)\tdo { } while(0)\n#define RXPRINTK(args...)\tdo { } while(0)\n#define XPRINTK(args...)\tdo { } while(0)\n#define DPRINTK(args...)\tdo { } while(0)\n#define NPRINTK(args...)\tdo { } while(0)\n#define RPRINTK(args...)\tdo { } while(0)\n\n#endif\n\n#define SCHED_UBR0\t\t0\n#define SCHED_UBR\t\t1\n#define SCHED_VBR\t\t2\n#define SCHED_ABR\t\t3\n#define SCHED_CBR\t\t4\n\n#define SCQFULL_TIMEOUT\t\tHZ\n\n \n \n \n \n \n#define SAR_FB_SIZE_0\t\t(2048 - 256)\n#define SAR_FB_SIZE_1\t\t(4096 - 256)\n#define SAR_FB_SIZE_2\t\t(8192 - 256)\n#define SAR_FB_SIZE_3\t\t(16384 - 256)\n\n#define SAR_FBQ0_LOW\t\t4\n#define SAR_FBQ0_HIGH\t\t8\n#define SAR_FBQ1_LOW\t\t2\n#define SAR_FBQ1_HIGH\t\t4\n#define SAR_FBQ2_LOW\t\t1\n#define SAR_FBQ2_HIGH\t\t2\n#define SAR_FBQ3_LOW\t\t1\n#define SAR_FBQ3_HIGH\t\t2\n\n#if 0\n#define SAR_TST_RESERVED\t44\t \n#else\n#define SAR_TST_RESERVED\t0\t \n#endif\n\n#define TCT_CBR\t\t\t0x00000000\n#define TCT_UBR\t\t\t0x00000000\n#define TCT_VBR\t\t\t0x40000000\n#define TCT_ABR\t\t\t0x80000000\n#define TCT_TYPE\t\t0xc0000000\n\n#define TCT_RR\t\t\t0x20000000\n#define TCT_LMCR\t\t0x08000000\n#define TCT_SCD_MASK\t\t0x0007ffff\n\n#define TCT_TSIF\t\t0x00004000\n#define TCT_HALT\t\t0x80000000\n#define TCT_IDLE\t\t0x40000000\n#define TCT_FLAG_UBR\t\t0x80000000\n\n \n \n \n \n \n\nstruct scqe\n{\n\tu32\t\tword_1;\n\tu32\t\tword_2;\n\tu32\t\tword_3;\n\tu32\t\tword_4;\n};\n\n#define SCQ_ENTRIES\t64\n#define SCQ_SIZE\t(SCQ_ENTRIES * sizeof(struct scqe))\n#define SCQ_MASK\t(SCQ_SIZE - 1)\n\nstruct scq_info\n{\n\tstruct scqe\t\t*base;\n\tstruct scqe\t\t*next;\n\tstruct scqe\t\t*last;\n\tdma_addr_t\t\tpaddr;\n\tspinlock_t\t\tlock;\n\tatomic_t\t\tused;\n\tunsigned long\t\ttrans_start;\n        unsigned long\t\tscd;\n\tspinlock_t\t\tskblock;\n\tstruct sk_buff_head\ttransmit;\n\tstruct sk_buff_head\tpending;\n};\n\nstruct rx_pool {\n\tstruct sk_buff_head\tqueue;\n\tunsigned int\t\tlen;\n};\n\nstruct aal1 {\n\tunsigned int\t\ttotal;\n\tunsigned int\t\tcount;\n\tstruct sk_buff\t\t*data;\n\tunsigned char\t\tsequence;\n};\n\nstruct vc_map;\n\nstruct rate_estimator {\n\tstruct timer_list\ttimer;\n\tunsigned int\t\tinterval;\n\tunsigned int\t\tewma_log;\n\tu64\t\t\tcells;\n\tu64\t\t\tlast_cells;\n\tlong\t\t\tavcps;\n\tu32\t\t\tcps;\n\tu32\t\t\tmaxcps;\n\tstruct vc_map\t\t*vc;\n};\n\nstruct vc_map {\n\tunsigned int\t\tindex;\n\tunsigned long\t\tflags;\n#define VCF_TX\t\t0\n#define VCF_RX\t\t1\n#define VCF_IDLE\t2\n#define VCF_RSV\t\t3\n\tunsigned int\t\tclass;\n\tu8\t\t\tinit_er;\n\tu8\t\t\tlacr;\n\tu8\t\t\tmax_er;\n\tunsigned int\t\tntste;\n\tspinlock_t\t\tlock;\n\tstruct atm_vcc\t\t*tx_vcc;\n\tstruct atm_vcc\t\t*rx_vcc;\n\tstruct idt77252_dev\t*card;\n\tstruct scq_info\t\t*scq;\t\t \n\tstruct rate_estimator\t*estimator;\n\tint\t\t\tscd_index;\n\tunion {\n\t\tstruct rx_pool\trx_pool;\n\t\tstruct aal1\taal1;\n\t} rcv;\n};\n\n \n \n \n \n \n\nstruct rct_entry\n{\n\tu32\t\tword_1;\n\tu32\t\tbuffer_handle;\n\tu32\t\tdma_address;\n\tu32\t\taal5_crc32;\n};\n\n \n \n \n \n \n\n#define SAR_RSQE_VALID      0x80000000\n#define SAR_RSQE_IDLE       0x40000000\n#define SAR_RSQE_BUF_MASK   0x00030000\n#define SAR_RSQE_BUF_ASGN   0x00008000\n#define SAR_RSQE_NZGFC      0x00004000\n#define SAR_RSQE_EPDU       0x00002000\n#define SAR_RSQE_BUF_CONT   0x00001000\n#define SAR_RSQE_EFCIE      0x00000800\n#define SAR_RSQE_CLP        0x00000400\n#define SAR_RSQE_CRC        0x00000200\n#define SAR_RSQE_CELLCNT    0x000001FF\n\n\n#define RSQSIZE            8192\n#define RSQ_NUM_ENTRIES    (RSQSIZE / 16)\n#define RSQ_ALIGNMENT      8192\n\nstruct rsq_entry {\n\tu32\t\t\tword_1;\n\tu32\t\t\tword_2;\n\tu32\t\t\tword_3;\n\tu32\t\t\tword_4;\n};\n\nstruct rsq_info {\n\tstruct rsq_entry\t*base;\n\tstruct rsq_entry\t*next;\n\tstruct rsq_entry\t*last;\n\tdma_addr_t\t\tpaddr;\n};\n\n\n \n \n \n \n \n\n#define SAR_TSQE_INVALID         0x80000000\n#define SAR_TSQE_TIMESTAMP       0x00FFFFFF\n#define SAR_TSQE_TYPE\t\t 0x60000000\n#define SAR_TSQE_TYPE_TIMER      0x00000000\n#define SAR_TSQE_TYPE_TSR        0x20000000\n#define SAR_TSQE_TYPE_IDLE       0x40000000\n#define SAR_TSQE_TYPE_TBD_COMP   0x60000000\n\n#define SAR_TSQE_TAG(stat)\t(((stat) >> 24) & 0x1f)\n\n#define TSQSIZE            8192\n#define TSQ_NUM_ENTRIES    1024\n#define TSQ_ALIGNMENT      8192\n\nstruct tsq_entry\n{\n\tu32\t\t\tword_1;\n\tu32\t\t\tword_2;\n};\n\nstruct tsq_info\n{\n\tstruct tsq_entry\t*base;\n\tstruct tsq_entry\t*next;\n\tstruct tsq_entry\t*last;\n\tdma_addr_t\t\tpaddr;\n};\n\nstruct tst_info\n{\n\tstruct vc_map\t\t*vc;\n\tu32\t\t\ttste;\n};\n\n#define TSTE_MASK\t\t0x601fffff\n\n#define TSTE_OPC_MASK\t\t0x60000000\n#define TSTE_OPC_NULL\t\t0x00000000\n#define TSTE_OPC_CBR\t\t0x20000000\n#define TSTE_OPC_VAR\t\t0x40000000\n#define TSTE_OPC_JMP\t\t0x60000000\n\n#define TSTE_PUSH_IDLE\t\t0x01000000\n#define TSTE_PUSH_ACTIVE\t0x02000000\n\n#define TST_SWITCH_DONE\t\t0\n#define TST_SWITCH_PENDING\t1\n#define TST_SWITCH_WAIT\t\t2\n\n#define FBQ_SHIFT\t\t9\n#define FBQ_SIZE\t\t(1 << FBQ_SHIFT)\n#define FBQ_MASK\t\t(FBQ_SIZE - 1)\n\nstruct sb_pool\n{\n\tunsigned int\t\tindex;\n\tstruct sk_buff\t\t*skb[FBQ_SIZE];\n};\n\n#define POOL_HANDLE(queue, index)\t(((queue + 1) << 16) | (index))\n#define POOL_QUEUE(handle)\t\t(((handle) >> 16) - 1)\n#define POOL_INDEX(handle)\t\t((handle) & 0xffff)\n\nstruct idt77252_dev\n{\n        struct tsq_info\t\ttsq;\t\t \n        struct rsq_info\t\trsq;\t\t \n\n\tstruct pci_dev\t\t*pcidev;\t \n\tstruct atm_dev\t\t*atmdev;\t \n\n\tvoid __iomem\t\t*membase;\t \n\tunsigned long\t\tsrambase;\t \n\tvoid __iomem\t\t*fbq[4];\t \n\n\tstruct mutex\t\tmutex;\n\tspinlock_t\t\tcmd_lock;\t \n\n\tunsigned long\t\tsoftstat;\n\tunsigned long\t\tflags;\t\t \n\n\tstruct work_struct\ttqueue;\n\n\tunsigned long\t\ttct_base;\t \n        unsigned long\t\trct_base;\t \n        unsigned long\t\trt_base;\t \n        unsigned long\t\tscd_base;\t \n        unsigned long\t\ttst[2];\t\t \n\tunsigned long\t\tabrst_base;\t \n        unsigned long\t\tfifo_base;\t \n\n\tunsigned long\t\tirqstat[16];\n\n\tunsigned int\t\tsramsize;\t \n\n        unsigned int\t\ttct_size;\t \n        unsigned int\t\trct_size;\t \n        unsigned int\t\tscd_size;\t \n        unsigned int\t\ttst_size;\t \n        unsigned int\t\ttst_free;\t \n        unsigned int\t\tabrst_size;\t \n        unsigned int\t\tfifo_size;\t \n\n        unsigned int\t\tvpibits;\t \n        unsigned int\t\tvcibits;\t \n        unsigned int\t\tvcimask;\t \n\n\tunsigned int\t\tutopia_pcr;\t \n\tunsigned int\t\tlink_pcr;\t \n\n\tstruct vc_map\t\t**vcs;\t\t \n\tstruct vc_map\t\t**scd2vc;\t \n\n\tstruct tst_info\t\t*soft_tst;\t \n\tunsigned int\t\ttst_index;\t \n\tstruct timer_list\ttst_timer;\n\tspinlock_t\t\ttst_lock;\n\tunsigned long\t\ttst_state;\n\n\tstruct sb_pool\t\tsbpool[4];\t \n\tstruct sk_buff\t\t*raw_cell_head;  \n\tu32\t\t\t*raw_cell_hnd;\t \n\tdma_addr_t\t\traw_cell_paddr;\n\n\tint\t\t\tindex;\t\t \n\tint\t\t\trevision;\t \n\n\tchar\t\t\tname[16];\t \n\n\tstruct idt77252_dev\t*next;\n};\n\n\n \n#define IDT77252_BIT_INIT\t\t1\n#define IDT77252_BIT_INTERRUPT\t\t2\n\n\n#define ATM_CELL_PAYLOAD         48\n\n#define FREEBUF_ALIGNMENT        16\n\n \n \n \n \n \n#define ALIGN_ADDRESS(addr, alignment) \\\n        ((((u32)(addr)) + (((u32)(alignment))-1)) & ~(((u32)(alignment)) - 1))\n\n\n \n \n \n \n \n\n#define SAR_REG_DR0\t(card->membase + 0x00)\n#define SAR_REG_DR1\t(card->membase + 0x04)\n#define SAR_REG_DR2\t(card->membase + 0x08)\n#define SAR_REG_DR3\t(card->membase + 0x0C)\n#define SAR_REG_CMD\t(card->membase + 0x10)\n#define SAR_REG_CFG\t(card->membase + 0x14)\n#define SAR_REG_STAT\t(card->membase + 0x18)\n#define SAR_REG_RSQB\t(card->membase + 0x1C)\n#define SAR_REG_RSQT\t(card->membase + 0x20)\n#define SAR_REG_RSQH\t(card->membase + 0x24)\n#define SAR_REG_CDC\t(card->membase + 0x28)\n#define SAR_REG_VPEC\t(card->membase + 0x2C)\n#define SAR_REG_ICC\t(card->membase + 0x30)\n#define SAR_REG_RAWCT\t(card->membase + 0x34)\n#define SAR_REG_TMR\t(card->membase + 0x38)\n#define SAR_REG_TSTB\t(card->membase + 0x3C)\n#define SAR_REG_TSQB\t(card->membase + 0x40)\n#define SAR_REG_TSQT\t(card->membase + 0x44)\n#define SAR_REG_TSQH\t(card->membase + 0x48)\n#define SAR_REG_GP\t(card->membase + 0x4C)\n#define SAR_REG_VPM\t(card->membase + 0x50)\n#define SAR_REG_RXFD\t(card->membase + 0x54)\n#define SAR_REG_RXFT\t(card->membase + 0x58)\n#define SAR_REG_RXFH\t(card->membase + 0x5C)\n#define SAR_REG_RAWHND\t(card->membase + 0x60)\n#define SAR_REG_RXSTAT\t(card->membase + 0x64)\n#define SAR_REG_ABRSTD\t(card->membase + 0x68)\n#define SAR_REG_ABRRQ\t(card->membase + 0x6C)\n#define SAR_REG_VBRRQ\t(card->membase + 0x70)\n#define SAR_REG_RTBL\t(card->membase + 0x74)\n#define SAR_REG_MDFCT\t(card->membase + 0x78)\n#define SAR_REG_TXSTAT\t(card->membase + 0x7C)\n#define SAR_REG_TCMDQ\t(card->membase + 0x80)\n#define SAR_REG_IRCP\t(card->membase + 0x84)\n#define SAR_REG_FBQP0\t(card->membase + 0x88)\n#define SAR_REG_FBQP1\t(card->membase + 0x8C)\n#define SAR_REG_FBQP2\t(card->membase + 0x90)\n#define SAR_REG_FBQP3\t(card->membase + 0x94)\n#define SAR_REG_FBQS0\t(card->membase + 0x98)\n#define SAR_REG_FBQS1\t(card->membase + 0x9C)\n#define SAR_REG_FBQS2\t(card->membase + 0xA0)\n#define SAR_REG_FBQS3\t(card->membase + 0xA4)\n#define SAR_REG_FBQWP0\t(card->membase + 0xA8)\n#define SAR_REG_FBQWP1\t(card->membase + 0xAC)\n#define SAR_REG_FBQWP2\t(card->membase + 0xB0)\n#define SAR_REG_FBQWP3\t(card->membase + 0xB4)\n#define SAR_REG_NOW\t(card->membase + 0xB8)\n\n\n \n \n \n \n \n\n#define SAR_CMD_NO_OPERATION         0x00000000\n#define SAR_CMD_OPENCLOSE_CONNECTION 0x20000000\n#define SAR_CMD_WRITE_SRAM           0x40000000\n#define SAR_CMD_READ_SRAM            0x50000000\n#define SAR_CMD_READ_UTILITY         0x80000000\n#define SAR_CMD_WRITE_UTILITY        0x90000000\n\n#define SAR_CMD_OPEN_CONNECTION     (SAR_CMD_OPENCLOSE_CONNECTION | 0x00080000)\n#define SAR_CMD_CLOSE_CONNECTION     SAR_CMD_OPENCLOSE_CONNECTION\n\n\n \n \n \n \n \n\n#define SAR_CFG_SWRST          0x80000000   \n#define SAR_CFG_LOOP           0x40000000   \n#define SAR_CFG_RXPTH          0x20000000   \n#define SAR_CFG_IDLE_CLP       0x10000000   \n#define SAR_CFG_TX_FIFO_SIZE_1 0x04000000   \n#define SAR_CFG_TX_FIFO_SIZE_2 0x08000000   \n#define SAR_CFG_TX_FIFO_SIZE_4 0x0C000000   \n#define SAR_CFG_TX_FIFO_SIZE_9 0x00000000   \n#define SAR_CFG_NO_IDLE        0x02000000   \n#define SAR_CFG_RSVD1          0x01000000   \n#define SAR_CFG_RXSTQ_SIZE_2k  0x00000000   \n#define SAR_CFG_RXSTQ_SIZE_4k  0x00400000   \n#define SAR_CFG_RXSTQ_SIZE_8k  0x00800000   \n#define SAR_CFG_RXSTQ_SIZE_R   0x00C00000   \n#define SAR_CFG_ICAPT          0x00200000   \n#define SAR_CFG_IGGFC          0x00100000   \n#define SAR_CFG_VPVCS_0        0x00000000   \n#define SAR_CFG_VPVCS_1        0x00040000   \n#define SAR_CFG_VPVCS_2        0x00080000   \n#define SAR_CFG_VPVCS_8        0x000C0000   \n#define SAR_CFG_CNTBL_1k       0x00000000   \n#define SAR_CFG_CNTBL_4k       0x00010000   \n#define SAR_CFG_CNTBL_16k      0x00020000   \n#define SAR_CFG_CNTBL_512      0x00030000   \n#define SAR_CFG_VPECA          0x00008000   \n#define SAR_CFG_RXINT_NOINT    0x00000000   \n#define SAR_CFG_RXINT_NODELAY  0x00001000   \n#define SAR_CFG_RXINT_256US    0x00002000   \n#define SAR_CFG_RXINT_505US    0x00003000   \n#define SAR_CFG_RXINT_742US    0x00004000   \n#define SAR_CFG_RAWIE          0x00000800   \n#define SAR_CFG_RQFIE          0x00000400   \n#define SAR_CFG_RSVD2          0x00000200   \n#define SAR_CFG_CACHE          0x00000100   \n#define SAR_CFG_TMOIE          0x00000080   \n#define SAR_CFG_FBIE           0x00000040   \n#define SAR_CFG_TXEN           0x00000020   \n#define SAR_CFG_TXINT          0x00000010   \n#define SAR_CFG_TXUIE          0x00000008   \n#define SAR_CFG_UMODE          0x00000004   \n#define SAR_CFG_TXSFI          0x00000002   \n#define SAR_CFG_PHYIE          0x00000001   \n\n#define SAR_CFG_TX_FIFO_SIZE_MASK 0x0C000000   \n#define SAR_CFG_RXSTQSIZE_MASK 0x00C00000\n#define SAR_CFG_CNTBL_MASK     0x00030000\n#define SAR_CFG_RXINT_MASK     0x00007000\n\n\n \n \n \n \n \n\n#define SAR_STAT_FRAC_3     0xF0000000  \n#define SAR_STAT_FRAC_2     0x0F000000  \n#define SAR_STAT_FRAC_1     0x00F00000  \n#define SAR_STAT_FRAC_0     0x000F0000  \n#define SAR_STAT_TSIF       0x00008000  \n#define SAR_STAT_TXICP      0x00004000  \n#define SAR_STAT_RSVD1      0x00002000  \n#define SAR_STAT_TSQF       0x00001000  \n#define SAR_STAT_TMROF      0x00000800  \n#define SAR_STAT_PHYI       0x00000400  \n#define SAR_STAT_CMDBZ      0x00000200  \n#define SAR_STAT_FBQ3A      0x00000100  \n#define SAR_STAT_FBQ2A      0x00000080  \n#define SAR_STAT_RSQF       0x00000040  \n#define SAR_STAT_EPDU       0x00000020  \n#define SAR_STAT_RAWCF      0x00000010   \n#define SAR_STAT_FBQ1A      0x00000008  \n#define SAR_STAT_FBQ0A      0x00000004  \n#define SAR_STAT_RSQAF      0x00000002    \n#define SAR_STAT_RSVD2      0x00000001  \n\n\n \n \n \n \n \n\n#define SAR_GP_TXNCC_MASK   0xff000000   \n#define SAR_GP_EEDI         0x00010000   \n#define SAR_GP_BIGE         0x00008000   \n#define SAR_GP_RM_NORMAL    0x00000000   \n#define SAR_GP_RM_TO_RCQ    0x00002000   \n#define SAR_GP_RM_RSVD      0x00004000   \n#define SAR_GP_RM_INHIBIT   0x00006000   \n#define SAR_GP_PHY_RESET    0x00000008   \n#define SAR_GP_EESCLK\t    0x00000004\t \n#define SAR_GP_EECS\t    0x00000002\t \n#define SAR_GP_EEDO\t    0x00000001\t \n\n\n \n \n \n \n \n\n#define SAR_SRAM_SCD_SIZE        12\n#define SAR_SRAM_TCT_SIZE         8\n#define SAR_SRAM_RCT_SIZE         4\n\n#define SAR_SRAM_TCT_128_BASE    0x00000\n#define SAR_SRAM_TCT_128_TOP     0x01fff\n#define SAR_SRAM_RCT_128_BASE    0x02000\n#define SAR_SRAM_RCT_128_TOP     0x02fff\n#define SAR_SRAM_FB0_128_BASE    0x03000\n#define SAR_SRAM_FB0_128_TOP     0x033ff\n#define SAR_SRAM_FB1_128_BASE    0x03400\n#define SAR_SRAM_FB1_128_TOP     0x037ff\n#define SAR_SRAM_FB2_128_BASE    0x03800\n#define SAR_SRAM_FB2_128_TOP     0x03bff\n#define SAR_SRAM_FB3_128_BASE    0x03c00\n#define SAR_SRAM_FB3_128_TOP     0x03fff\n#define SAR_SRAM_SCD_128_BASE    0x04000\n#define SAR_SRAM_SCD_128_TOP     0x07fff\n#define SAR_SRAM_TST1_128_BASE   0x08000\n#define SAR_SRAM_TST1_128_TOP    0x0bfff\n#define SAR_SRAM_TST2_128_BASE   0x0c000\n#define SAR_SRAM_TST2_128_TOP    0x0ffff\n#define SAR_SRAM_ABRSTD_128_BASE 0x10000\n#define SAR_SRAM_ABRSTD_128_TOP  0x13fff\n#define SAR_SRAM_RT_128_BASE     0x14000\n#define SAR_SRAM_RT_128_TOP      0x15fff\n\n#define SAR_SRAM_FIFO_128_BASE   0x18000\n#define SAR_SRAM_FIFO_128_TOP    0x1ffff\n\n\n \n \n \n \n \n\n#define SAR_SRAM_TCT_32_BASE     0x00000\n#define SAR_SRAM_TCT_32_TOP      0x00fff\n#define SAR_SRAM_RCT_32_BASE     0x01000\n#define SAR_SRAM_RCT_32_TOP      0x017ff\n#define SAR_SRAM_FB0_32_BASE     0x01800\n#define SAR_SRAM_FB0_32_TOP      0x01bff\n#define SAR_SRAM_FB1_32_BASE     0x01c00\n#define SAR_SRAM_FB1_32_TOP      0x01fff\n#define SAR_SRAM_FB2_32_BASE     0x02000\n#define SAR_SRAM_FB2_32_TOP      0x023ff\n#define SAR_SRAM_FB3_32_BASE     0x02400\n#define SAR_SRAM_FB3_32_TOP      0x027ff\n#define SAR_SRAM_SCD_32_BASE     0x02800\n#define SAR_SRAM_SCD_32_TOP      0x03fff\n#define SAR_SRAM_TST1_32_BASE    0x04000\n#define SAR_SRAM_TST1_32_TOP     0x04fff\n#define SAR_SRAM_TST2_32_BASE    0x05000\n#define SAR_SRAM_TST2_32_TOP     0x05fff\n#define SAR_SRAM_ABRSTD_32_BASE  0x06000\n#define SAR_SRAM_ABRSTD_32_TOP   0x067ff\n#define SAR_SRAM_RT_32_BASE      0x06800\n#define SAR_SRAM_RT_32_TOP       0x06fff\n#define SAR_SRAM_FIFO_32_BASE    0x07000\n#define SAR_SRAM_FIFO_32_TOP     0x07fff\n\n\n \n \n \n \n \n\n#define SAR_TSR_TYPE_TSR  0x80000000\n#define SAR_TSR_TYPE_TBD  0x00000000\n#define SAR_TSR_TSIF      0x20000000\n#define SAR_TSR_TAG_MASK  0x01F00000\n\n\n \n \n \n \n \n\n#define SAR_TBD_EPDU      0x40000000\n#define SAR_TBD_TSIF      0x20000000\n#define SAR_TBD_OAM       0x10000000\n#define SAR_TBD_AAL0      0x00000000\n#define SAR_TBD_AAL34     0x04000000\n#define SAR_TBD_AAL5      0x08000000\n#define SAR_TBD_GTSI      0x02000000\n#define SAR_TBD_TAG_MASK  0x01F00000\n\n#define SAR_TBD_VPI_MASK  0x0FF00000\n#define SAR_TBD_VCI_MASK  0x000FFFF0\n#define SAR_TBD_VC_MASK   (SAR_TBD_VPI_MASK | SAR_TBD_VCI_MASK)\n\n#define SAR_TBD_VPI_SHIFT 20\n#define SAR_TBD_VCI_SHIFT 4\n\n\n \n \n \n \n \n\n#define SAR_RXFD_SIZE_MASK     0x0F000000\n#define SAR_RXFD_SIZE_512      0x00000000   \n#define SAR_RXFD_SIZE_1K       0x01000000   \n#define SAR_RXFD_SIZE_2K       0x02000000   \n#define SAR_RXFD_SIZE_4K       0x03000000   \n#define SAR_RXFD_SIZE_8K       0x04000000   \n#define SAR_RXFD_SIZE_16K      0x05000000   \n#define SAR_RXFD_SIZE_32K      0x06000000   \n#define SAR_RXFD_SIZE_64K      0x07000000   \n#define SAR_RXFD_SIZE_128K     0x08000000   \n#define SAR_RXFD_SIZE_256K     0x09000000   \n#define SAR_RXFD_ADDR_MASK     0x001ffc00\n\n\n \n \n \n \n \n\n#define SAR_ABRSTD_SIZE_MASK   0x07000000\n#define SAR_ABRSTD_SIZE_512    0x00000000   \n#define SAR_ABRSTD_SIZE_1K     0x01000000   \n#define SAR_ABRSTD_SIZE_2K     0x02000000   \n#define SAR_ABRSTD_SIZE_4K     0x03000000   \n#define SAR_ABRSTD_SIZE_8K     0x04000000   \n#define SAR_ABRSTD_SIZE_16K    0x05000000   \n#define SAR_ABRSTD_ADDR_MASK   0x001ffc00\n\n\n \n \n \n \n \n\n#define SAR_RCTE_IL_MASK       0xE0000000   \n#define SAR_RCTE_IC_MASK       0x1C000000   \n#define SAR_RCTE_RSVD          0x02000000   \n#define SAR_RCTE_LCD           0x01000000   \n#define SAR_RCTE_CI_VC         0x00800000   \n#define SAR_RCTE_FBP_01        0x00000000   \n#define SAR_RCTE_FBP_1         0x00200000   \n#define SAR_RCTE_FBP_2         0x00400000   \n#define SAR_RCTE_FBP_3         0x00600000   \n#define SAR_RCTE_NZ_GFC        0x00100000   \n#define SAR_RCTE_CONNECTOPEN   0x00080000   \n#define SAR_RCTE_AAL_MASK      0x00070000   \n#define SAR_RCTE_RAWCELLINTEN  0x00008000   \n#define SAR_RCTE_RXCONCELLADDR 0x00004000   \n#define SAR_RCTE_BUFFSTAT_MASK 0x00003000   \n#define SAR_RCTE_EFCI          0x00000800   \n#define SAR_RCTE_CLP           0x00000400   \n#define SAR_RCTE_CRC           0x00000200   \n#define SAR_RCTE_CELLCNT_MASK  0x000001FF   \n\n#define SAR_RCTE_AAL0          0x00000000   \n#define SAR_RCTE_AAL34         0x00010000\n#define SAR_RCTE_AAL5          0x00020000\n#define SAR_RCTE_RCQ           0x00030000\n#define SAR_RCTE_OAM           0x00040000\n\n#define TCMDQ_START\t\t0x01000000\n#define TCMDQ_LACR\t\t0x02000000\n#define TCMDQ_START_LACR\t0x03000000\n#define TCMDQ_INIT_ER\t\t0x04000000\n#define TCMDQ_HALT\t\t0x05000000\n\n\nstruct idt77252_skb_prv {\n\tstruct scqe\ttbd;\t \n\tdma_addr_t\tpaddr;\t \n\tu32\t\tpool;\t \n} __packed;\n\n#define IDT77252_PRV_TBD(skb)\t\\\n\t(((struct idt77252_skb_prv *)(ATM_SKB(skb)+1))->tbd)\n#define IDT77252_PRV_PADDR(skb)\t\\\n\t(((struct idt77252_skb_prv *)(ATM_SKB(skb)+1))->paddr)\n#define IDT77252_PRV_POOL(skb)\t\\\n\t(((struct idt77252_skb_prv *)(ATM_SKB(skb)+1))->pool)\n\n \n \n \n \n \n\n#ifndef PCI_VENDOR_ID_IDT\n#define PCI_VENDOR_ID_IDT 0x111D\n#endif  \n\n#ifndef PCI_DEVICE_ID_IDT_IDT77252\n#define PCI_DEVICE_ID_IDT_IDT77252 0x0003\n#endif  \n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}