// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module RegFile(	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
  input         clock,	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
                reset,	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
  input  [4:0]  io_rs1_addr,	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:7:14
  output [63:0] io_rs1_data,	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:7:14
  input         io_wen,	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:7:14
  input  [4:0]  io_rd_addr,	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:7:14
  input  [63:0] io_rd_data	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:7:14
);

  reg  [63:0]       regs_0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_1;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_2;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_3;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_4;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_5;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_6;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_7;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_8;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_9;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_10;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_11;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_12;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_13;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_14;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_15;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_16;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_17;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_18;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_19;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_20;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_21;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_22;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_23;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_24;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_25;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_26;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_27;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_28;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_29;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_30;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  reg  [63:0]       regs_31;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
  wire [31:0][63:0] _GEN =
    {{regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {regs_0}};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :21:21
  always @(posedge clock) begin	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
    if (reset) begin	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
      regs_0 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_1 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_2 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_3 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_4 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_5 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_6 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_7 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_8 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_9 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_10 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_11 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_12 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_13 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_14 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_15 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_16 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_17 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_18 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_19 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_20 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_21 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_22 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_23 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_24 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_25 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_26 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_27 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_28 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_29 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_30 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
      regs_31 <= 64'h0;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:{21,29}
    end
    else begin	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
      automatic logic _GEN_0 = io_wen & (|io_rd_addr);	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:25:{15,29}
      if (_GEN_0 & ~(|io_rd_addr))	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,29,38}, :26:22
        regs_0 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h1)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_1 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h2)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_2 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h3)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_3 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h4)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_4 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h5)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_5 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h6)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_6 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h7)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_7 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h8)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_8 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h9)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_9 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'hA)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_10 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'hB)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_11 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'hC)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_12 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'hD)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_13 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'hE)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_14 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'hF)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_15 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h10)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_16 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h11)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_17 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h12)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_18 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h13)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_19 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h14)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_20 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h15)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_21 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h16)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_22 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h17)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_23 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h18)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_24 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h19)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_25 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h1A)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_26 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h1B)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_27 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h1C)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_28 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h1D)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_29 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & io_rd_addr == 5'h1E)	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_30 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
      if (_GEN_0 & (&io_rd_addr))	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21, :25:{15,38}, :26:22
        regs_31 <= io_rd_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:18:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
      automatic logic [31:0] _RANDOM[0:63];	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
        `INIT_RANDOM_PROLOG_	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
        for (logic [6:0] i = 7'h0; i < 7'h40; i += 7'h1) begin
          _RANDOM[i[5:0]] = `RANDOM;	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
        end	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
        regs_0 = {_RANDOM[6'h0], _RANDOM[6'h1]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_1 = {_RANDOM[6'h2], _RANDOM[6'h3]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_2 = {_RANDOM[6'h4], _RANDOM[6'h5]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_3 = {_RANDOM[6'h6], _RANDOM[6'h7]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_4 = {_RANDOM[6'h8], _RANDOM[6'h9]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_5 = {_RANDOM[6'hA], _RANDOM[6'hB]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_6 = {_RANDOM[6'hC], _RANDOM[6'hD]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_7 = {_RANDOM[6'hE], _RANDOM[6'hF]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_8 = {_RANDOM[6'h10], _RANDOM[6'h11]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_9 = {_RANDOM[6'h12], _RANDOM[6'h13]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_10 = {_RANDOM[6'h14], _RANDOM[6'h15]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_11 = {_RANDOM[6'h16], _RANDOM[6'h17]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_12 = {_RANDOM[6'h18], _RANDOM[6'h19]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_13 = {_RANDOM[6'h1A], _RANDOM[6'h1B]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_14 = {_RANDOM[6'h1C], _RANDOM[6'h1D]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_15 = {_RANDOM[6'h1E], _RANDOM[6'h1F]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_16 = {_RANDOM[6'h20], _RANDOM[6'h21]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_17 = {_RANDOM[6'h22], _RANDOM[6'h23]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_18 = {_RANDOM[6'h24], _RANDOM[6'h25]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_19 = {_RANDOM[6'h26], _RANDOM[6'h27]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_20 = {_RANDOM[6'h28], _RANDOM[6'h29]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_21 = {_RANDOM[6'h2A], _RANDOM[6'h2B]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_22 = {_RANDOM[6'h2C], _RANDOM[6'h2D]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_23 = {_RANDOM[6'h2E], _RANDOM[6'h2F]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_24 = {_RANDOM[6'h30], _RANDOM[6'h31]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_25 = {_RANDOM[6'h32], _RANDOM[6'h33]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_26 = {_RANDOM[6'h34], _RANDOM[6'h35]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_27 = {_RANDOM[6'h36], _RANDOM[6'h37]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_28 = {_RANDOM[6'h38], _RANDOM[6'h39]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_29 = {_RANDOM[6'h3A], _RANDOM[6'h3B]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_30 = {_RANDOM[6'h3C], _RANDOM[6'h3D]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
        regs_31 = {_RANDOM[6'h3E], _RANDOM[6'h3F]};	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
      `FIRRTL_AFTER_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rs1_data = io_rs1_addr == 5'h0 ? 64'h0 : _GEN[io_rs1_addr];	// home/emerald/zaqal/src/main/scala/zaqal/backend/RegFile.scala:6:7, :18:29, :21:{21,34}
endmodule

