// Seed: 2475171380
module module_0;
  id_1 :
  assert property (@(posedge id_1) id_1 + id_1)
  else $display(1, 1'h0, id_1 << 1, id_1, 1, 1'b0 >> 1);
  wand id_2;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  generate
    always @(negedge ~id_1) begin
      if (id_3) begin
        id_3 <= id_1;
      end
    end
  endgenerate
  module_0();
endmodule
