// Seed: 4061834618
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output logic id_5,
    input uwire id_6,
    output tri id_7,
    input supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    output supply1 id_11
);
  wire id_13;
  wire id_14;
  module_0(
      id_13, id_13, id_13, id_13, id_14, id_14
  );
  wire id_15;
  always begin
    id_5 <= 1;
  end
endmodule
