## SMMU

SMMU å°±æ˜¯ ARM æ¶æ„çš„ IOMMUï¼Œä»¥å‰æ¥è§¦çš„éƒ½æ˜¯ X86ï¼Œè¿˜å¥‡æ€ªäº† ğŸ˜…

é¦–å…ˆä»æ ¹æœ¬ä¸Šæ¥è®²ï¼ŒSMMU æ˜¯åšä»€ä¹ˆçš„ï¼Œè¿™æ˜¯æˆ‘ä¹‹å‰äº†è§£çš„ IOMMU çš„è§£é‡Šï¼š

> IOMMU(**inputâ€“output memory management unit**) æœ‰ä¸¤å¤§åŠŸèƒ½ï¼šæ§åˆ¶è®¾å¤‡ dma åœ°å€æ˜ å°„åˆ°æœºå™¨ç‰©ç†åœ°å€ï¼ˆDMA Remmapingï¼‰ï¼Œä¸­æ–­é‡æ˜ å°„(intremap)ï¼ˆå¯é€‰ï¼‰
>
> ç¬¬ä¸€ä¸ªåŠŸèƒ½è¿›ä¸€æ­¥è§£é‡Šæ˜¯è¿™æ ·çš„ï¼Œåœ¨æ²¡æœ‰ Iommu çš„æ—¶å€™ï¼Œè®¾å¤‡é€šè¿‡ dma å¯ä»¥è®¿é—®åˆ°æœºå™¨çš„å…¨éƒ¨çš„åœ°å€ç©ºé—´ï¼Œè¿™æ ·ä¼šå¯¼è‡´ç³»ç»Ÿè¢«æ”»å‡»ã€‚å½“å‡ºç°äº† iommu ä»¥åï¼Œiommu é€šè¿‡æ§åˆ¶æ¯ä¸ªè®¾å¤‡ dma åœ°å€åˆ°å®é™…ç‰©ç†åœ°å€çš„æ˜ å°„è½¬æ¢ï¼Œä½¿å¾—åœ¨ä¸€å®šçš„å†…æ ¸é©±åŠ¨æ¡†æ¶ä¸‹ï¼Œç”¨æˆ·æ€é©±åŠ¨èƒ½å¤Ÿå®Œå…¨æ“ä½œæŸä¸ªè®¾å¤‡ dma å’Œä¸­æ–­æˆä¸ºå¯èƒ½ï¼ŒåŒæ—¶ä¿è¯å®‰å…¨æ€§ã€‚

æ‰€ä»¥ SMMU çš„åŠŸèƒ½æ˜¯ä¸€æ ·çš„ï¼Œä¸€ä¸ªæ˜¯åœ°å€æ˜ å°„ï¼Œæ§åˆ¶å¤–è®¾è®¿é—®å†…å­˜çš„åœ°å€ï¼Œæé«˜å®‰å…¨æ€§ï¼Œä¸€ä¸ªæ˜¯è™šæ‹ŸåŒ–ä¸­ä¼šç”¨åˆ°çš„ä¸­æ–­é‡æ˜ å°„ã€‚

æ•´ä½“ç³»ç»Ÿæ¶æ„åˆ†ä¸ºå››å¤§éƒ¨åˆ†ï¼š

- SMMU Driver on AP: è½¯ä»¶éƒ¨åˆ†ï¼Œè¿è¡Œåœ¨ CPU ä¸Šï¼›
- SMMU ç¡¬ä»¶ï¼š
  - configuration table: SMMU çš„é…ç½®ä¿¡æ¯ï¼Œå¦‚ STE, Context Descriptor, CmdQ, EventQï¼›
  - TLB/PageWalkTable: SMMU è½¬æ¢çš„ç¼“å­˜ï¼Œä»¥åŠè½¬æ¢ç¼“å­˜ miss æ—¶ï¼Œå‘èµ· page table walkï¼›
  - cmdq: è½¯ä»¶ä¸‹å‘ä¸€äº›æ§åˆ¶å‘½ä»¤æ‰€åœ¨çš„é˜Ÿåˆ—ï¼›
  - eventq: SMMU äº§ç”Ÿ event éœ€è¦ SMMU driver å¤„ç†æ—¶æ‰€åœ¨çš„é˜Ÿåˆ—ï¼›

- IODevice: è¿æ¥ SMMU å¤–è®¾ï¼›

- STE, CD, PageTable: è¿™äº› SMMU çš„é…ç½®ä½äº DDRã€‚

### SMMU ç¡¬ä»¶ä»‹ç»

SMMU ä¸º System Memory Management Unitï¼Œå®ƒçš„åŠŸèƒ½ä¸ MMU åŠŸèƒ½ç±»ä¼¼ï¼Œå°† IO è®¾å¤‡çš„ DMA åœ°å€è¯·æ±‚(IOVA)è½¬åŒ–ä¸ºç³»ç»Ÿæ€»çº¿åœ°å€(PA)ï¼Œå®ç°åœ°å€æ˜ å°„ã€å±æ€§è½¬æ¢ã€æƒé™æ£€æŸ¥ç­‰åŠŸèƒ½ï¼Œå®ç°ä¸åŒè®¾å¤‡çš„ DMA åœ°å€ç©ºé—´éš”ç¦»ã€‚

![smmu](D:\gitlab\xiaomi\image\smmu.jpeg)

#### STE ä»‹ç»

STE ä¸º Stream Table Entryï¼Œç”¨äºæè¿° streamï¼ˆè®¾å¤‡ï¼‰çš„é…ç½®ä¿¡æ¯ï¼Œå®ƒåˆ†ä¸ºçº¿æ€§ STE å’ŒäºŒçº§ STEã€‚

![ste.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/ste.png?raw=true)

![ste_structure.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/ste_structure.png?raw=true)

##### SECSID/SID/SSID å«ä¹‰

![sid](D:\gitlab\UtopianFuture.github.io\image\sid.png)

- SID
  - SID ç”¨äºåŒºåˆ†ä¸åŒçš„ Streamï¼Œä¸åŒ Stream ä¼šä½¿ç”¨ä¸åŒçš„ STEï¼Œä»è€Œå¾—åˆ°ä¸åŒçš„ SMMU é…ç½®ï¼›
  - **STE å¯ä»¥é…ç½® Stream bypassï¼Œattributes overrideï¼ŒCD åŸºåœ°å€**ç­‰ï¼›
  - SID ç”¨äºåŒºåˆ†ä¸åŒçš„ Masterï¼Œå¯¹ä¸åŒ Master ä½¿ç”¨ä¸åŒçš„é…ç½®ï¼›
  - å½“ 1 ä¸ª Master éœ€è¦å¯¹ä¸åŒçš„æ•°æ®æµä½¿ç”¨ä¸åŒçš„é…ç½®æ—¶ï¼Œå¯ä»¥å¢åŠ  SID æ•°é‡è¿›è¡ŒåŒºåˆ†ï¼›
  - **å®‰å…¨ Stream å’Œéå®‰å…¨ Stream å±äºä¸¤ä¸ªç‹¬ç«‹ä¸–ç•Œï¼Œæ‰€ä»¥å¯ä»¥ä½¿ç”¨ç›¸åŒçš„ SID**ï¼›
- SSIDã€SSIDV
  - SSID ç”¨äºç»†åˆ†æŸä¸ª Stream é‡Œçš„ SubStreamï¼Œä¸åŒ SubStream ä¼šä½¿ç”¨ä¸åŒçš„ CDï¼Œä»è€Œå¯ä»¥ä½¿ç”¨ä¸åŒçš„é¡µè¡¨ï¼›
  - **SSID ç”¨äºåŒºåˆ†ä¸åŒçš„è¿›ç¨‹ï¼Œå¦‚æœ 1 ä¸ª Master å¯ä»¥åŒæ—¶è¢«å¤šä¸ªè¿›ç¨‹ä½¿ç”¨ï¼Œåˆ™éœ€è¦é€šè¿‡ SSID å¯¹å±äºä¸åŒè¿›ç¨‹çš„ä¼ è¾“è¿›è¡ŒåŒºåˆ†**ï¼›
  - SSID ç”± SSIDV ä¿¡å·æ ‡è®°æ˜¯å¦æœ‰æ•ˆï¼ŒSSIDV ä¸º 0 æ—¶ï¼Œä¼ è¾“å±äºé»˜è®¤ SubStream(SSID=0)ï¼›

##### çº¿æ€§ STE

çº¿æ€§ STE ä¸ºä¸€ç»„è¿ç»­çš„ STEï¼Œç”± StreamID=0 å¼€å§‹ï¼Œå¤§å° 2^n å¤§å°ã€‚ä½†æ¯ä¸ª STE å¤§å°ä¸º 60byteï¼Œå½“ STE æ•°ç›®æ¯”è¾ƒå¤šæ—¶ï¼Œéœ€è¦åˆ†é…çš„è¿ç»­å†…å­˜æ¯”è¾ƒå¤§ï¼Œå¯¹äºè¿ç»­å†…å­˜ä¸å¤Ÿçš„ç³»ç»Ÿï¼Œå¯èƒ½åˆ†é…æ¯”è¾ƒå›°éš¾ï¼Œå› æ­¤åˆå®šä¹‰äº†äºŒçº§ STEï¼Œå¯ä»¥èŠ‚çœåˆ†é…çš„è¿ç»­å†…å­˜ã€‚

![line_ste.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/line_ste.png?raw=true)

äºŒçº§ STE å¦‚ä¸‹å›¾æ‰€ç¤ºï¼Œç¬¬ä¸€çº§ STE å¹¶ä¸æŒ‡å‘çœŸå®çš„ STEï¼Œè€Œæ˜¯æŒ‡å‘ç¬¬äºŒçº§ STEï¼Œç¬¬äºŒçº§ STE æŒ‡å‘çœŸå®çš„ STE ä¸”ä¸ºçº¿æ€§çš„ STEã€‚ç¬¬ä¸€çº§ STE çš„ç´¢å¼•ç”± StreamID[n: SPT]å†³å®šï¼Œå…¶ä¸­ SPT ç”± SMMU_STRTAB_BASE_CFG.SPLIT å†³å®šã€‚ç¬¬äºŒçº§ STE çš„æœ€å¤§æ•°ç›®ç”± StreamID[SPT:0]å†³å®šã€‚

![noline-ste.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/noline-ste.png?raw=true)

#### CD

Context Descriptors : **åŒ…å« stage1 çš„é¡µè¡¨åŸºåœ°å€ã€ASID ç­‰ä¿¡æ¯ï¼Œå¤šä¸ª CD è¡¨ç”± Sub streamID é€‰æ‹©**ã€‚CD å¯ä»¥é…ç½® VA åœ°å€èŒƒå›´ã€é¡µè¡¨ç²’åº¦ã€é¡µè¡¨åŸºåœ°å€ã€é¡µè¡¨èµ·å§‹å®‰å…¨å±æ€§ç­‰ã€‚

![cd.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/cd.png?raw=true)![cd_structure.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/cd_structure.png?raw=true)



#### æ•´ä½“ç¿»è¯‘è¿‡ç¨‹

åœ¨ä½¿èƒ½ SMMU ä¸¤é˜¶æ®µåœ°å€ç¿»è¯‘çš„æƒ…å†µä¸‹ï¼Œstage1 è´Ÿè´£å°†è®¾å¤‡ DMA è¯·æ±‚å‘å‡ºçš„ VA ç¿»è¯‘ä¸º IPA å¹¶ä½œä¸º stage2 çš„è¾“å…¥ï¼Œ stage2 åˆ™åˆ©ç”¨ stage1 è¾“å‡ºçš„ IPA å†æ¬¡è¿›è¡Œç¿»è¯‘å¾—åˆ° PAï¼Œä»è€Œ DMA è¯·æ±‚æ­£ç¡®åœ°è®¿é—®åˆ° Guest çš„è¦æ“ä½œçš„åœ°å€ç©ºé—´ä¸Šã€‚

![smmu_translate.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/smmu_translate.png?raw=true)

##### ä¸‰çº§é¡µè¡¨æŸ¥æ‰¾è¿‡ç¨‹

![smmu_translate2.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/smmu_translate2.png?raw=true)

![pagetable_lookup.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/pagetable_lookup.png?raw=true)

**è™šæ‹Ÿåœ°å€[63:39]ç”¨æ¥åŒºåˆ†ç”¨æˆ·ç©ºé—´å’Œå†…æ ¸ç©ºé—´**ï¼Œä»è€Œåœ¨ä¸åŒçš„ TTBR(Translation Table Base Register)å¯„å­˜å™¨ä¸­è·å– Level1 é¡µè¡¨åŸºå€ï¼Œ**å†…æ ¸åœ°å€ç”¨ TTBR1(ä»£è¡¨ EL1)ï¼Œç”¨æˆ·åœ°å€ç”¨ TTBR0(ä»£è¡¨ EL0)**ã€‚è€Œ**å¯¹äº smmu æ¥è¯´ TTBR æ˜¯åœ¨ CD è¡¨é¡¹ä¸­ï¼Œå¹¶ä¸”æ²¡æœ‰åŒºåˆ†å†…æ ¸ç©ºé—´å’Œç”¨æˆ·ç©ºé—´**ã€‚

![pagetable.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/pagetable.png?raw=true)



##### é¡µè¡¨ table

![address_split.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/address_split.png?raw=true)

![address_split2.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/address_split2.png?raw=true)

##### block å’Œ page

![block.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/block.png?raw=true)

![block2.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/block2.png?raw=true)

![block3.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/block3.png?raw=true)

![block4.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/block4.png?raw=true)

![block5.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/block5.png?raw=true)

![block6.png](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/block6.png?raw=true)

Smmu STE è¡¨å¯ä»¥è¦†ç›–å†™ä¸Šæ¸¸ master ä¼ é€’ä¸‹æ¥çš„å±æ€§ï¼Œä¾‹å¦‚è®¿é—®æƒé™ã€æ•°æ®å’ŒæŒ‡ä»¤ç­‰ã€‚

![privcfg.jpg](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/privcfg.jpg?raw=true)

![instcfg.jpg](https://github.com/UtopianFuture/UtopianFuture.github.io/blob/master/image/instcfg.jpg?raw=true)

### SMMU é©±åŠ¨ä»‹ç»

#### æ•°æ®ç»“æ„

ä¸€ä¸ªå®Œæ•´çš„ dma buffer ç”³è¯·æµç¨‹ï¼Œåœ¨ä¸º io è®¾å¤‡ç»‘å®šäº† iommu è®¾å¤‡åï¼Œåœ¨ä½¿ç”¨ dma_alloc_coherent ç­‰ dma æ¥å£ç”³è¯· dma buffer æ—¶ï¼Œä¼šä½¿ç”¨ iommu çš„ iova æ¡†æ¶ä» iova ç©ºé—´ç”³è¯·å‡º iovaï¼Œç„¶åä» buddyã€dma pool ä¸­ç”³è¯·å‡ºç‰©ç†é¡µï¼Œæœ€åè°ƒç”¨æ‰€ç»‘å®šçš„ iommu è®¾å¤‡é©±åŠ¨æ‰€å®ç°çš„ map æ¥å£ï¼Œä¸ºç‰©ç†é¡µåˆ›å»ºåˆ° iova çš„æ˜ å°„ï¼Œé¡µè¡¨å»ºç«‹ä½¿ç”¨ io-pgtable_ops æ¥å®Œæˆã€‚

ä¸‹é¢ä»‹ç»ä¸€äº›å…³é”®çš„æ•°æ®ç»“æ„ï¼š

è€è§„çŸ©ï¼Œå…ˆæ”¾å›¾ï¼Œ

![img](https://raw.githubusercontent.com/UtopianFuture/UtopianFuture.github.io/8100b8adba48d0147a384dfa630ca0430596b68d/image/smmu_structure.svg)

##### iommu_device

å­˜æ”¾ smmu çš„å±æ€§å’Œæ–¹æ³•ï¼ŒåŸºç¡€ç»“æ„ä½“ï¼Œ**å¯¹åº”ä¸€ä¸ª io è®¾å¤‡**ï¼Œ

```c
/**
 * struct iommu_device - IOMMU core representation of one IOMMU hardware
 *			 instance
 * @list: Used by the iommu-core to keep a list of registered iommus
 * @ops: iommu-ops for talking to this iommu
 * @dev: struct device for sysfs handling
 */
struct iommu_device {
	struct list_head list;
	const struct iommu_ops *ops;
	struct fwnode_handle *fwnode;
	struct device *dev;
};
```

##### arm_smmu_device

å¯¹åº”ä¸€ä¸ª smmu è®¾å¤‡ï¼Œ**arm_smmu_device æ˜¯ iommu_device çš„å­ç±»ï¼Œå®šä¹‰äº† arm smmu ç¡¬ä»¶å±æ€§**ï¼Œå¦‚ cmdq, evtq priq ç­‰é˜Ÿåˆ—ã€‚`struct arm_smmu_master` ä½œä¸º `struct dev_iommu` çš„ç§æœ‰æ•°æ®ä¿å­˜ï¼Œ

```c
struct arm_smmu_device {
	struct device			*dev;
	void __iomem			*base;
	void __iomem			*page1;

	...

	u32				features;

	u32				options;

	struct arm_smmu_cmdq		cmdq;
	struct arm_smmu_evtq		evtq;
	struct arm_smmu_priq		priq;

	int				cmd_sync_irq;
	int				gerr_irq;
	int				combined_irq;

	unsigned long			ias; /* IPA */
	unsigned long			oas; /* PA */
	unsigned long			pgsize_bitmap;

#define ARM_SMMU_MAX_ASIDS		(1 << 16)
	unsigned int			asid_bits;

#define ARM_SMMU_MAX_VMIDS		(1 << 16)
	unsigned int			vmid_bits;
	DECLARE_BITMAP(vmid_map, ARM_SMMU_MAX_VMIDS);

	unsigned int			ssid_bits;
	unsigned int			sid_bits;

	struct arm_smmu_strtab_cfg	strtab_cfg;

	/* IOMMU core code handle */
	struct iommu_device		iommu; // ç»§æ‰¿è‡ª iommu_device

	struct rb_root			streams;
	struct mutex			streams_mutex;
};
```

##### arm_smmu_master

ä¿å­˜å„ä¸ª master ç§æœ‰çš„æ•°æ®ã€‚ä»å¼€å‘ç»éªŒæ¥çœ‹ï¼Œå„ä¸ª master éƒ½å…±ç”¨ä¸€å¥— smmu é©±åŠ¨ï¼Œè€Œ smmu åˆæ˜¯åœ¨å„ä¸ª master ä¸­ï¼Œå®ç°ç•¥æœ‰ä¸åŒã€‚ä»ä»£ç ä¸Šæ¥çœ‹ï¼Œå¾ˆå¤šå‡½æ•°éƒ½ä¼šä½¿ç”¨ `struct arm_smmu_master *master = dev_iommu_priv_get(dev);` æ¥è·å– `arm_smmu_master`ï¼Œè¿™ä¸ªåº”è¯¥æ˜¯æ ¸å¿ƒçš„æ•°æ®ç»“æ„ã€‚

```c
/* SMMU private data for each master */
struct arm_smmu_master {
	struct arm_smmu_device		*smmu;
	struct device			*dev;
	struct arm_smmu_domain		*domain;
	struct list_head		domain_head;
	struct arm_smmu_stream		*streams;
	unsigned int			num_streams;
	bool				ats_enabled;
	bool				stall_enabled;
	bool				sva_enabled;
	bool				iopf_enabled;
	struct list_head		bonds;
	unsigned int			ssid_bits;
};
```

##### iommu_group

**ä¸€ä¸ª group è¡¨ç¤ºä½¿ç”¨åŒä¸€ä¸ª streamid çš„ä¸€ç»„ io è®¾å¤‡**ï¼Œio è®¾å¤‡çš„ struct device ä¸­ä¿å­˜äº†æŒ‡å‘ iommu_group çš„æŒ‡é’ˆï¼›

```c
struct iommu_group {
	struct kobject kobj;
	struct kobject *devices_kobj;
	struct list_head devices;
	struct mutex mutex;
	struct blocking_notifier_head notifier;
	void *iommu_data;
	void (*iommu_data_release)(void *iommu_data);
	char *name;
	int id;
	struct iommu_domain *default_domain;
	struct iommu_domain *domain;
	struct list_head entry;
};
```

ä¸æ˜¯å¾ˆç†è§£ã€‚

##### iommu_domain

è¿™ä¸ªç»“æ„æŠ½è±¡å‡ºäº†ä¸€ä¸ª domain çš„ç»“æ„ï¼Œ**domain æ˜¯ä¸€ä¸ªç®¡ç†è®¾å¤‡å’Œç³»ç»Ÿå†…å­˜ä¹‹é—´çš„ç›´æ¥å†…å­˜è®¿é—®ï¼ˆDMAï¼‰äº‹åŠ¡çš„ç³»ç»Ÿç»„ä»¶**ï¼Œå®ƒæä¾›äº†è®¾å¤‡ I/O å†…å­˜ç©ºé—´å’Œç³»ç»Ÿå†…å­˜ç©ºé—´ä¹‹é—´çš„è™šæ‹Ÿåœ°å€æ˜ å°„ã€‚èŒƒå›´å’Œ iommu_group ä¸€æ ·ï¼Œä½†å®ƒå®šä¹‰çš„æ˜¯ group èŒƒå›´å†…å¯¹åº”çš„æ“ä½œçš„é›†åˆï¼Œè¿™ç§è®¾è®¡èƒ½å¤Ÿä½¿å¾—å¤šä¸ª master åœ¨åŒä¸€ä¸ª smmu ä¸­å…±äº«ä¸€ä¸ªåœ°å€ç©ºé—´ã€‚

```c
struct iommu_domain {
	unsigned type;
	const struct iommu_ops *ops;
	unsigned long pgsize_bitmap;	/* Bitmap of page sizes in use */
	iommu_fault_handler_t handler;
	void *handler_token;
	struct iommu_domain_geometry geometry;
	struct iommu_dma_cookie *iova_cookie;
};
```

ä»ä»£ç ä¸Šæ¥çœ‹ï¼Œè¿™ä¸ªå…¶å®å°±æ˜¯ä¸€ä¸ª ops çš„å°è£…ï¼Œå…¶ä»–çš„æˆå‘˜å˜é‡æš‚æ—¶ä¸æ¸…æ¥šã€‚

##### arm_smmu_domain

ä¹Ÿå¾ˆå¥½ç†è§£ï¼Œå„ä¸ª master ç§æœ‰çš„è®¿å­˜æ“ä½œé›†åˆï¼Œæœ€é‡è¦çš„æ˜¯ `pgtbl_ops`ï¼Œmap, unmap ç­‰æ“ä½œéƒ½åŒ…å«åœ¨å…¶ä¸­ã€‚

```c
struct arm_smmu_domain {
	struct arm_smmu_device		*smmu;
	struct mutex			init_mutex; /* Protects smmu pointer */

	struct io_pgtable_ops		*pgtbl_ops;
	bool				stall_enabled;
	atomic_t			nr_ats_masters;

	enum arm_smmu_domain_stage	stage;
	union {
		struct arm_smmu_s1_cfg	s1_cfg;
		struct arm_smmu_s2_cfg	s2_cfg;
	};

	struct iommu_domain		domain;

	struct list_head		devices;
	spinlock_t			devices_lock;

	struct list_head		mmu_notifiers;
};
```

#### smmu å…³é”®å‡½æ•°

æˆ‘ä»¬å…ˆæ¥çœ‹ä¸€ä¸‹æ•´ä¸ª smmu é©±åŠ¨çš„æ³¨å†Œã€åŠ è½½ä»¥åŠé€šè¿‡ dts é…ç½®ä¸ IOMMU å…³è”çš„è¿‡ç¨‹ã€‚

```c
| platform_driver_register
| -> driver_register

| bus_probe_device // è¿™é‡Œæ˜¯éå†é“¾è¡¨ï¼Œæ·»åŠ è®¾å¤‡
| -> device_initial_probe
| 	-> __device_attach
| 		-> bus_for_each_drv
| 			-> __device_attach_driver
| 				-> really_probe
| 					-> pci_dma_configure
| 						-> of_dma_configure
| 							-> of_dma_configure_id
| 								-> of_iommu_configure // è¿™ä¸ªå‡½æ•°çœ‹èµ·æ¥æ¯”è¾ƒé‡è¦ï¼Œå’Œ iommu å…³è”èµ·æ¥
|								       of_iommu_configure_device // è§£æ dts
| 									-> iommu_probe_device
| 										-> __iommu_probe_device
|											   // smmu å…³é”®æ•°æ®ç»“æ„çš„åˆå§‹åŒ–ï¼Œä¹Ÿä¼šç»™ smmu ç¡¬ä»¶å‘å‘½ä»¤
| 											-> arm_smmu_probe_device
| 												->dev_iommu_priv_set
|								-> arch_setup_dma_ops // è¿™é‡Œè¿˜è®¾ç½®äº†ä¸€ä¸ª hook ç‚¹
|										// è¿™é‡Œè®¾ç½® dev->dma_ops = &iommu_dma_ops;
|										// åé¢åœ¨ä½¿ç”¨ dma_alloc_coherent åˆ†é…å†…å­˜æ—¶
|										// å¦‚æœå®šä¹‰äº† dma_opsï¼Œé‚£ä¹ˆå°±ä¼šèµ° dma_ops->alloc å›è°ƒå‡½æ•°
|									-> iommu_setup_dma_ops
```

æˆ‘ä»¬çœ‹ä¸€ä¸ªåŸºæœ¬çš„ platform é©±åŠ¨æ³¨å†Œä»£ç ï¼Œ

```c
static const struct of_device_id arm_smmu_of_match[] = {
	{ .compatible = "arm,smmu-v3", }, // dts ä¸­åŒ¹é…åˆ°è¯¥ compatible å°±æ‰§è¡Œ probe å‡½æ•°
	{ },
};
MODULE_DEVICE_TABLE(of, arm_smmu_of_match);

static struct platform_driver arm_smmu_driver = {
	.driver	= {
		.name			= "arm-smmu-v3",
		.of_match_table		= arm_smmu_of_match,
		.suppress_bind_attrs	= true,
	},
	.probe	= arm_smmu_device_probe, // è¿™ä¸ªæ˜¯ smmu çš„æ ¸å¿ƒå‡½æ•°ï¼Œä¸Šä¸‹ç”µï¼Œå›è°ƒå‡½æ•°çš„é…ç½®ç­‰
	.remove	= arm_smmu_device_remove,
	.shutdown = arm_smmu_device_shutdown,
};

static int __init arm_smmu_init(void)
{
    // è¯¥å‡½æ•°åœ¨ probe å‰æ‰§è¡Œ
    // æœ€åä¼šè°ƒç”¨ bus_add_driver å’Œ driver_add_groups
    // è€Œä¹‹å bus_probe_device å‡½æ•°å°±èƒ½å¯¹æŒ‚è½½çš„è®¾å¤‡è¿›è¡Œåˆå§‹åŒ–æ“ä½œ
    // bus å’Œ device ä¹‹é—´æ€æ ·ç®¡ç†ä¹‹åå†åˆ†æ
	return platform_driver_register(&arm_smmu_driver);
}

static void __exit arm_smmu_exit(void)
{
	arm_smmu_sva_notifier_synchronize();
	platform_driver_unregister(&arm_smmu_driver);
}
module_init(arm_smmu_init);
module_exit(arm_smmu_exit);
```

smmu å’Œ iommu å¼ºç›¸å…³ï¼Œæ‰€ä»¥åˆ†æä¸€ä¸‹é©±åŠ¨æ€æ ·å’Œ iommu å…³è”ä¸Šçš„ã€‚

```c
const struct iommu_ops *of_iommu_configure(struct device *dev,
					   struct device_node *master_np, // è¿™ä¸ªè¡¨ç¤ºè®¾å¤‡æ ‘ä¸­çš„èŠ‚ç‚¹
					   const u32 *id)
{
	const struct iommu_ops *ops = NULL;
	struct iommu_fwspec *fwspec = dev_iommu_fwspec_get(dev);
	int err = NO_IOMMU;

	...

	if (dev_is_pci(dev)) {

        ...

	} else {
		err = of_iommu_configure_device(master_np, dev, id); // è¿™é‡Œè§£æ dts
	}

	...

	/*
	 * If we have reason to believe the IOMMU driver missed the initial
	 * probe for dev, replay it to get things in order.
	 */
	if (!err && dev->bus && !device_iommu_mapped(dev))
		err = iommu_probe_device(dev);

	...

	return ops;
}
```

å’Œ iommu å…³è”éœ€è¦åœ¨ dts ä¸­é…ç½® `iommus` å’Œ `#iommu-cells` å±æ€§ã€‚æ‰€ä»¥å¦‚æœ dts ä¸­æ²¡æœ‰æ·»åŠ ç±»ä¼¼ä¸‹é¢çš„é…ç½®ï¼Œä½†æ˜¯åç»­å¼€å‘ä¸­åˆä½¿ç”¨ smmuï¼Œç³»ç»Ÿå°±ä¼šæŠ¥å¼‚å¸¸ã€‚

```c
media2_test {
        compatible = "media2_test";
        iommus = <&media2_smmu 0x?>;
        tbu = "media2_smmu_tbu3";
        status = "okay";
};
```

è¿™é‡Œå°±ä¼šå›è°ƒåˆ°å„ä¸ªå‚å•†è‡ªå·±å¼€å‘çš„ smmu é©±åŠ¨ä¸­ã€‚

```c
static int __iommu_probe_device(struct device *dev, struct list_head *group_list)
{
	const struct iommu_ops *ops = dev->bus->iommu_ops;
	struct iommu_device *iommu_dev;
	struct iommu_group *group;
	int ret;

	...

    // ä»è°ƒç”¨æ ˆä¸Šæ¥çœ‹ï¼Œè¿™ä¸ªå›è°ƒå‡½æ•°æ˜¯ arm_smmu_probe_device
    // è¿™ä¸ªå›è°ƒå‡½æ•°æ˜¯åœ¨ smmu çš„é©±åŠ¨æŒ‚è½½çš„æ—¶å€™åšçš„
    // drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c: arm_smmu_set_bus_ops(&arm_smmu_ops);
    // æœ€åè°ƒç”¨åˆ° bus_set_iommu
	iommu_dev = ops->probe_device(dev);

    ...

	dev->iommu->iommu_dev = iommu_dev;

	group = iommu_group_get_for_dev(dev);
	if (IS_ERR(group)) {
		ret = PTR_ERR(group);
		goto out_release;
	}
	iommu_group_put(group);

	if (group_list && !group->default_domain && list_empty(&group->entry))
		list_add_tail(&group->entry, group_list);

	iommu_device_link(iommu_dev, dev);

	return 0;

    ...
}
```

##### arm_smmu_probe_device

å’Œä¸‹é¢çš„ `arm_smmu_device_probe` ä¸åŒï¼Œè¿™ä¸ªå‡½æ•°æ˜¯å„ä¸ª master åœ¨åˆå§‹åŒ–æ—¶è°ƒç”¨çš„ï¼Œç”¨äºé…ç½®è¯¥ master ç‰¹æœ‰çš„é…ç½®ï¼Œå¦‚ sid ç­‰ä¿¡æ¯ã€‚

```c
static struct iommu_device *arm_smmu_probe_device(struct device *dev)
{
	int ret;
	struct arm_smmu_device *smmu;
	struct arm_smmu_master *master;
	struct iommu_fwspec *fwspec = dev_iommu_fwspec_get(dev);

	...

	master->dev = dev;
	master->smmu = smmu;
	INIT_LIST_HEAD(&master->bonds);
	dev_iommu_priv_set(dev, master);

    // è¿™é‡Œé…ç½® smmu
    // ä¸»è¦æ˜¯æ£€æŸ¥ sidï¼Œåˆå§‹åŒ– stream table ä»¥åŠå°† sid æ’å…¥åˆ° SID tree ä¸­è¿›è¡Œç®¡ç†
	ret = arm_smmu_insert_master(smmu, master);
	if (ret)
		goto err_free_master;

	device_property_read_u32(dev, "pasid-num-bits", &master->ssid_bits);
	master->ssid_bits = min(smmu->ssid_bits, master->ssid_bits);

	/*
	 * Note that PASID must be enabled before, and disabled after ATS:
	 * PCI Express Base 4.0r1.0 - 10.5.1.3 ATS Control Register
	 *
	 *   Behavior is undefined if this bit is Set and the value of the PASID
	 *   Enable, Execute Requested Enable, or Privileged Mode Requested bits
	 *   are changed.
	 */
	arm_smmu_enable_pasid(master);

	...

	return &smmu->iommu;

    ...
}
```

åœ¨è¿™é‡Œå°±ä¼šç»™ smmu å‘ command äº†ï¼Œæ‰€æœ‰åœ¨å¯¹åº”çš„ä½¿ç”¨äº† smmu çš„è®¾å¤‡é©±åŠ¨ `platform_driver_register` å‰å°±è¦ä¿è¯ smmu ä¸Šç”µäº†ï¼Œä¸ç„¶ç³»ç»Ÿå°±æŒ‚äº†ã€‚

##### arm_smmu_device_probe

è¿™ä¸ªå‡½æ•°å’Œä¸Šæ–‡çš„ `arm_smmu_device_probe` éå¸¸åƒï¼Œæ³¨æ„ä¸è¦çœ‹é”™äº†ï¼Œè¿™ä¸ªå‡½æ•°æ˜¯ smmu é©±åŠ¨åˆå§‹åŒ–æ—¶è°ƒç”¨çš„ã€‚

arm-smmu-v3 é©±åŠ¨åŠ è½½çš„å…¥å£ä¸º arm_smmu_device_probe å‡½æ•°ï¼Œå…¶ä¸»è¦åšäº†å¦‚ä¸‹å‡ ä»¶äº‹æƒ…ï¼š

- ä» dts çš„ SMMU èŠ‚ç‚¹æˆ– ACPI çš„ SMMU é…ç½®è¡¨ä¸­è¯»å– SMMU ä¸­æ–­ç­‰å±æ€§ï¼›

- ç”¨ struct resource æ¥ä»è®¾å¤‡è·å–åˆ°å…¶èµ„æºä¿¡æ¯ï¼Œå¹¶ IO é‡æ˜ å°„ï¼›

- probe SMMU çš„ç¡¬ä»¶ç‰¹æ€§ï¼›

- ä¸­æ–­å’Œäº‹ä»¶é˜Ÿåˆ—åˆå§‹åŒ–ï¼›

- å»ºç«‹ STE è¡¨ï¼›

- è®¾å¤‡ resetï¼›

- å°† SMMU æ³¨å†Œåˆ° IOMMUï¼›

```c
static int arm_smmu_device_probe(struct platform_device *pdev)
{
	int irq, ret;
	struct resource *res;
	resource_size_t ioaddr;
	struct arm_smmu_device *smmu; // å’Œ arm_smmu_probe_device ä¸ä¸€æ ·ï¼Œè¿™é‡Œåˆå§‹åŒ–ä¸€ä¸ª smmu è®¾å¤‡
	struct device *dev = &pdev->dev;
	bool bypass;

	...

	if (dev->of_node) {
		ret = arm_smmu_device_dt_probe(pdev, smmu); // ä» dts ä¸­è§£æ
	} else {
		...
	}

	...

	/*
	 * Don't map the IMPLEMENTATION DEFINED regions, since they may contain
	 * the PMCG registers which are reserved by the PMU driver.
	 */
	smmu->base = arm_smmu_ioremap(dev, ioaddr, ARM_SMMU_REG_SZ); // smmu åŸºåœ°å€ä¹Ÿæ˜¯ iova

    ...

	/* Interrupt lines */
	// è¿™äº›ä¹Ÿæ˜¯åœ¨ dts ä¸­é…ç½®
	irq = platform_get_irq_byname_optional(pdev, "combined");
	if (irq > 0)
		smmu->combined_irq = irq;
	else {
		irq = platform_get_irq_byname_optional(pdev, "eventq");
		if (irq > 0)
			smmu->evtq.q.irq = irq;

		irq = platform_get_irq_byname_optional(pdev, "priq");
		if (irq > 0)
			smmu->priq.q.irq = irq;

		irq = platform_get_irq_byname_optional(pdev, "gerror");
		if (irq > 0)
			smmu->gerr_irq = irq;
	}
	/* Probe the h/w */
    // é…ç½®å„ç§å¯„å­˜å™¨ï¼Œè¿™ä¸ªè¦æ ¹æ® smmu çš„æ‰‹å†Œé…ç½®ï¼Œä¸€èˆ¬ä¸éœ€è¦ä¿®æ”¹
	ret = arm_smmu_device_hw_probe(smmu);

	/* Initialise in-memory data structures */
	ret = arm_smmu_init_structures(smmu);

	/* Record our private device structure */
	platform_set_drvdata(pdev, smmu);

	/* Reset the device */
	ret = arm_smmu_device_reset(smmu, bypass);

	/* And we're up. Go go go! */
	ret = iommu_device_sysfs_add(&smmu->iommu, dev, NULL,
				     "smmu3.%pa", &ioaddr);

	ret = iommu_device_register(&smmu->iommu, &arm_smmu_ops, dev); // è¿™é‡Œè®¾ç½®è‡ªå·±å¼€å‘çš„ ops

	ret = arm_smmu_set_bus_ops(&arm_smmu_ops); // è°ƒç”¨åˆ° bus_set_iommu

	return 0;

    ...
}
```

##### bus_set_iommu

iommu æ ¸å¿ƒæ¡†æ¶ä¸­æä¾›äº† `bus_set_iommu` å‡½æ•°ï¼Œè¯¥å‡½æ•°å¯ä»¥è¢« iommu é©±åŠ¨è°ƒç”¨ï¼Œ**ç”¨ä»¥å°†è‡ªèº«æŒ‚å…¥åˆ°å¯¹åº”æ€»çº¿ä¸­**ã€‚å‡½æ•°ä¸­é™¤äº†è®¾ç½® iommu_ops æŒ‡é’ˆä¹‹å¤–ï¼Œè¿˜è¿›è¡Œäº†ä¸¤ä¸ªå·¥ä½œï¼š

- å‘ bus ä¸­æ³¨å†Œä¸€ä¸ª listenerï¼šå¯¹äº bus ä¸Šè®¾å¤‡çš„æ’å…¥ä¸ç§»é™¤çš„è®¾å¤‡ï¼Œè°ƒç”¨ iommu_ops ä¸­å¯¹åº”çš„ add_device å’Œ remove_device å›è°ƒå‡½æ•°ã€‚å¯¹äº bus æ¥æ”¶åˆ°çš„å…¶ä»–è®¾å¤‡äº‹ä»¶ï¼ˆå¦‚ bindï¼Œunbind ç­‰ï¼‰ï¼Œåˆ™å°†å…¶ä¼ æ’­ç»™è¯¥è®¾å¤‡æ‰€å¤„äºçš„ group ä¸­ï¼›
- å¯¹äº bus ä¸­å·²ç»å­˜åœ¨çš„è®¾å¤‡ï¼Œåˆ™æŒ¨ä¸ªè°ƒç”¨ `add_device` å°†å…¶çº³å…¥ iommu çš„ç®¡è¾–ï¼Œå¹¶è®¾ç½®å…¶ groupã€‚

è¿™ä¸ªå‡½æ•°æ¯”æƒ³è±¡çš„å¤æ‚ï¼Œ

```c
| bus_set_iommu
| -> bus->iommu_ops = ops; // æœ‰ä¸ªé—®é¢˜ï¼Œpci_bus_type æ˜¯å…¨å±€å˜é‡ï¼Œé‚£æ¯ä¸ªè®¾å¤‡é…ç½®ä¸€æ¬¡ä¸éƒ½ä¼šä¿®æ”¹è¿™ä¸ª opsï¼Œæ€æ ·ä¿è¯ä¸è¦†ç›–
| -> iommu_bus_init
|	-> bus_register_notifier // å¯¹äº bus ä¸Šè®¾å¤‡çš„æ’å…¥ä¸ç§»é™¤ï¼Œè°ƒç”¨ iommu_ops å¯¹åº”çš„ add, remove å‡½æ•°
|	-> bus_iommu_probe // è°ƒç”¨ add å‡½æ•°å°†è¯¥è®¾å¤‡çº³å…¥ iommu ç®¡ç†ï¼Œå¹¶è®¾ç½® iommu_groupï¼Œå¾ˆå¤æ‚ï¼Œä¹‹åå†åˆ†æ

```

##### arm_smmu_device_group

è¯¥å‡½æ•°ä¸º device åˆ†é… groupï¼Œæ˜¯ arm_smmu_ops ä¸­çš„å›è°ƒå‡½æ•°ã€‚

- åˆ¤æ–­å½“å‰è®¾å¤‡æ˜¯å¦ä¸º PCI è®¾å¤‡ï¼Œè‹¥ä¸º PCI è®¾å¤‡ï¼ŒPCIE è®¾å¤‡å­˜åœ¨ aliasï¼Œå°è¯•ä½¿ç”¨ alias å¯¹åº”çš„ iommu_groupï¼›è‹¥ PCIE è®¾å¤‡åˆ° root bus ä¹‹é—´å­˜åœ¨æ²¡æœ‰ä½¿èƒ½ ACS ç‰¹æ€§çš„è®¾å¤‡ï¼Œé‚£ä¹ˆæ­¤éƒ¨åˆ†ä¸ºåŒä¸€ä¸ª groupï¼Œä½¿ç”¨å¯¹åº”çš„ groupï¼›è‹¥ PCIE è®¾å¤‡å¯¹åº”çš„ function å­˜åœ¨ aliasï¼Œå°è¯•ä½¿ç”¨ alias å¯¹åº”çš„ iommu_groupï¼›æœ€åè°ƒç”¨ `iommu_group_alloc` åˆ†é… iommu_groupï¼Œæ­¤å‡½æ•°ç”Ÿæˆ iommu_groupï¼Œä¸”ç”Ÿæˆ SYSFS å±æ€§ reserved_regions å’Œ typeã€‚
- è‹¥ä¸ºå…¶ä»–è®¾å¤‡å¦‚ platform è®¾å¤‡ï¼ŒåŒæ ·è°ƒç”¨ `iommu_group_alloc`ã€‚

```C
static struct iommu_group *arm_smmu_device_group(struct device *dev)
{
    struct iommu_group *group;

    if (dev_is_pci(dev))
        group = pci_device_group(dev);
    else
        group = generic_device_group(dev);

    return group;
}
```

##### __iommu_probe_device

æ­¤å‡½æ•°ä¸»è¦æ˜¯å°†è®¾å¤‡æ·»åŠ åˆ° iommu_group ä¸­ï¼Œ

```c
static int __iommu_probe_device(struct device *dev, struct list_head *group_list)
{
	const struct iommu_ops *ops = dev->bus->iommu_ops;
	struct iommu_device *iommu_dev;
	struct iommu_group *group;
	int ret;

	...

	iommu_dev = ops->probe_device(dev); // è¿™é‡Œä¼šè°ƒç”¨åˆ° arm_smmu_probe_device

	dev->iommu->iommu_dev = iommu_dev;

	group = iommu_group_get_for_dev(dev);

	iommu_group_put(group);

	if (group_list && !group->default_domain && list_empty(&group->entry))
		list_add_tail(&group->entry, group_list);

	iommu_device_link(iommu_dev, dev);

	...

	return ret;
}
```

##### arm_smmu_attach_dev

è¿™ä¸ªå‡½æ•°ä¹Ÿæ˜¯ arm_smmu_ops ä¸­çš„å‡½æ•°ï¼Œå…¶å°† IO è®¾å¤‡è¿æ¥åˆ° iommu_domain:

- `arm_smmu_domain_finalise` é¡µè¡¨ç›¸å…³çš„è®¾ç½®ï¼›
- `arm_smmu_install_ste_for_dev` STE è¡¨ç›¸å…³è®¾ç½®ï¼›

```c
static int arm_smmu_attach_dev(struct iommu_domain *domain, struct device *dev)
{
	int ret = 0;
	unsigned long flags;
	struct iommu_fwspec *fwspec = dev_iommu_fwspec_get(dev);
	struct arm_smmu_device *smmu;
	struct arm_smmu_domain *smmu_domain = to_smmu_domain(domain);
	struct arm_smmu_master *master;

	...

	master = dev_iommu_priv_get(dev); // attach å‰ä¸€å®šè¦æ‰§è¡Œ arm_smmu_device_probe
	smmu = master->smmu;

	...

	arm_smmu_detach_dev(master);

	mutex_lock(&smmu_domain->init_mutex);

	...

	master->domain = smmu_domain;

	if (smmu_domain->stage != ARM_SMMU_DOMAIN_BYPASS)
		master->ats_enabled = arm_smmu_ats_supported(master);

	arm_smmu_install_ste_for_dev(master);

	spin_lock_irqsave(&smmu_domain->devices_lock, flags);
	list_add(&master->domain_head, &smmu_domain->devices);
	spin_unlock_irqrestore(&smmu_domain->devices_lock, flags);

	arm_smmu_enable_ats(master);

out_unlock:
	mutex_unlock(&smmu_domain->init_mutex);
	return ret;
}
```

##### iova ç®¡ç†

```C
void init_iova_domain(struct iova_domain *iovad, unsigned long granule,
    unsigned long start_pfn)
{
    /*
     * IOVA granularity will normally be equal to the smallest
     * supported IOMMU page size; both *must* be capable of
     * representing individual CPU pages exactly.
     */
    BUG_ON((granule > PAGE_SIZE) || !is_power_of_2(granule));

    spin_lock_init(&iovad->iova_rbtree_lock);
    iovad->rbroot = RB_ROOT;
    //cached_node æŒ‡å‘ä¸Šæ¬¡è®¿é—®çš„nodeã€‚anchor æ˜¯ä¸€ä¸ªiova ç»“æ„ä½“   --struct iova    anchor;        /* rbtree lookup anchor */
    iovad->cached32_node = &iovad->anchor.node;
    iovad->cached_node = &iovad->anchor.node;
    iovad->granule = granule;
    iovad->start_pfn = start_pfn;//base åœ°å€ï¼Œä¹Ÿæ˜¯èµ·å§‹åœ°å€
    iovad->dma_32bit_pfn = 1UL << (32 - iova_shift(iovad));
    iovad->flush_cb = NULL;
    iovad->fq = NULL;
    // pfn_lo  å®é™…ä¿å­˜ç€è™šæ‹Ÿåœ°å€ï¼Œé»˜è®¤éƒ½æ˜¯0xFFFFFFFFF
    iovad->anchor.pfn_lo = iovad->anchor.pfn_hi = IOVA_ANCHOR;
    rb_link_node(&iovad->anchor.node, NULL, &iovad->rbroot.rb_node);//æ’å…¥æ–°çš„node èŠ‚ç‚¹
    rb_insert_color(&iovad->anchor.node, &iovad->rbroot);//è°ƒæ•´çº¢é»‘æ ‘
    iovad->best_fit = false;  //æ˜¯å¦ä½¿èƒ½æœ€ä½³åŒ¹é…ï¼Œé»˜è®¤æ˜¯ä¸ä½¿èƒ½
    init_iova_rcaches(iovad);
}
```

### SMMU å’Œ DMA-Buffer heap å…³è”

å†…å­˜ç®¡ç†åˆ†ä¸ºä¸¤éƒ¨åˆ†ï¼šé€šç”¨å†…å­˜ç®¡ç†ï¼šbuddy, slab, kswapd ç­‰ï¼›åª’ä½“å†…å­˜ç®¡ç†ï¼šlibdmabufheap->dma-heap->cma/system/carveout heap->iommu->smmu->é¡µè¡¨é‡Šæ”¾ã€‚å‰é¢åˆ†æçš„æ˜¯ smmu è½¯ç¡¬ä»¶ï¼Œä½†æ˜¯ç”¨æˆ·æ€æ˜¯çœ‹ä¸åˆ° smmu çš„ï¼Œä»–ä»¬ä½¿ç”¨çš„æ˜¯ libdmabufheapï¼Œç„¶ååˆ°å†…æ ¸çš„ [dma-heap](../DMA-heap.md)ï¼Œdma-heap å†ä¸ smmu å…³è”èµ·æ¥ã€‚æ¥ä¸‹æ¥åˆ†æä¸€ä¸‹ dma-heap å¦‚ä½•ä¸ smmu å…³è”ã€‚

### Reference

[1] IHI0070E_a-System_Memory_Management_Unit_Architecture_Specification.pdf

[2] corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf

[3] DDI0487_I_a_a-profile_architecture_reference_manual.pdf

### é—®é¢˜

- cma-heap å’Œ smmu å¦‚ä½•å…³è”ï¼›
- system-heap ä¸ smmu æ€æ ·å…³è”ï¼›
- smmu å»ºæ–­é“¾æ—¶åºï¼›
- smmu å¤–éƒ¨æ˜ å°„æ¥å£å’Œä½¿ç”¨æ—¶åºï¼›
- smmu ä¸Šç”µè§£è€¦ï¼ˆsmmu åˆå§‹åŒ–åä¸‹ç”µä¹ˆï¼Ÿï¼‰ï¼›
- dma-heap å¦‚ä½•ä½¿ç”¨ smmu æ˜ å°„ï¼›
- ä¸åŒè¿›ç¨‹çš„ fd å¦‚ä½•ä¼ é€’ï¼ˆbinderï¼‰ï¼›
- åŠ æ‰°åŠŸèƒ½å¦‚ä½•å®ç°ï¼›
- smmu åˆå§‹åŒ–æµç¨‹ï¼›
- å„ä¸ª master å¦‚ä½•ä¸ smmu å…³è”ï¼›
- master ä¸ smmu detach è§£é™¤å…³è”ï¼›
- smmu æ˜ å°„å†…å­˜æµç¨‹ï¼›
- smmu å…± domain å¦‚ä½•å®ç°ï¼›
- dma-alloc å†…å­˜å¦‚ä½•åŒºåˆ† mmu è¿˜æ˜¯ smmu æ˜ å°„ï¼›
