devAPM0 : device APM
{
    parameter
    (
        config bit CP_SCSEL_1 = 1'b0,
        config bit CP_ASYNC_1 = 1'b0,
        config bit CP_SIMD_1 = 1'b0,
        config bit CP_POSTADD_1 = 1'b0,
        config bit CP_PREADD_1 = 1'b0,
        config bit CP_XOREG_1[1:0] = 2'b00,
        config bit CP_XREG_1[1:0] = 2'b00,
        config bit CP_YREG_1[1:0] = 2'b00,
        config bit CP_HREG_1 = 1'b0,
        config bit CP_ZREG_1 = 1'b0,
        config bit CP_PREREG_1 = 1'b0,
        config bit CP_MREG_1 = 1'b0,
        config bit CP_PREG_1 = 1'b0,
        config bit CP_MODEYREG_1 = 1'b0,
        config bit CP_MODEZREG_1 = 1'b0,
        config bit CP_INCTRLREG_1 = 1'b0,
        config bit CP_XSEL_1 = 1'b0,
        config bit CP_XBSEL_1[1:0] = 2'b00,
        config bit CP_PINIT0_1[47:0] = 48'h000000000000,
        config bit CP_PINIT1_1[47:0] = 48'h000000000000,
        config bit CP_ROUNDMODE_1 = 1'b0,
        config bit CP_PCISEL_1 = 1'b0,
        config bit CP_POREG_1 = 1'b0,
        config bit CP_ACCLOW_1 = 1'b0,
        config bit CP_XSE_1[13:0] = 14'b00000000000000,
        config bit CP_HSE_1[10:0] = 11'b00000000000,
        config bit CP_YSE_1[7:0] = 8'b00000000,
        config bit CP_ZSE_1[22:0] = 23'h000000,
        config bit CP_YCONST_1[17:0] = 18'h00000,
        config bit CP_MODEYCONST_1[2:0] = 3'b000,
        config bit CP_MODEZCONST_1[3:0] = 4'b0000,
        config bit CP_INCTRLCONST_1[4:0] = 5'b00000,
        config bit CP_YDYNSEL_1 = 1'b0,
        config bit CP_MODEYDYNSEL_1[2:0] = 3'b000,
        config bit CP_MODEZDYNSEL_1[3:0] = 4'b0000,
        config bit CP_INCTRLDYNSEL_1[4:0] = 5'b00000,
        config bit CP_GRS_DIS_1 = 1'b0,
        config bit CP_OR2CASECADE_EN_1 = 1'b0,
        config bit CP_OR2CORE_EN_1[1:0] = 2'b00,
        config bit CP_IRX_SHFEN_1 = 1'b0,
        config bit CP_IRZ_SHFEN_1 = 1'b0,
        config bit CP_MULT_EN_1[1:0] = 2'b00,
        config bit CP_APM_EN_1 = 1'b0
    );
    port
    (
        input X_1[29:0] = 30'b1111_1111_1111_1111_1111_1111_1111_11,
        input XI[29:0] = 30'b1111_1111_1111_1111_1111_1111_1111_11,
  logic input XBI[24:0] = 25'b1111_1111_1111_1111_1111_1111_1,
        input H_1[24:0] = 25'b1111_1111_1111_1111_1111_1111_1,
        input Y_1[17:0] = 18'b1111_1111_1111_1111_11,
        input Z_1[47:0] = 48'b1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111,
        input PI[47:0] = 48'b1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111,
        input MODEY_1[2:0] = 3'b111,
        input MODEZ_1[3:0] = 4'b1111,
        input INCTRL_1[4:0] = 5'b1111_1,
        input PCI = 1'b1,
        input CLK_1 = 1'b1,
        input RST_X_1 = 1'b1,
        input CE_X1_1 = 1'b1,
        input CE_X2_1 = 1'b1,
        input CE_X3_1 = 1'b1,
        input RST_H_1 = 1'b1,
        input CE_H_1 = 1'b1,
        input RST_Y_1 = 1'b1,
        input CE_Y1_1 = 1'b1,
        input CE_Y2_1 = 1'b1,
        input RST_Z_1 = 1'b1,
        input CE_Z_1 = 1'b1,
        input RST_PRE_1 = 1'b1,
        input CE_PRE_1 = 1'b1,
        input RST_M_1 = 1'b1,
        input CE_M_1 = 1'b1,
        input RST_P_1 = 1'b1,
        input CE_P_1 = 1'b1,
        input RST_MODEY_1 = 1'b1,
        input CE_MODEY_1 = 1'b1,
        input RST_MODEZ_1 = 1'b1,
        input CE_MODEZ_1 = 1'b1,
        input RST_INCTRL_1 = 1'b1,
        input CE_INCTRL_1 = 1'b1,
        input TEST_CLK_1 = 1'b1,
        input TEST_MODE_N = 1'b1,
        input TEST_SE0_N_1 = 1'b1,
        input TEST_SE1_N = 1'b1,
        input TEST_RST0_N_1 = 1'b1,
        input TEST_RST1_N = 1'b1,
        input TEST_SI0_1 = 1'b1,
        input TEST_SI1_1 = 1'b1,
        output P_1[47:0],
  logic output PO[47:0],
  logic output XO[29:0],
        output XBO[24:0],
  logic output PCO,
        output TEST_SO0_1,
        output TEST_SO1_1
    );
};



structure netlist of devAPM0
{
    wire ntCLK_1;
    wire ntRST_X_1;
    wire ntCE_X1_1;
    wire ntCE_X2_1;
    wire ntCE_X3_1;
    wire ntRST_H_1;
    wire ntCE_H_1;
    wire ntRST_Y_1;
    wire ntCE_Y1_1;
    wire ntCE_Y2_1;
    wire ntRST_Z_1;
    wire ntCE_Z_1;
    wire ntRST_PRE_1;
    wire ntCE_PRE_1;
    wire ntRST_M_1;
    wire ntCE_M_1;
    wire ntRST_P_1;
    wire ntCE_P_1;
    wire ntRST_MODEY_1;
    wire ntCE_MODEY_1;
    wire ntRST_MODEZ_1;
    wire ntCE_MODEZ_1;
    wire ntRST_INCTRL_1;
    wire ntCE_INCTRL_1;
    wire ntTEST_CLK_1;
    wire ntTEST_SE0_N_1;
    wire ntTEST_RST0_N_1;
    wire ntTEST_SI0_1;
    wire ntTEST_SI1_1;
    wire ntTEST_SO0_1;
    wire ntTEST_SO1_1;
    wire ntTEST_MODE_N;
    wire ntTEST_SE1_N;
    wire ntTEST_RST1_N;
    wire ntPCO;
    
    //LOGIC wire
    wire ntPCI;
    
    ntCLK_1              <= CLK_1;
    ntRST_X_1            <= RST_X_1;
    ntCE_X1_1            <= CE_X1_1;
    ntCE_X2_1            <= CE_X2_1;
    ntCE_X3_1            <= CE_X3_1;
    ntRST_H_1            <= RST_H_1;
    ntCE_H_1             <= CE_H_1;
    ntRST_Y_1            <= RST_Y_1;
    ntCE_Y1_1            <= CE_Y1_1;
    ntCE_Y2_1            <= CE_Y2_1;
    ntRST_Z_1            <= RST_Z_1;
    ntCE_Z_1             <= CE_Z_1;
    ntRST_PRE_1          <= RST_PRE_1;
    ntCE_PRE_1           <= CE_PRE_1;
    ntRST_M_1            <= RST_M_1;
    ntCE_M_1             <= CE_M_1;
    ntRST_P_1            <= RST_P_1;
    ntCE_P_1             <= CE_P_1;
    ntRST_MODEY_1        <= RST_MODEY_1;
    ntCE_MODEY_1         <= CE_MODEY_1;
    ntRST_MODEZ_1        <= RST_MODEZ_1;
    ntCE_MODEZ_1         <= CE_MODEZ_1;
    ntRST_INCTRL_1       <= RST_INCTRL_1;
    ntCE_INCTRL_1        <= CE_INCTRL_1;
    ntTEST_CLK_1         <= TEST_CLK_1;
    ntTEST_SE0_N_1       <= TEST_SE0_N_1;
    ntTEST_RST0_N_1      <= TEST_RST0_N_1;
    ntTEST_SI0_1         <= TEST_SI0_1;
    ntTEST_SI1_1         <= TEST_SI1_1;
    ntTEST_SO0_1         <= TEST_SO0_1;
    ntTEST_SO1_1         <= TEST_SO1_1;
    PCO                  <= ntPCO;
    ntTEST_MODE_N        <= TEST_MODE_N;
    ntTEST_SE1_N         <= TEST_SE1_N;
    ntTEST_RST1_N        <= TEST_RST1_N;
    ntPCI                <= PCI;
    
    device APM_CORE XAPM_CORE_D
    parameter map
    (
        CP_SCSEL                => CP_SCSEL_1,
        CP_ASYNC                => CP_ASYNC_1,
        CP_SIMD                 => CP_SIMD_1,
        CP_POSTADD              => CP_POSTADD_1,
        CP_PREADD               => CP_PREADD_1,
        CP_XOREG                => CP_XOREG_1,
        CP_XREG                 => CP_XREG_1,
        CP_YREG                 => CP_YREG_1,
        CP_HREG                 => CP_HREG_1,
        CP_ZREG                 => CP_ZREG_1,
        CP_PREREG               => CP_PREREG_1,
        CP_MREG                 => CP_MREG_1,
        CP_PREG                 => CP_PREG_1,
        CP_MODEYREG             => CP_MODEYREG_1,
        CP_MODEZREG             => CP_MODEZREG_1,
        CP_INCTRLREG            => CP_INCTRLREG_1,
        CP_XSEL                 => CP_XSEL_1,
        CP_XBSEL                => CP_XBSEL_1,
        CP_PINIT0               => CP_PINIT0_1,
        CP_PINIT1               => CP_PINIT1_1,
        CP_ROUNDMODE            => CP_ROUNDMODE_1,
        CP_PCISEL               => CP_PCISEL_1,
        CP_POREG                => CP_POREG_1,
        CP_ACCLOW               => CP_ACCLOW_1,
        CP_XSE                  => CP_XSE_1,
        CP_HSE                  => CP_HSE_1,
        CP_YSE                  => CP_YSE_1,
        CP_ZSE                  => CP_ZSE_1,
        CP_YCONST               => CP_YCONST_1,
        CP_MODEYCONST           => CP_MODEYCONST_1,
        CP_MODEZCONST           => CP_MODEZCONST_1,
        CP_INCTRLCONST          => CP_INCTRLCONST_1,
        CP_YDYNSEL              => CP_YDYNSEL_1,
        CP_MODEYDYNSEL          => CP_MODEYDYNSEL_1,
        CP_MODEZDYNSEL          => CP_MODEZDYNSEL_1,
        CP_INCTRLDYNSEL         => CP_INCTRLDYNSEL_1,
        CP_GRS_DIS              => CP_GRS_DIS_1,
        CP_OR2CASECADE_EN       => CP_OR2CASECADE_EN_1,
        CP_OR2CORE_EN           => CP_OR2CORE_EN_1,
        CP_IRX_SHFEN            => CP_IRX_SHFEN_1,
        CP_IRZ_SHFEN            => CP_IRZ_SHFEN_1,
        CP_MULT_EN              => CP_MULT_EN_1,
        CP_APM_EN               => CP_APM_EN_1

    )
    port map
    (
        X                    => X_1,
        H                    => H_1,
        Y                    => Y_1,
        Z                    => Z_1,
        P                    => P_1,
        MODEY                => MODEY_1,
        MODEZ                => MODEZ_1,
        INCTRL               => INCTRL_1,
        TEST_MODE_N          => ntTEST_MODE_N,
        TEST_SE1_N           => ntTEST_SE1_N,
        TEST_RST1_N          => ntTEST_RST1_N,
        CLK                  => ntCLK_1,
        RST_X                => ntRST_X_1,
        CE_X1                => ntCE_X1_1,
        CE_X2                => ntCE_X2_1,
        CE_X3                => ntCE_X3_1,
        RST_H                => ntRST_H_1,
        CE_H                 => ntCE_H_1,
        RST_Y                => ntRST_Y_1,
        CE_Y1                => ntCE_Y1_1,
        CE_Y2                => ntCE_Y2_1,
        RST_Z                => ntRST_Z_1,
        CE_Z                 => ntCE_Z_1,
        RST_PRE              => ntRST_PRE_1,
        CE_PRE               => ntCE_PRE_1,
        RST_M                => ntRST_M_1,
        CE_M                 => ntCE_M_1,
        RST_P                => ntRST_P_1,
        CE_P                 => ntCE_P_1,
        RST_MODEY            => ntRST_MODEY_1,
        CE_MODEY             => ntCE_MODEY_1,
        RST_MODEZ            => ntRST_MODEZ_1,
        CE_MODEZ             => ntCE_MODEZ_1,
        RST_INCTRL           => ntRST_INCTRL_1,
        CE_INCTRL            => ntCE_INCTRL_1,
        TEST_CLK             => ntTEST_CLK_1,
        TEST_SE0_N           => ntTEST_SE0_N_1,
        TEST_RST0_N          => ntTEST_RST0_N_1,
        TEST_SI0             => ntTEST_SI0_1,
        TEST_SI1             => ntTEST_SI1_1,
        TEST_SO0             => ntTEST_SO0_1,
        TEST_SO1             => ntTEST_SO1_1,
        
        //chain port
        XBO             => XBO,
        PI              => PI,
        XI              => XI,
        PCI             => ntPCI,     
        
        //Logic Port Map
        XBI             => XBI,
        PO              => PO,
        XO              => XO,
        PCO             => ntPCO        
    );
};

