// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "stream_in_row_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic stream_in_row_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic stream_in_row_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> stream_in_row_2::ap_ST_fsm_state1 = "1";
const sc_lv<3> stream_in_row_2::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> stream_in_row_2::ap_ST_fsm_state5 = "100";
const bool stream_in_row_2::ap_const_boolean_1 = true;
const sc_lv<32> stream_in_row_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> stream_in_row_2::ap_const_lv32_1 = "1";
const bool stream_in_row_2::ap_const_boolean_0 = false;
const sc_lv<1> stream_in_row_2::ap_const_lv1_0 = "0";
const sc_lv<1> stream_in_row_2::ap_const_lv1_1 = "1";
const sc_lv<8> stream_in_row_2::ap_const_lv8_0 = "00000000";
const sc_lv<5> stream_in_row_2::ap_const_lv5_0 = "00000";
const sc_lv<16> stream_in_row_2::ap_const_lv16_0 = "0000000000000000";
const sc_lv<4> stream_in_row_2::ap_const_lv4_0 = "0000";
const sc_lv<10> stream_in_row_2::ap_const_lv10_B0 = "10110000";
const sc_lv<8> stream_in_row_2::ap_const_lv8_B0 = "10110000";
const sc_lv<8> stream_in_row_2::ap_const_lv8_1 = "1";
const sc_lv<4> stream_in_row_2::ap_const_lv4_B = "1011";
const sc_lv<4> stream_in_row_2::ap_const_lv4_A = "1010";
const sc_lv<4> stream_in_row_2::ap_const_lv4_1 = "1";
const sc_lv<5> stream_in_row_2::ap_const_lv5_1 = "1";
const sc_lv<32> stream_in_row_2::ap_const_lv32_10 = "10000";
const sc_lv<32> stream_in_row_2::ap_const_lv32_1F = "11111";
const sc_lv<32> stream_in_row_2::ap_const_lv32_2 = "10";

stream_in_row_2::stream_in_row_2(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_Part2_V_fu_260_p1);
    sensitive << ( in_V_V_dout );

    SC_METHOD(thread_add_ln28_fu_201_p2);
    sensitive << ( indvar_flatten_reg_115 );

    SC_METHOD(thread_add_ln321_fu_285_p2);
    sensitive << ( mul_ln321_reg_307 );
    sensitive << ( zext_ln321_6_fu_281_p1 );

    SC_METHOD(thread_add_ln42_fu_275_p2);
    sensitive << ( zext_ln42_fu_271_p1 );
    sensitive << ( zext_ln28_fu_246_p1 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_predicate_op29_read_state3 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_predicate_op29_read_state3 );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_predicate_op29_read_state3 );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_condition_112);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_ap_condition_97);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln28_fu_195_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_phi_mux_peIdx_0_phi_fu_130_p4);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( peIdx_0_reg_126 );
    sensitive << ( icmp_ln28_reg_312_pp0_iter1_reg );
    sensitive << ( select_ln28_1_reg_340 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_reg_V_reg_161);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_v1_V_reg_174);

    SC_METHOD(thread_ap_predicate_op29_read_state3);
    sensitive << ( icmp_ln28_reg_312 );
    sensitive << ( icmp_ln33_reg_331 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_icmp_ln28_fu_195_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten_reg_115 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln29_fu_207_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( w_0_reg_150 );
    sensitive << ( icmp_ln28_fu_195_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln33_fu_221_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( icmp_ln28_fu_195_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( select_ln28_fu_213_p3 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln28_reg_312 );
    sensitive << ( icmp_ln33_reg_331 );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_predicate_op29_read_state3 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_mul_ln321_fu_189_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln321_fu_189_p00 );

    SC_METHOD(thread_mul_ln321_fu_189_p00);
    sensitive << ( rowBufferIdx_V );

    SC_METHOD(thread_mul_ln321_fu_189_p2);
    sensitive << ( mul_ln321_fu_189_p0 );

    SC_METHOD(thread_peIdx_fu_233_p2);
    sensitive << ( ap_phi_mux_peIdx_0_phi_fu_130_p4 );

    SC_METHOD(thread_row_buffer_V_address1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( zext_ln321_7_fu_299_p1 );

    SC_METHOD(thread_row_buffer_V_ce1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_row_buffer_V_d1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( v2_V_reg_138 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_phi_reg_pp0_iter2_v1_V_reg_174 );

    SC_METHOD(thread_row_buffer_V_we1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln28_reg_312_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_select_ln28_1_fu_239_p3);
    sensitive << ( icmp_ln29_reg_321 );
    sensitive << ( ap_phi_mux_peIdx_0_phi_fu_130_p4 );
    sensitive << ( peIdx_fu_233_p2 );

    SC_METHOD(thread_select_ln28_fu_213_p3);
    sensitive << ( w_0_reg_150 );
    sensitive << ( icmp_ln29_fu_207_p2 );

    SC_METHOD(thread_shl_ln_fu_264_p3);
    sensitive << ( select_ln28_reg_326 );

    SC_METHOD(thread_skip_flag_read_read_fu_86_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( skip_flag );

    SC_METHOD(thread_w_fu_227_p2);
    sensitive << ( select_ln28_fu_213_p3 );

    SC_METHOD(thread_zext_ln28_fu_246_p1);
    sensitive << ( select_ln28_1_fu_239_p3 );

    SC_METHOD(thread_zext_ln321_6_fu_281_p1);
    sensitive << ( add_ln42_fu_275_p2 );

    SC_METHOD(thread_zext_ln321_7_fu_299_p1);
    sensitive << ( add_ln321_reg_355 );

    SC_METHOD(thread_zext_ln42_fu_271_p1);
    sensitive << ( shl_ln_fu_264_p3 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( skip_flag_read_read_fu_86_p2 );
    sensitive << ( icmp_ln28_fu_195_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "stream_in_row_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, row_buffer_V_address1, "(port)row_buffer_V_address1");
    sc_trace(mVcdFile, row_buffer_V_ce1, "(port)row_buffer_V_ce1");
    sc_trace(mVcdFile, row_buffer_V_we1, "(port)row_buffer_V_we1");
    sc_trace(mVcdFile, row_buffer_V_d1, "(port)row_buffer_V_d1");
    sc_trace(mVcdFile, skip_flag, "(port)skip_flag");
    sc_trace(mVcdFile, rowBufferIdx_V, "(port)rowBufferIdx_V");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln28_reg_312, "icmp_ln28_reg_312");
    sc_trace(mVcdFile, icmp_ln33_reg_331, "icmp_ln33_reg_331");
    sc_trace(mVcdFile, indvar_flatten_reg_115, "indvar_flatten_reg_115");
    sc_trace(mVcdFile, peIdx_0_reg_126, "peIdx_0_reg_126");
    sc_trace(mVcdFile, v2_V_reg_138, "v2_V_reg_138");
    sc_trace(mVcdFile, w_0_reg_150, "w_0_reg_150");
    sc_trace(mVcdFile, skip_flag_read_read_fu_86_p2, "skip_flag_read_read_fu_86_p2");
    sc_trace(mVcdFile, mul_ln321_fu_189_p2, "mul_ln321_fu_189_p2");
    sc_trace(mVcdFile, mul_ln321_reg_307, "mul_ln321_reg_307");
    sc_trace(mVcdFile, icmp_ln28_fu_195_p2, "icmp_ln28_fu_195_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_predicate_op29_read_state3, "ap_predicate_op29_read_state3");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln28_reg_312_pp0_iter1_reg, "icmp_ln28_reg_312_pp0_iter1_reg");
    sc_trace(mVcdFile, add_ln28_fu_201_p2, "add_ln28_fu_201_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, icmp_ln29_fu_207_p2, "icmp_ln29_fu_207_p2");
    sc_trace(mVcdFile, icmp_ln29_reg_321, "icmp_ln29_reg_321");
    sc_trace(mVcdFile, select_ln28_fu_213_p3, "select_ln28_fu_213_p3");
    sc_trace(mVcdFile, select_ln28_reg_326, "select_ln28_reg_326");
    sc_trace(mVcdFile, icmp_ln33_fu_221_p2, "icmp_ln33_fu_221_p2");
    sc_trace(mVcdFile, w_fu_227_p2, "w_fu_227_p2");
    sc_trace(mVcdFile, select_ln28_1_fu_239_p3, "select_ln28_1_fu_239_p3");
    sc_trace(mVcdFile, select_ln28_1_reg_340, "select_ln28_1_reg_340");
    sc_trace(mVcdFile, Part2_V_fu_260_p1, "Part2_V_fu_260_p1");
    sc_trace(mVcdFile, add_ln321_fu_285_p2, "add_ln321_fu_285_p2");
    sc_trace(mVcdFile, add_ln321_reg_355, "add_ln321_reg_355");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_phi_mux_peIdx_0_phi_fu_130_p4, "ap_phi_mux_peIdx_0_phi_fu_130_p4");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_reg_V_reg_161, "ap_phi_reg_pp0_iter0_reg_V_reg_161");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_reg_V_reg_161, "ap_phi_reg_pp0_iter1_reg_V_reg_161");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter2_reg_V_reg_161, "ap_phi_reg_pp0_iter2_reg_V_reg_161");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_v1_V_reg_174, "ap_phi_reg_pp0_iter0_v1_V_reg_174");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_v1_V_reg_174, "ap_phi_reg_pp0_iter1_v1_V_reg_174");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter2_v1_V_reg_174, "ap_phi_reg_pp0_iter2_v1_V_reg_174");
    sc_trace(mVcdFile, zext_ln321_7_fu_299_p1, "zext_ln321_7_fu_299_p1");
    sc_trace(mVcdFile, mul_ln321_fu_189_p0, "mul_ln321_fu_189_p0");
    sc_trace(mVcdFile, peIdx_fu_233_p2, "peIdx_fu_233_p2");
    sc_trace(mVcdFile, shl_ln_fu_264_p3, "shl_ln_fu_264_p3");
    sc_trace(mVcdFile, zext_ln42_fu_271_p1, "zext_ln42_fu_271_p1");
    sc_trace(mVcdFile, zext_ln28_fu_246_p1, "zext_ln28_fu_246_p1");
    sc_trace(mVcdFile, add_ln42_fu_275_p2, "add_ln42_fu_275_p2");
    sc_trace(mVcdFile, zext_ln321_6_fu_281_p1, "zext_ln321_6_fu_281_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, mul_ln321_fu_189_p00, "mul_ln321_fu_189_p00");
    sc_trace(mVcdFile, ap_condition_97, "ap_condition_97");
    sc_trace(mVcdFile, ap_condition_112, "ap_condition_112");
#endif

    }
}

stream_in_row_2::~stream_in_row_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void stream_in_row_2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, skip_flag_read_read_fu_86_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, skip_flag_read_read_fu_86_p2.read()))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_97.read(), ap_const_boolean_1)) {
        if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln28_fu_195_p2.read()) && 
             esl_seteq<1,1,1>(icmp_ln33_fu_221_p2.read(), ap_const_lv1_1))) {
            ap_phi_reg_pp0_iter1_reg_V_reg_161 = ap_const_lv16_0;
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_reg_V_reg_161 = ap_phi_reg_pp0_iter0_reg_V_reg_161.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_97.read(), ap_const_boolean_1)) {
        if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln28_fu_195_p2.read()) && 
             esl_seteq<1,1,1>(icmp_ln33_fu_221_p2.read(), ap_const_lv1_1))) {
            ap_phi_reg_pp0_iter1_v1_V_reg_174 = ap_const_lv16_0;
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_v1_V_reg_174 = ap_phi_reg_pp0_iter0_v1_V_reg_174.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_112.read(), ap_const_boolean_1)) {
        if ((esl_seteq<1,1,1>(icmp_ln28_reg_312.read(), ap_const_lv1_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln33_reg_331.read()))) {
            ap_phi_reg_pp0_iter2_reg_V_reg_161 = in_V_V_dout.read().range(31, 16);
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter2_reg_V_reg_161 = ap_phi_reg_pp0_iter1_reg_V_reg_161.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_112.read(), ap_const_boolean_1)) {
        if ((esl_seteq<1,1,1>(icmp_ln28_reg_312.read(), ap_const_lv1_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln33_reg_331.read()))) {
            ap_phi_reg_pp0_iter2_v1_V_reg_174 = Part2_V_fu_260_p1.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter2_v1_V_reg_174 = ap_phi_reg_pp0_iter1_v1_V_reg_174.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln28_fu_195_p2.read()))) {
        indvar_flatten_reg_115 = add_ln28_fu_201_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, skip_flag_read_read_fu_86_p2.read()))) {
        indvar_flatten_reg_115 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln28_reg_312_pp0_iter1_reg.read()))) {
        peIdx_0_reg_126 = select_ln28_1_reg_340.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, skip_flag_read_read_fu_86_p2.read()))) {
        peIdx_0_reg_126 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln28_reg_312_pp0_iter1_reg.read()))) {
        v2_V_reg_138 = ap_phi_reg_pp0_iter2_reg_V_reg_161.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, skip_flag_read_read_fu_86_p2.read()))) {
        v2_V_reg_138 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln28_fu_195_p2.read()))) {
        w_0_reg_150 = w_fu_227_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, skip_flag_read_read_fu_86_p2.read()))) {
        w_0_reg_150 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(icmp_ln28_reg_312.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln321_reg_355 = add_ln321_fu_285_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln28_reg_312 = icmp_ln28_fu_195_p2.read();
        icmp_ln28_reg_312_pp0_iter1_reg = icmp_ln28_reg_312.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln28_fu_195_p2.read()))) {
        icmp_ln29_reg_321 = icmp_ln29_fu_207_p2.read();
        icmp_ln33_reg_331 = icmp_ln33_fu_221_p2.read();
        select_ln28_reg_326 = select_ln28_fu_213_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_lv1_0, skip_flag_read_read_fu_86_p2.read()))) {
        mul_ln321_reg_307 = mul_ln321_fu_189_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln28_reg_312.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        select_ln28_1_reg_340 = select_ln28_1_fu_239_p3.read();
    }
}

void stream_in_row_2::thread_Part2_V_fu_260_p1() {
    Part2_V_fu_260_p1 = in_V_V_dout.read().range(16-1, 0);
}

void stream_in_row_2::thread_add_ln28_fu_201_p2() {
    add_ln28_fu_201_p2 = (!indvar_flatten_reg_115.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(indvar_flatten_reg_115.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void stream_in_row_2::thread_add_ln321_fu_285_p2() {
    add_ln321_fu_285_p2 = (!zext_ln321_6_fu_281_p1.read().is_01() || !mul_ln321_reg_307.read().is_01())? sc_lv<10>(): (sc_biguint<10>(zext_ln321_6_fu_281_p1.read()) + sc_biguint<10>(mul_ln321_reg_307.read()));
}

void stream_in_row_2::thread_add_ln42_fu_275_p2() {
    add_ln42_fu_275_p2 = (!zext_ln42_fu_271_p1.read().is_01() || !zext_ln28_fu_246_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln42_fu_271_p1.read()) + sc_biguint<9>(zext_ln28_fu_246_p1.read()));
}

void stream_in_row_2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void stream_in_row_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void stream_in_row_2::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[2];
}

void stream_in_row_2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void stream_in_row_2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op29_read_state3.read()));
}

void stream_in_row_2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op29_read_state3.read()));
}

void stream_in_row_2::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void stream_in_row_2::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()) && esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op29_read_state3.read()));
}

void stream_in_row_2::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void stream_in_row_2::thread_ap_condition_112() {
    ap_condition_112 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0));
}

void stream_in_row_2::thread_ap_condition_97() {
    ap_condition_97 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()));
}

void stream_in_row_2::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln28_fu_195_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void stream_in_row_2::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void stream_in_row_2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void stream_in_row_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void stream_in_row_2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void stream_in_row_2::thread_ap_phi_mux_peIdx_0_phi_fu_130_p4() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln28_reg_312_pp0_iter1_reg.read()))) {
        ap_phi_mux_peIdx_0_phi_fu_130_p4 = select_ln28_1_reg_340.read();
    } else {
        ap_phi_mux_peIdx_0_phi_fu_130_p4 = peIdx_0_reg_126.read();
    }
}

void stream_in_row_2::thread_ap_phi_reg_pp0_iter0_reg_V_reg_161() {
    ap_phi_reg_pp0_iter0_reg_V_reg_161 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void stream_in_row_2::thread_ap_phi_reg_pp0_iter0_v1_V_reg_174() {
    ap_phi_reg_pp0_iter0_v1_V_reg_174 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void stream_in_row_2::thread_ap_predicate_op29_read_state3() {
    ap_predicate_op29_read_state3 = (esl_seteq<1,1,1>(icmp_ln28_reg_312.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln33_reg_331.read()));
}

void stream_in_row_2::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void stream_in_row_2::thread_icmp_ln28_fu_195_p2() {
    icmp_ln28_fu_195_p2 = (!indvar_flatten_reg_115.read().is_01() || !ap_const_lv8_B0.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_115.read() == ap_const_lv8_B0);
}

void stream_in_row_2::thread_icmp_ln29_fu_207_p2() {
    icmp_ln29_fu_207_p2 = (!w_0_reg_150.read().is_01() || !ap_const_lv4_B.is_01())? sc_lv<1>(): sc_lv<1>(w_0_reg_150.read() == ap_const_lv4_B);
}

void stream_in_row_2::thread_icmp_ln33_fu_221_p2() {
    icmp_ln33_fu_221_p2 = (!select_ln28_fu_213_p3.read().is_01() || !ap_const_lv4_A.is_01())? sc_lv<1>(): sc_lv<1>(select_ln28_fu_213_p3.read() == ap_const_lv4_A);
}

void stream_in_row_2::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln28_reg_312.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln33_reg_331.read()))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void stream_in_row_2::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op29_read_state3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void stream_in_row_2::thread_mul_ln321_fu_189_p0() {
    mul_ln321_fu_189_p0 =  (sc_lv<2>) (mul_ln321_fu_189_p00.read());
}

void stream_in_row_2::thread_mul_ln321_fu_189_p00() {
    mul_ln321_fu_189_p00 = esl_zext<10,2>(rowBufferIdx_V.read());
}

void stream_in_row_2::thread_mul_ln321_fu_189_p2() {
    mul_ln321_fu_189_p2 = (!mul_ln321_fu_189_p0.read().is_01() || !ap_const_lv10_B0.is_01())? sc_lv<10>(): sc_biguint<2>(mul_ln321_fu_189_p0.read()) * sc_biguint<10>(ap_const_lv10_B0);
}

void stream_in_row_2::thread_peIdx_fu_233_p2() {
    peIdx_fu_233_p2 = (!ap_phi_mux_peIdx_0_phi_fu_130_p4.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(ap_phi_mux_peIdx_0_phi_fu_130_p4.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void stream_in_row_2::thread_row_buffer_V_address1() {
    row_buffer_V_address1 =  (sc_lv<10>) (zext_ln321_7_fu_299_p1.read());
}

void stream_in_row_2::thread_row_buffer_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        row_buffer_V_ce1 = ap_const_logic_1;
    } else {
        row_buffer_V_ce1 = ap_const_logic_0;
    }
}

void stream_in_row_2::thread_row_buffer_V_d1() {
    row_buffer_V_d1 = esl_concat<16,16>(ap_phi_reg_pp0_iter2_v1_V_reg_174.read(), v2_V_reg_138.read());
}

void stream_in_row_2::thread_row_buffer_V_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln28_reg_312_pp0_iter1_reg.read()))) {
        row_buffer_V_we1 = ap_const_logic_1;
    } else {
        row_buffer_V_we1 = ap_const_logic_0;
    }
}

void stream_in_row_2::thread_select_ln28_1_fu_239_p3() {
    select_ln28_1_fu_239_p3 = (!icmp_ln29_reg_321.read()[0].is_01())? sc_lv<5>(): ((icmp_ln29_reg_321.read()[0].to_bool())? peIdx_fu_233_p2.read(): ap_phi_mux_peIdx_0_phi_fu_130_p4.read());
}

void stream_in_row_2::thread_select_ln28_fu_213_p3() {
    select_ln28_fu_213_p3 = (!icmp_ln29_fu_207_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln29_fu_207_p2.read()[0].to_bool())? ap_const_lv4_0: w_0_reg_150.read());
}

void stream_in_row_2::thread_shl_ln_fu_264_p3() {
    shl_ln_fu_264_p3 = esl_concat<4,4>(select_ln28_reg_326.read(), ap_const_lv4_0);
}

void stream_in_row_2::thread_skip_flag_read_read_fu_86_p2() {
    skip_flag_read_read_fu_86_p2 =  (sc_lv<1>) (skip_flag.read());
}

void stream_in_row_2::thread_w_fu_227_p2() {
    w_fu_227_p2 = (!select_ln28_fu_213_p3.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(select_ln28_fu_213_p3.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void stream_in_row_2::thread_zext_ln28_fu_246_p1() {
    zext_ln28_fu_246_p1 = esl_zext<9,5>(select_ln28_1_fu_239_p3.read());
}

void stream_in_row_2::thread_zext_ln321_6_fu_281_p1() {
    zext_ln321_6_fu_281_p1 = esl_zext<10,9>(add_ln42_fu_275_p2.read());
}

void stream_in_row_2::thread_zext_ln321_7_fu_299_p1() {
    zext_ln321_7_fu_299_p1 = esl_zext<64,10>(add_ln321_reg_355.read());
}

void stream_in_row_2::thread_zext_ln42_fu_271_p1() {
    zext_ln42_fu_271_p1 = esl_zext<9,8>(shl_ln_fu_264_p3.read());
}

void stream_in_row_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_lv1_0, skip_flag_read_read_fu_86_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && esl_seteq<1,1,1>(skip_flag_read_read_fu_86_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln28_fu_195_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln28_fu_195_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

