// Seed: 1191023773
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
  xor primCall (id_1, id_3, id_4, id_5, id_6);
  wire id_4;
  genvar id_5;
  wire id_6 = id_4;
  module_2 modCall_1 ();
  logic [1 : -1 'b0] id_7;
  initial $signed(42);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd26
) (
    input  wire _id_0,
    output wor  id_1
);
  logic [id_0 : 1 'd0] id_3;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
endmodule
module module_2;
  wire id_1;
endmodule
