WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500766 heartbeat IPC: 3.999 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5003925 heartbeat IPC: 3.995 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6256459 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6256459 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14050465 heartbeat IPC: 1.105 cumulative IPC: 0.6415 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 29739101 heartbeat IPC: 0.6374 cumulative IPC: 0.6388 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 45277737 heartbeat IPC: 0.6436 cumulative IPC: 0.6407 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 60684847 heartbeat IPC: 0.6491 cumulative IPC: 0.643 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 76553602 heartbeat IPC: 0.6302 cumulative IPC: 0.6401 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 92556748 heartbeat IPC: 0.6249 cumulative IPC: 0.6373 (Simulation time: 00 hr 06 min 44 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv148.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 108339461 heartbeat IPC: 0.6336 cumulative IPC: 0.6367 (Simulation time: 00 hr 07 min 48 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 123999593 heartbeat IPC: 0.6386 cumulative IPC: 0.637 (Simulation time: 00 hr 08 min 51 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 139796713 heartbeat IPC: 0.633 cumulative IPC: 0.6365 (Simulation time: 00 hr 09 min 54 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 155405131 heartbeat IPC: 0.6407 cumulative IPC: 0.6369 (Simulation time: 00 hr 10 min 57 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 156823958 cumulative IPC: 0.6377 (Simulation time: 00 hr 11 min 28 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 156823958 cumulative IPC: 0.6377 (Simulation time: 00 hr 11 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv148.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6377 instructions: 100000000 cycles: 156823958
CPU 0 Branch Prediction Accuracy: 72.71% MPKI: 49.26 Average ROB Occupancy at Mispredict: 3.859
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.587
BRANCH_INDIRECT: 34.2
BRANCH_CONDITIONAL: 9.42
BRANCH_DIRECT_CALL: 1.67
BRANCH_INDIRECT_CALL: 2.11
BRANCH_RETURN: 1.3

L1D TOTAL        ACCESS:   33726391 HIT:   29665353 MISS:    4061038
L1D LOAD         ACCESS:   20450582 HIT:   17987966 MISS:    2462616
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13263354 HIT:   11677328 MISS:    1586026
L1D TRANSLATION  ACCESS:      12455 HIT:         59 MISS:      12396
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 7.973 cycles
L1I TOTAL        ACCESS:   12739594 HIT:    5004749 MISS:    7734845
L1I LOAD         ACCESS:   12739594 HIT:    5004749 MISS:    7734845
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.485 cycles
L2C TOTAL        ACCESS:    9837306 HIT:    9327244 MISS:     510062
L2C LOAD         ACCESS:    8205813 HIT:    7743790 MISS:     462023
L2C RFO          ACCESS:     566713 HIT:     541592 MISS:      25121
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1052384 HIT:    1034778 MISS:      17606
L2C TRANSLATION  ACCESS:      12396 HIT:       7084 MISS:       5312
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 25.17 cycles
LLC TOTAL        ACCESS:     534827 HIT:     517912 MISS:      16915
LLC LOAD         ACCESS:     462023 HIT:     448138 MISS:      13885
LLC RFO          ACCESS:      25121 HIT:      22788 MISS:       2333
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      42371 HIT:      42193 MISS:        178
LLC TRANSLATION  ACCESS:       5312 HIT:       4793 MISS:        519
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 175.7 cycles
cpu0_DTLB TOTAL        ACCESS:   26835269 HIT:   25635955 MISS:    1199314
cpu0_DTLB LOAD         ACCESS:   26835269 HIT:   25635955 MISS:    1199314
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.569 cycles
cpu0_ITLB TOTAL        ACCESS:   11310405 HIT:    9094319 MISS:    2216086
cpu0_ITLB LOAD         ACCESS:   11310405 HIT:    9094319 MISS:    2216086
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.968 cycles
cpu0_STLB TOTAL        ACCESS:    2049026 HIT:    2036848 MISS:      12178
cpu0_STLB LOAD         ACCESS:    2049026 HIT:    2036848 MISS:      12178
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 39.83 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7414
  ROW_BUFFER_MISS:       9323
 AVG DBUS CONGESTED CYCLE: 3.923
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         19
  FULL:        293
