

================================================================
== Synthesis Summary Report of 'fft_stage_last'
================================================================
+ General Information: 
    * Date:           Fri Oct 21 00:40:34 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        hls_FFT_lastStage
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+------------+-----+
    |      Modules     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |           |            |     |
    |      & Loops     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF    |     LUT    | URAM|
    +------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+------------+-----+
    |+ fft_stage_last  |     -|  0.04|      273|  2.730e+03|         -|      274|     -|        no|  2 (~0%)|  48 (21%)|  5032 (4%)|  7661 (14%)|    -|
    | o butterfly      |     -|  7.30|      271|  2.710e+03|        17|        1|   256|       yes|        -|         -|          -|           -|    -|
    +------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| OUT_I_0_address0 | 8        |
| OUT_I_0_address1 | 8        |
| OUT_I_0_d0       | 32       |
| OUT_I_0_d1       | 32       |
| OUT_I_1_address0 | 8        |
| OUT_I_1_address1 | 8        |
| OUT_I_1_d0       | 32       |
| OUT_I_1_d1       | 32       |
| OUT_I_2_address0 | 8        |
| OUT_I_2_address1 | 8        |
| OUT_I_2_d0       | 32       |
| OUT_I_2_d1       | 32       |
| OUT_I_3_address0 | 8        |
| OUT_I_3_address1 | 8        |
| OUT_I_3_d0       | 32       |
| OUT_I_3_d1       | 32       |
| OUT_R_0_address0 | 8        |
| OUT_R_0_address1 | 8        |
| OUT_R_0_d0       | 32       |
| OUT_R_0_d1       | 32       |
| OUT_R_1_address0 | 8        |
| OUT_R_1_address1 | 8        |
| OUT_R_1_d0       | 32       |
| OUT_R_1_d1       | 32       |
| OUT_R_2_address0 | 8        |
| OUT_R_2_address1 | 8        |
| OUT_R_2_d0       | 32       |
| OUT_R_2_d1       | 32       |
| OUT_R_3_address0 | 8        |
| OUT_R_3_address1 | 8        |
| OUT_R_3_d0       | 32       |
| OUT_R_3_d1       | 32       |
| X_I_0_address0   | 8        |
| X_I_0_address1   | 8        |
| X_I_0_q0         | 32       |
| X_I_0_q1         | 32       |
| X_I_1_address0   | 8        |
| X_I_1_address1   | 8        |
| X_I_1_q0         | 32       |
| X_I_1_q1         | 32       |
| X_I_2_address0   | 8        |
| X_I_2_address1   | 8        |
| X_I_2_q0         | 32       |
| X_I_2_q1         | 32       |
| X_I_3_address0   | 8        |
| X_I_3_address1   | 8        |
| X_I_3_q0         | 32       |
| X_I_3_q1         | 32       |
| X_R_0_address0   | 8        |
| X_R_0_address1   | 8        |
| X_R_0_q0         | 32       |
| X_R_0_q1         | 32       |
| X_R_1_address0   | 8        |
| X_R_1_address1   | 8        |
| X_R_1_q0         | 32       |
| X_R_1_q1         | 32       |
| X_R_2_address0   | 8        |
| X_R_2_address1   | 8        |
| X_R_2_q0         | 32       |
| X_R_2_q1         | 32       |
| X_R_3_address0   | 8        |
| X_R_3_address1   | 8        |
| X_R_3_q0         | 32       |
| X_R_3_q1         | 32       |
+------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| X_R      | in        | float*   |
| X_I      | in        | float*   |
| OUT_R    | out       | float*   |
| OUT_I    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| X_R      | X_R_0_address0   | port    | offset   |
| X_R      | X_R_0_ce0        | port    |          |
| X_R      | X_R_0_q0         | port    |          |
| X_R      | X_R_0_address1   | port    | offset   |
| X_R      | X_R_0_ce1        | port    |          |
| X_R      | X_R_0_q1         | port    |          |
| X_R      | X_R_1_address0   | port    | offset   |
| X_R      | X_R_1_ce0        | port    |          |
| X_R      | X_R_1_q0         | port    |          |
| X_R      | X_R_1_address1   | port    | offset   |
| X_R      | X_R_1_ce1        | port    |          |
| X_R      | X_R_1_q1         | port    |          |
| X_R      | X_R_2_address0   | port    | offset   |
| X_R      | X_R_2_ce0        | port    |          |
| X_R      | X_R_2_q0         | port    |          |
| X_R      | X_R_2_address1   | port    | offset   |
| X_R      | X_R_2_ce1        | port    |          |
| X_R      | X_R_2_q1         | port    |          |
| X_R      | X_R_3_address0   | port    | offset   |
| X_R      | X_R_3_ce0        | port    |          |
| X_R      | X_R_3_q0         | port    |          |
| X_R      | X_R_3_address1   | port    | offset   |
| X_R      | X_R_3_ce1        | port    |          |
| X_R      | X_R_3_q1         | port    |          |
| X_I      | X_I_0_address0   | port    | offset   |
| X_I      | X_I_0_ce0        | port    |          |
| X_I      | X_I_0_q0         | port    |          |
| X_I      | X_I_0_address1   | port    | offset   |
| X_I      | X_I_0_ce1        | port    |          |
| X_I      | X_I_0_q1         | port    |          |
| X_I      | X_I_1_address0   | port    | offset   |
| X_I      | X_I_1_ce0        | port    |          |
| X_I      | X_I_1_q0         | port    |          |
| X_I      | X_I_1_address1   | port    | offset   |
| X_I      | X_I_1_ce1        | port    |          |
| X_I      | X_I_1_q1         | port    |          |
| X_I      | X_I_2_address0   | port    | offset   |
| X_I      | X_I_2_ce0        | port    |          |
| X_I      | X_I_2_q0         | port    |          |
| X_I      | X_I_2_address1   | port    | offset   |
| X_I      | X_I_2_ce1        | port    |          |
| X_I      | X_I_2_q1         | port    |          |
| X_I      | X_I_3_address0   | port    | offset   |
| X_I      | X_I_3_ce0        | port    |          |
| X_I      | X_I_3_q0         | port    |          |
| X_I      | X_I_3_address1   | port    | offset   |
| X_I      | X_I_3_ce1        | port    |          |
| X_I      | X_I_3_q1         | port    |          |
| OUT_R    | OUT_R_0_address0 | port    | offset   |
| OUT_R    | OUT_R_0_ce0      | port    |          |
| OUT_R    | OUT_R_0_we0      | port    |          |
| OUT_R    | OUT_R_0_d0       | port    |          |
| OUT_R    | OUT_R_0_address1 | port    | offset   |
| OUT_R    | OUT_R_0_ce1      | port    |          |
| OUT_R    | OUT_R_0_we1      | port    |          |
| OUT_R    | OUT_R_0_d1       | port    |          |
| OUT_R    | OUT_R_1_address0 | port    | offset   |
| OUT_R    | OUT_R_1_ce0      | port    |          |
| OUT_R    | OUT_R_1_we0      | port    |          |
| OUT_R    | OUT_R_1_d0       | port    |          |
| OUT_R    | OUT_R_1_address1 | port    | offset   |
| OUT_R    | OUT_R_1_ce1      | port    |          |
| OUT_R    | OUT_R_1_we1      | port    |          |
| OUT_R    | OUT_R_1_d1       | port    |          |
| OUT_R    | OUT_R_2_address0 | port    | offset   |
| OUT_R    | OUT_R_2_ce0      | port    |          |
| OUT_R    | OUT_R_2_we0      | port    |          |
| OUT_R    | OUT_R_2_d0       | port    |          |
| OUT_R    | OUT_R_2_address1 | port    | offset   |
| OUT_R    | OUT_R_2_ce1      | port    |          |
| OUT_R    | OUT_R_2_we1      | port    |          |
| OUT_R    | OUT_R_2_d1       | port    |          |
| OUT_R    | OUT_R_3_address0 | port    | offset   |
| OUT_R    | OUT_R_3_ce0      | port    |          |
| OUT_R    | OUT_R_3_we0      | port    |          |
| OUT_R    | OUT_R_3_d0       | port    |          |
| OUT_R    | OUT_R_3_address1 | port    | offset   |
| OUT_R    | OUT_R_3_ce1      | port    |          |
| OUT_R    | OUT_R_3_we1      | port    |          |
| OUT_R    | OUT_R_3_d1       | port    |          |
| OUT_I    | OUT_I_0_address0 | port    | offset   |
| OUT_I    | OUT_I_0_ce0      | port    |          |
| OUT_I    | OUT_I_0_we0      | port    |          |
| OUT_I    | OUT_I_0_d0       | port    |          |
| OUT_I    | OUT_I_0_address1 | port    | offset   |
| OUT_I    | OUT_I_0_ce1      | port    |          |
| OUT_I    | OUT_I_0_we1      | port    |          |
| OUT_I    | OUT_I_0_d1       | port    |          |
| OUT_I    | OUT_I_1_address0 | port    | offset   |
| OUT_I    | OUT_I_1_ce0      | port    |          |
| OUT_I    | OUT_I_1_we0      | port    |          |
| OUT_I    | OUT_I_1_d0       | port    |          |
| OUT_I    | OUT_I_1_address1 | port    | offset   |
| OUT_I    | OUT_I_1_ce1      | port    |          |
| OUT_I    | OUT_I_1_we1      | port    |          |
| OUT_I    | OUT_I_1_d1       | port    |          |
| OUT_I    | OUT_I_2_address0 | port    | offset   |
| OUT_I    | OUT_I_2_ce0      | port    |          |
| OUT_I    | OUT_I_2_we0      | port    |          |
| OUT_I    | OUT_I_2_d0       | port    |          |
| OUT_I    | OUT_I_2_address1 | port    | offset   |
| OUT_I    | OUT_I_2_ce1      | port    |          |
| OUT_I    | OUT_I_2_we1      | port    |          |
| OUT_I    | OUT_I_2_d1       | port    |          |
| OUT_I    | OUT_I_3_address0 | port    | offset   |
| OUT_I    | OUT_I_3_ce0      | port    |          |
| OUT_I    | OUT_I_3_we0      | port    |          |
| OUT_I    | OUT_I_3_d0       | port    |          |
| OUT_I    | OUT_I_3_address1 | port    | offset   |
| OUT_I    | OUT_I_3_ce1      | port    |          |
| OUT_I    | OUT_I_3_we1      | port    |          |
| OUT_I    | OUT_I_3_d1       | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+-----------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable  | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+-----------+------+---------+---------+
| + fft_stage_last                     | 48  |        |           |      |         |         |
|   fmul_32ns_32ns_32_4_max_dsp_1_U13  | 3   |        | mul       | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14  | 3   |        | mul7      | fmul | maxdsp  | 3       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U1  | 2   |        | temp_R    | fsub | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U15  | 3   |        | mul1      | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U16  | 3   |        | mul2      | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2  | 2   |        | temp_I    | fadd | fulldsp | 4       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U5  | 2   |        | sub       | fsub | fulldsp | 4       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U6  | 2   |        | sub1      | fsub | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U7  | 2   |        | add       | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U8  | 2   |        | add1      | fadd | fulldsp | 4       |
|   add_ln886_fu_728_p2                | -   |        | add_ln886 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U17  | 3   |        | mul_1     | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U18  | 3   |        | mul7_1    | fmul | maxdsp  | 3       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U3  | 2   |        | temp_R_1  | fsub | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U19  | 3   |        | mul10_1   | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U20  | 3   |        | mul13_1   | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U4  | 2   |        | temp_I_1  | fadd | fulldsp | 4       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U9  | 2   |        | sub16_1   | fsub | fulldsp | 4       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U10 | 2   |        | sub21_s   | fsub | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add26_1   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U12 | 2   |        | add31_s   | fadd | fulldsp | 4       |
|   add_ln47_fu_751_p2                 | -   |        | add_ln47  | add  | fabric  | 0       |
+--------------------------------------+-----+--------+-----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+----------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------------+------+------+--------+----------+---------+------+---------+
| + fft_stage_last | 2    | 0    |        |          |         |      |         |
|   W_real_U       | 1    | -    |        | W_real   | rom_2p  | auto | 1       |
|   W_imag_U       | 1    | -    |        | W_imag   | rom_2p  | auto | 1       |
+------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------+----------------------------------------------------------------------------------------------+
| Type            | Options                              | Location                                                                                     |
+-----------------+--------------------------------------+----------------------------------------------------------------------------------------------+
| dependence      | variable=OUT_I intra WAW false       | ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:30 in fft_stage_last, OUT_I |
| dependence      | variable=OUT_R intra WAW false       | ../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:31 in fft_stage_last, OUT_R |
| array_partition | variable=OUT_I cyclic factor=4 dim=1 | hls_FFT_lastStage/solution1/directives.tcl:11 in fft_stage_last, OUT_I                       |
| array_partition | variable=OUT_R cyclic factor=4 dim=1 | hls_FFT_lastStage/solution1/directives.tcl:10 in fft_stage_last, OUT_R                       |
| array_partition | variable=X_I block factor=4 dim=1    | hls_FFT_lastStage/solution1/directives.tcl:9 in fft_stage_last, X_I                          |
| array_partition | variable=X_R block factor=4 dim=1    | hls_FFT_lastStage/solution1/directives.tcl:8 in fft_stage_last, X_R                          |
| unroll          | factor=2                             | hls_FFT_lastStage/solution1/directives.tcl:7 in fft_stage_last                               |
+-----------------+--------------------------------------+----------------------------------------------------------------------------------------------+


