INFO: [VRFC 10-163] Analyzing VHDL file "/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ip/axi_dma_axi_dma_0_0/sim/axi_dma_axi_dma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_dma_axi_dma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ip/axi_dma_rst_ps7_0_100M_0/sim/axi_dma_rst_ps7_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_dma_rst_ps7_0_100M_0'
