
../compcert-repos/prog2/CMakeFiles/0.3.dir/Aula00_Conceitos_base/03.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <avg>:
   0:	sub	sp, sp, #12
   4:	vldr	s0, [pc, #88]	; 64 <avg+0x64>
   8:	str	r0, [sp, #8]
   c:	vstr	s0, [sp]
  10:	movw	r0, #0
  14:	str	r0, [sp, #4]
  18:	ldr	r0, [sp, #4]
  1c:	cmp	r0, #10
  20:	bge	50 <avg+0x50>
  24:	ldr	r0, [sp, #8]
  28:	ldr	r1, [sp, #4]
  2c:	add	r0, r0, r1, lsl #2
  30:	vldr	s0, [r0]
  34:	vldr	s2, [sp]
  38:	vadd.f32	s0, s2, s0
  3c:	vstr	s0, [sp]
  40:	ldr	r0, [sp, #4]
  44:	add	r0, r0, #1
  48:	str	r0, [sp, #4]
  4c:	b	18 <avg+0x18>
  50:	vldr	s0, [sp]
  54:	vmov.f32	s2, #36	; 0x41200000  10.0
  58:	vdiv.f32	s0, s0, s2
  5c:	add	sp, sp, #12
  60:	bx	lr
  64:	.word	0x00000000

00000068 <max>:
  68:	sub	sp, sp, #12
  6c:	str	r0, [sp, #8]
  70:	ldr	r0, [sp, #8]
  74:	vldr	s0, [r0]
  78:	vstr	s0, [sp]
  7c:	movw	r0, #1
  80:	str	r0, [sp, #4]
  84:	ldr	r0, [sp, #4]
  88:	cmp	r0, #10
  8c:	bge	d8 <max+0x70>
  90:	ldr	r0, [sp, #8]
  94:	ldr	r1, [sp, #4]
  98:	add	r0, r0, r1, lsl #2
  9c:	vldr	s0, [r0]
  a0:	vldr	s2, [sp]
  a4:	vcmpe.f32	s0, s2
  a8:	vmrs	APSR_nzcv, fpscr
  ac:	ble	c4 <max+0x5c>
  b0:	ldr	r0, [sp, #8]
  b4:	ldr	r1, [sp, #4]
  b8:	add	r0, r0, r1, lsl #2
  bc:	vldr	s0, [r0]
  c0:	vstr	s0, [sp]
  c4:	b	c8 <max+0x60>
  c8:	ldr	r0, [sp, #4]
  cc:	add	r0, r0, #1
  d0:	str	r0, [sp, #4]
  d4:	b	84 <max+0x1c>
  d8:	vldr	s0, [sp]
  dc:	add	sp, sp, #12
  e0:	bx	lr

000000e4 <min>:
  e4:	sub	sp, sp, #12
  e8:	str	r0, [sp, #8]
  ec:	ldr	r0, [sp, #8]
  f0:	vldr	s0, [r0]
  f4:	vstr	s0, [sp]
  f8:	movw	r0, #1
  fc:	str	r0, [sp, #4]
 100:	ldr	r0, [sp, #4]
 104:	cmp	r0, #10
 108:	bge	154 <min+0x70>
 10c:	ldr	r0, [sp, #8]
 110:	ldr	r1, [sp, #4]
 114:	add	r0, r0, r1, lsl #2
 118:	vldr	s0, [r0]
 11c:	vldr	s2, [sp]
 120:	vcmpe.f32	s0, s2
 124:	vmrs	APSR_nzcv, fpscr
 128:	bpl	140 <min+0x5c>
 12c:	ldr	r0, [sp, #8]
 130:	ldr	r1, [sp, #4]
 134:	add	r0, r0, r1, lsl #2
 138:	vldr	s0, [r0]
 13c:	vstr	s0, [sp]
 140:	b	144 <min+0x60>
 144:	ldr	r0, [sp, #4]
 148:	add	r0, r0, #1
 14c:	str	r0, [sp, #4]
 150:	b	100 <min+0x1c>
 154:	vldr	s0, [sp]
 158:	add	sp, sp, #12
 15c:	bx	lr

00000160 <main>:
 160:	push	{fp, lr}
 164:	mov	fp, sp
 168:	sub	sp, sp, #72	; 0x48
 16c:	movw	r0, #0
 170:	str	r0, [fp, #-4]
 174:	str	r0, [fp, #-8]
 178:	ldr	r0, [fp, #-8]
 17c:	cmp	r0, #10
 180:	bge	1c8 <main+0x68>
 184:	ldr	r0, [fp, #-8]
 188:	add	r1, r0, #1
 18c:	movw	r0, #0
 190:	movt	r0, #0
 194:	bl	0 <printf>
 198:	ldr	r1, [fp, #-8]
 19c:	add	r2, sp, #24
 1a0:	add	r1, r2, r1, lsl #2
 1a4:	movw	r2, #0
 1a8:	movt	r2, #0
 1ac:	str	r0, [sp, #20]
 1b0:	mov	r0, r2
 1b4:	bl	0 <__isoc99_scanf>
 1b8:	ldr	r0, [fp, #-8]
 1bc:	add	r0, r0, #1
 1c0:	str	r0, [fp, #-8]
 1c4:	b	178 <main+0x18>
 1c8:	add	r0, sp, #24
 1cc:	bl	0 <avg>
 1d0:	vcvt.f64.f32	d16, s0
 1d4:	movw	r0, #0
 1d8:	movt	r0, #0
 1dc:	vmov	r2, r3, d16
 1e0:	bl	0 <printf>
 1e4:	add	r1, sp, #24
 1e8:	str	r0, [sp, #16]
 1ec:	mov	r0, r1
 1f0:	bl	68 <max>
 1f4:	vcvt.f64.f32	d16, s0
 1f8:	movw	r0, #0
 1fc:	movt	r0, #0
 200:	vmov	r2, r3, d16
 204:	bl	0 <printf>
 208:	add	r1, sp, #24
 20c:	str	r0, [sp, #12]
 210:	mov	r0, r1
 214:	bl	e4 <min>
 218:	vcvt.f64.f32	d16, s0
 21c:	movw	r0, #0
 220:	movt	r0, #0
 224:	vmov	r2, r3, d16
 228:	bl	0 <printf>
 22c:	movw	r1, #0
 230:	movt	r1, #0
 234:	str	r0, [sp, #8]
 238:	mov	r0, r1
 23c:	bl	0 <printf>
 240:	movw	r1, #0
 244:	str	r1, [fp, #-8]
 248:	ldr	r0, [fp, #-8]
 24c:	cmp	r0, #10
 250:	bge	288 <main+0x128>
 254:	ldr	r0, [fp, #-8]
 258:	add	r1, sp, #24
 25c:	add	r0, r1, r0, lsl #2
 260:	vldr	s0, [r0]
 264:	vcvt.f64.f32	d16, s0
 268:	movw	r0, #0
 26c:	movt	r0, #0
 270:	vmov	r2, r3, d16
 274:	bl	0 <printf>
 278:	ldr	r0, [fp, #-8]
 27c:	add	r0, r0, #1
 280:	str	r0, [fp, #-8]
 284:	b	248 <main+0xe8>
 288:	movw	r0, #0
 28c:	movt	r0, #0
 290:	bl	0 <printf>
 294:	movw	r1, #0
 298:	str	r0, [sp, #4]
 29c:	mov	r0, r1
 2a0:	mov	sp, fp
 2a4:	pop	{fp, pc}
