Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 26 17:52:41 2018
| Host         : DESKTOP-T1B8B30 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file miniCarTop_control_sets_placed.rpt
| Design       : miniCarTop
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           13 |
| No           | No                    | Yes                    |             368 |          109 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           20 |
| Yes          | No                    | Yes                    |             209 |           67 |
| Yes          | Yes                   | No                     |              37 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------+--------------------------------+------------------+----------------+
|            Clock Signal           |        Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------------+-----------------------------+--------------------------------+------------------+----------------+
|  clk_1M_BUFG                      | U3/sr_trig0                 | rst_IBUF                       |                1 |              1 |
|  clk_out                          |                             |                                |                1 |              1 |
|  clk_in_IBUF_BUFG                 |                             |                                |                1 |              2 |
|  clk_1M_BUFG                      |                             |                                |                3 |              3 |
|  clk_10M_BUFG                     |                             |                                |                2 |              3 |
|  clk_in_IBUF_BUFG                 | U0/D1/cnt[0]_i_1__3_n_0     | rst_IBUF                       |                1 |              4 |
|  clk_in_IBUF_BUFG                 | U1/U1/E[0]                  | rst_IBUF                       |                2 |              4 |
|  clk_out                          | U3/U9/cnt_time[7]_i_1_n_0   | rst_IBUF                       |                2 |              4 |
|  clk_out                          | U3/U9/cnt_time[11]          | rst_IBUF                       |                1 |              4 |
|  clk_out                          | U3/U9/cnt_time[12]          | rst_IBUF                       |                1 |              4 |
|  clk_10M_BUFG                     | U6/U2/cnt_rx[5]_i_2_n_0     | U2/cnt_rx_reg[0]               |                3 |              6 |
|  clk_1M_BUFG                      | U3/U8/cnt[0]_i_1__4_n_0     | rst_IBUF                       |                2 |              6 |
|  clk_1M_BUFG                      | U0/D3/cnt[0]_i_1__0_n_0     | rst_IBUF                       |                2 |              7 |
|  clk_in_IBUF_BUFG                 | U0/D2/cnt[0]_i_1_n_0        | rst_IBUF                       |                2 |              7 |
|  U1/U1/FrameDval                  |                             | rst_IBUF                       |                2 |              8 |
|  clk_1M_BUFG                      | U7/U1/cnt_pulse_2           | rst_IBUF                       |                3 |              8 |
|  clk_1M_BUFG                      | U7/U2/cnt_pulse             | rst_IBUF                       |                4 |              8 |
|  clk_1M_BUFG                      | U7/U2/cnt_speed             | rst_IBUF                       |                3 |              9 |
|  clk_1M_BUFG                      | U7/U1/cnt_speed_1           | rst_IBUF                       |                2 |              9 |
|  clk_in_IBUF_BUFG                 | U1/U1/counter20             | rst_IBUF                       |                4 |              9 |
|  clk_10M_BUFG                     |                             | rst_IBUF                       |                6 |             10 |
| ~U9/echo                          | U3/U9/temp2[15]_i_1_n_0     | rst_IBUF                       |                3 |             16 |
| ~echo_1                           |                             | rst_IBUF                       |                4 |             16 |
| ~echo_1                           | U3/U3/temp2[15]_i_1__2_n_0  | rst_IBUF                       |                4 |             16 |
| ~echo                             |                             | rst_IBUF                       |                4 |             16 |
| ~echo                             | U3/U1/temp2[15]_i_1__0_n_0  | rst_IBUF                       |                4 |             16 |
| ~echo_0                           |                             | rst_IBUF                       |                4 |             16 |
| ~echo_0                           | U3/U2/temp2[15]_i_1__1_n_0  | rst_IBUF                       |                4 |             16 |
|  U6/U2/temperature_reg[7]_i_1_n_0 |                             |                                |                6 |             16 |
| ~U9/echo                          |                             | rst_IBUF                       |                5 |             16 |
|  clk_out                          |                             | rst_IBUF                       |                7 |             20 |
|  clk_in_IBUF_BUFG                 | U1/U1/data_cnt[5]_i_1_n_0   | rst_IBUF                       |                7 |             21 |
|  clk_in_IBUF_BUFG                 |                             | rst_IBUF                       |               11 |             30 |
|  clk_10M_BUFG                     | U6/U1/rst_n                 | U6/U1/cnt_delay[31]_i_1__0_n_0 |                8 |             31 |
|  clk_10M_BUFG                     | U6/U2/cnt_delay[31]_i_1_n_0 |                                |               20 |             32 |
|  clk_10M_BUFG                     | U6/U2/E[0]                  | rst_IBUF                       |               15 |             40 |
|  clk_10k_BUFG                     |                             | rst_IBUF                       |               24 |             69 |
|  clk_1M_BUFG                      |                             | rst_IBUF                       |               42 |            167 |
+-----------------------------------+-----------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 3      |                     2 |
| 4      |                     5 |
| 6      |                     2 |
| 7      |                     2 |
| 8      |                     3 |
| 9      |                     3 |
| 10     |                     1 |
| 16+    |                    17 |
+--------+-----------------------+


