library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity halfAdder is
port(
    a:in std_logic;
    b:in std_logic;
    c:out std_logic;
    s:out std_logic
);
end halfAdder;

architecture Behavioral of halfAdder is

begin
s<=a xor b;
c<=a and b;

end Behavioral;
