{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696283210411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696283210412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 17:46:50 2023 " "Processing started: Mon Oct  2 17:46:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696283210412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696283210412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_project -c Final_project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_project -c Final_project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696283210412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696283210774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696283210774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_buf " "Found entity 1: tri_buf" {  } { { "tri_buf.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/tri_buf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_function.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_function " "Found entity 1: xor_function" {  } { { "xor_function.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/xor_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t4 T4 test_TB.v(6) " "Verilog HDL Declaration information at test_TB.v(6): object \"t4\" differs only in case from object \"T4\" in the same scope" {  } { { "test_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/test_TB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t5 T5 test_TB.v(6) " "Verilog HDL Declaration information at test_TB.v(6): object \"t5\" differs only in case from object \"T5\" in the same scope" {  } { { "test_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/test_TB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t6 T6 test_TB.v(6) " "Verilog HDL Declaration information at test_TB.v(6): object \"t6\" differs only in case from object \"T6\" in the same scope" {  } { { "test_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/test_TB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t7 T7 test_TB.v(6) " "Verilog HDL Declaration information at test_TB.v(6): object \"t7\" differs only in case from object \"T7\" in the same scope" {  } { { "test_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/test_TB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_TB " "Found entity 1: test_TB" {  } { { "test_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/test_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbing.v 1 1 " "Found 1 design units, including 1 entities, in source file subbing.v" { { "Info" "ISGN_ENTITY_NAME" "1 subbing " "Found entity 1: subbing" {  } { { "subbing.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/subbing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decoder " "Found entity 1: reg_decoder" {  } { { "reg_decoder.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/reg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM_ROM.v(6) " "Verilog HDL information at RAM_ROM.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "RAM_ROM.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/RAM_ROM.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1696283218709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_ROM " "Found entity 1: RAM_ROM" {  } { { "RAM_ROM.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/RAM_ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_function.v 1 1 " "Found 1 design units, including 1 entities, in source file or_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_function " "Found entity 1: or_function" {  } { { "or_function.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/or_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218710 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "new_fsm.v(31) " "Verilog HDL information at new_fsm.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "new_fsm.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/new_fsm.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1696283218712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file new_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_fsm " "Found entity 1: new_fsm" {  } { { "new_fsm.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/new_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218712 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "my_fsm.v(22) " "Verilog HDL information at my_fsm.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "my_fsm.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/my_fsm.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1696283218713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file my_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_fsm " "Found entity 1: my_fsm" {  } { { "my_fsm.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/my_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file my_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_alu " "Found entity 1: my_alu" {  } { { "my_alu.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/my_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math_en.v 1 1 " "Found 1 design units, including 1 entities, in source file math_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 math_en " "Found entity 1: math_en" {  } { { "math_en.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/math_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t0 T0 load_TB.v(6) " "Verilog HDL Declaration information at load_TB.v(6): object \"t0\" differs only in case from object \"T0\" in the same scope" {  } { { "load_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t1 T1 load_TB.v(6) " "Verilog HDL Declaration information at load_TB.v(6): object \"t1\" differs only in case from object \"T1\" in the same scope" {  } { { "load_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t2 T2 load_TB.v(6) " "Verilog HDL Declaration information at load_TB.v(6): object \"t2\" differs only in case from object \"T2\" in the same scope" {  } { { "load_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t3 T3 load_TB.v(6) " "Verilog HDL Declaration information at load_TB.v(6): object \"t3\" differs only in case from object \"T3\" in the same scope" {  } { { "load_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t4 T4 load_TB.v(6) " "Verilog HDL Declaration information at load_TB.v(6): object \"t4\" differs only in case from object \"T4\" in the same scope" {  } { { "load_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t5 T5 load_TB.v(6) " "Verilog HDL Declaration information at load_TB.v(6): object \"t5\" differs only in case from object \"T5\" in the same scope" {  } { { "load_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t6 T6 load_TB.v(6) " "Verilog HDL Declaration information at load_TB.v(6): object \"t6\" differs only in case from object \"T6\" in the same scope" {  } { { "load_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t7 T7 load_TB.v(6) " "Verilog HDL Declaration information at load_TB.v(6): object \"t7\" differs only in case from object \"T7\" in the same scope" {  } { { "load_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G load_TB.v(6) " "Verilog HDL Declaration information at load_TB.v(6): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "load_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file load_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_TB " "Found entity 1: load_TB" {  } { { "load_TB.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t0 T0 inst.v(5) " "Verilog HDL Declaration information at inst.v(5): object \"t0\" differs only in case from object \"T0\" in the same scope" {  } { { "inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t1 T1 inst.v(5) " "Verilog HDL Declaration information at inst.v(5): object \"t1\" differs only in case from object \"T1\" in the same scope" {  } { { "inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t2 T2 inst.v(5) " "Verilog HDL Declaration information at inst.v(5): object \"t2\" differs only in case from object \"T2\" in the same scope" {  } { { "inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t3 T3 inst.v(5) " "Verilog HDL Declaration information at inst.v(5): object \"t3\" differs only in case from object \"T3\" in the same scope" {  } { { "inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t4 T4 inst.v(5) " "Verilog HDL Declaration information at inst.v(5): object \"t4\" differs only in case from object \"T4\" in the same scope" {  } { { "inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t5 T5 inst.v(5) " "Verilog HDL Declaration information at inst.v(5): object \"t5\" differs only in case from object \"T5\" in the same scope" {  } { { "inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t6 T6 inst.v(5) " "Verilog HDL Declaration information at inst.v(5): object \"t6\" differs only in case from object \"T6\" in the same scope" {  } { { "inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t7 T7 inst.v(5) " "Verilog HDL Declaration information at inst.v(5): object \"t7\" differs only in case from object \"T7\" in the same scope" {  } { { "inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G inst.v(5) " "Verilog HDL Declaration information at inst.v(5): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst.v 1 1 " "Found 1 design units, including 1 entities, in source file inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst " "Found entity 1: inst" {  } { { "inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_2to1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_2to1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_2to1mux " "Found entity 1: four_bit_2to1mux" {  } { { "four_bit_2to1mux.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/four_bit_2to1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 final_inst.v(3) " "Verilog HDL Declaration information at final_inst.v(3): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 final_inst.v(3) " "Verilog HDL Declaration information at final_inst.v(3): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 final_inst.v(3) " "Verilog HDL Declaration information at final_inst.v(3): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 final_inst.v(3) " "Verilog HDL Declaration information at final_inst.v(3): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t0 T0 final_inst.v(6) " "Verilog HDL Declaration information at final_inst.v(6): object \"t0\" differs only in case from object \"T0\" in the same scope" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t1 T1 final_inst.v(6) " "Verilog HDL Declaration information at final_inst.v(6): object \"t1\" differs only in case from object \"T1\" in the same scope" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t2 T2 final_inst.v(6) " "Verilog HDL Declaration information at final_inst.v(6): object \"t2\" differs only in case from object \"T2\" in the same scope" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t3 T3 final_inst.v(6) " "Verilog HDL Declaration information at final_inst.v(6): object \"t3\" differs only in case from object \"T3\" in the same scope" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t4 T4 final_inst.v(6) " "Verilog HDL Declaration information at final_inst.v(6): object \"t4\" differs only in case from object \"T4\" in the same scope" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t5 T5 final_inst.v(6) " "Verilog HDL Declaration information at final_inst.v(6): object \"t5\" differs only in case from object \"T5\" in the same scope" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t6 T6 final_inst.v(6) " "Verilog HDL Declaration information at final_inst.v(6): object \"t6\" differs only in case from object \"T6\" in the same scope" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t7 T7 final_inst.v(6) " "Verilog HDL Declaration information at final_inst.v(6): object \"t7\" differs only in case from object \"T7\" in the same scope" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G final_inst.v(6) " "Verilog HDL Declaration information at final_inst.v(6): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696283218728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file final_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_inst " "Found entity 1: final_inst" {  } { { "final_inst.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218728 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/divide.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1696283218730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_function.v 1 1 " "Found 1 design units, including 1 entities, in source file and_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_function " "Found entity 1: and_function" {  } { { "and_function.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/and_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address.v 1 1 " "Found 1 design units, including 1 entities, in source file address.v" { { "Info" "ISGN_ENTITY_NAME" "1 address " "Found entity 1: address" {  } { { "address.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/address.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adding.v 1 1 " "Found 1 design units, including 1 entities, in source file adding.v" { { "Info" "ISGN_ENTITY_NAME" "1 adding " "Found entity 1: adding" {  } { { "adding.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/adding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696283218735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696283218735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AddSub my_alu.v(12) " "Verilog HDL Implicit Net warning at my_alu.v(12): created implicit net for \"AddSub\"" {  } { { "my_alu.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/my_alu.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1696283218736 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "bus1 new_fsm.v(10) " "Verilog HDL Module Declaration error at new_fsm.v(10): top module port \"bus1\" is not found in the port list" {  } { { "new_fsm.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/new_fsm.v" 10 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Design Software" 0 -1 1696283218737 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "bus2 new_fsm.v(10) " "Verilog HDL Module Declaration error at new_fsm.v(10): top module port \"bus2\" is not found in the port list" {  } { { "new_fsm.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/new_fsm.v" 10 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Design Software" 0 -1 1696283218737 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "in1 new_fsm.v(12) " "Verilog HDL Module Declaration error at new_fsm.v(12): top module port \"in1\" is not found in the port list" {  } { { "new_fsm.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/new_fsm.v" 12 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Design Software" 0 -1 1696283218737 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "in2 new_fsm.v(12) " "Verilog HDL Module Declaration error at new_fsm.v(12): top module port \"in2\" is not found in the port list" {  } { { "new_fsm.v" "" { Text "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/new_fsm.v" 12 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Design Software" 0 -1 1696283218737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/output_files/Final_project.map.smsg " "Generated suppressed messages file C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/output_files/Final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1696283218782 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696283218796 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct  2 17:46:58 2023 " "Processing ended: Mon Oct  2 17:46:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696283218796 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696283218796 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696283218796 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696283218796 ""}
