// Seed: 3454310879
module module_1 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd96,
    parameter id_3 = 32'd59
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  output wor id_4;
  input wire _id_3;
  output wire id_2;
  output wire _id_1;
  wire [1 : id_3] id_5;
  if (1) begin : LABEL_0
    wire [1 : id_1] id_6;
  end else assign id_4 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_2,
      id_5,
      id_5,
      id_5
  );
  wire id_7;
endmodule
