$date
	Mon Sep  5 18:47:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module register_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # d [7:0] $end
$var reg 1 $ en $end
$var reg 1 % rst $end
$scope module r $end
$var wire 1 " clk $end
$var wire 8 & d [7:0] $end
$var wire 1 $ en $end
$var wire 1 % rst $end
$var reg 8 ' q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
0%
1$
bx #
0"
bx !
$end
#10
1"
#20
0"
#30
1"
#40
0"
#50
b11111 !
b11111 '
1"
b11111 #
b11111 &
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
b1111111 #
b1111111 &
#110
b1111111 !
b1111111 '
1"
#120
0"
#130
1"
#140
0"
#150
1"
0$
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
b1100 #
b1100 &
#210
1"
#220
0"
#230
1"
#240
0"
#250
b0 !
b0 '
1"
1%
b1100100 #
b1100100 &
1$
#260
0"
#270
1"
#280
0"
#290
1"
#300
0"
0%
0$
#310
1"
#320
0"
#330
1"
#340
0"
#350
1"
