/*
 * Interrupt_Num.h
 *
 *  Created on: Mar 24, 2024
 *      Author: Rana
 */

#ifndef MCAL_NVIC_INTERRUPT_NUM_H_
#define MCAL_NVIC_INTERRUPT_NUM_H_

typedef enum{
	NMI_IRQ=-14,
	HARD_FAULT_IRQ=-13,
	MEMORY_MANAGMENT_FAULT_IRQ=-12,
	BUS_FAULT_IRQ=-11,
	USAGE_FAULT_IRQ=-10,
	SVCALL_IRQ=-5,
	PENDSV_IRQ=-2,
	SYSTICK_IRQ=-1,
	/******************************/
	WINDOW_WATCHDOG_IRQ=0,
	PVD_IRQ=1,
	TAMP_STAMP_IRQ=2,
	RTC_WKP_IRQ=3,
	FLASH_IRQ=4,
	RCC_IRQ=5,
	/****************************/
	EXTI0_IRQ=6,
	EXTI1_IRQ=7,
	EXTI2_IRQ=8,
	EXTI3_IRQ=9,
	EXTI4_IRQ=10,
	/***************************/
	DMA1_SREAM0_IRQ=11,
	DMA1_SREAM1_IRQ=12,
	DMA1_SREAM2_IRQ=13,
	DMA1_SREAM3_IRQ=14,
	DMA1_SREAM4_IRQ=15,
	DMA1_SREAM5_IRQ=16,
	DMA1_SREAM6_IRQ=17,
	/**************************/
	ADC_IRQ=18,
	EXTI9_5_IRQ= 23,
	TIM1_BRK_TIM9_IRQ=24,
	TIM1_UP_TIM10_IRQ=25,
	TIM1_TRG_COM_TIM11_IRQ=26,
	TIM1_CC_IRQ=27,
	TIM2_IRQ=28,
	TIM3_IRQ=29,
	TIM4_IRQ=30,
	I2C1_EV_IRQ=31,
	I2C1_ER_IRQ=32,
	I2C2_EV_IRQ=33,
	I2C2_ER_IRQ=34,
	SPI1_IRQ=35,
	SPI2_IRQ=36,
	USART1_IRQ=37,
	USART2_IRQ=38,
	EXTI15_10_IRQ=40,
	RTC_Alarm_IRQ=41,
	OTG_FS_WKUP_IRQ=42,
	DMA1_Stream7_IRQ=47,
	SDIO_IRQ=49,
	TIM5_IRQ=50,
	SPI3_IRQ=51,
	DMA2_Stream0_IRQ=56,
	DMA2_Stream1_IRQ=57,
	DMA2_Stream2_IRQ=58,
	DMA2_Stream3_IRQ=59,
	DMA2_Stream4_IRQ=60,
	OTG_FS_IRQ=67,
	DMA2_Stream5_IRQ=68,
	DMA2_Stream6_IRQ=69,
	DMA2_Stream7_IRQ=70,
	USART6_IRQ=71,
	I2C3_EV_IRQ=72,
	I2C3_ER_IRQ=73,
	FPU_IRQ=81,
	SPI4_IRQ=84,
    _IRQ_MAX_NUM
}IRQ_NUM;

#endif /* MCAL_NVIC_INTERRUPT_NUM_H_ */
