#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010f5c60 .scope module, "CPU_tb" "CPU_tb" 2 4;
 .timescale -13 -13;
S_000000000117edd0 .scope module, "CPU_test" "CPU" 2 6, 3 18 0, S_00000000010f5c60;
 .timescale -13 -13;
L_0000000001542590 .functor AND 1, v000000000151ff30_0, v000000000151f850_0, C4<1>, C4<1>;
L_0000000001542d00 .functor OR 1, L_00000000015dc140, L_00000000015db920, C4<0>, C4<0>;
v000000000157f480_0 .net "ALUControl_D", 3 0, v000000000151f7b0_0;  1 drivers
v000000000157f7a0_0 .net "ALUControl_E", 3 0, v000000000151ffd0_0;  1 drivers
v0000000001580740_0 .net "ALUOut_E", 31 0, v00000000015201b0_0;  1 drivers
v0000000001580d80_0 .net "ALUOut_M", 31 0, v0000000001520f70_0;  1 drivers
v000000000157f840_0 .net "ALUOut_W", 31 0, v000000000157e870_0;  1 drivers
v000000000157f8e0_0 .net "ALUSrc_D", 0 0, v000000000151f2b0_0;  1 drivers
v0000000001580560_0 .net "ALUSrc_E", 0 0, v0000000001520610_0;  1 drivers
v0000000001580ba0_0 .net "ALUSrc_shamt_D", 0 0, v0000000001520c50_0;  1 drivers
v000000000157f0c0_0 .net "ALUSrc_shamt_E", 0 0, v00000000015206b0_0;  1 drivers
v00000000015807e0_0 .net "Branch_D", 0 0, v000000000151f490_0;  1 drivers
v00000000015801a0_0 .net "Branch_E", 0 0, v0000000001520070_0;  1 drivers
v0000000001580920_0 .net "Branch_M", 0 0, v000000000151f850_0;  1 drivers
v000000000157f3e0_0 .net "CLK", 0 0, v0000000001580600_0;  1 drivers
v00000000015809c0_0 .var "ENABLE", 0 0;
v0000000001580a60_0 .net "MemWrite_D", 0 0, v0000000001520cf0_0;  1 drivers
v000000000157f5c0_0 .net "MemWrite_E", 0 0, v0000000001520890_0;  1 drivers
v00000000015804c0_0 .net "MemWrite_M", 0 0, v0000000001520a70_0;  1 drivers
v000000000157fd40_0 .net "MemtoReg_D", 0 0, v0000000001520750_0;  1 drivers
v0000000001580380_0 .net "MemtoReg_E", 0 0, v0000000001520930_0;  1 drivers
v000000000157fc00_0 .net "MemtoReg_M", 0 0, v000000000151f8f0_0;  1 drivers
v0000000001580240_0 .net "MemtoReg_W", 0 0, v000000000157d650_0;  1 drivers
v000000000157fca0_0 .net "PC", 31 0, v000000000150eaa0_0;  1 drivers
v000000000157f980_0 .net "PCBranch_M", 31 0, v000000000151f350_0;  1 drivers
v000000000157f340_0 .net "PC_F", 31 0, v0000000001580420_0;  1 drivers
v0000000001580b00_0 .net "PCplus4_D", 31 0, v000000000157d790_0;  1 drivers
v0000000001580c40_0 .net/s "PCplus4_E", 31 0, v00000000015209d0_0;  1 drivers
v000000000157fde0_0 .net "RD1_D", 31 0, v000000000150f7c0_0;  1 drivers
v0000000001580e20_0 .net/s "RD1_E", 31 0, v000000000117d170_0;  1 drivers
v0000000001580ec0_0 .net "RD2_D", 31 0, v000000000150f540_0;  1 drivers
v000000000157f020_0 .net/s "RD2_E", 31 0, v000000000117d3f0_0;  1 drivers
v000000000157f520_0 .var "RESET_EX_MEM", 0 0;
v000000000157fe80_0 .var "RESET_ID_EX", 0 0;
v000000000157ff20_0 .var "RESET_IF_ID", 0 0;
v00000000015802e0_0 .net "Rd_E", 4 0, v000000000117db70_0;  1 drivers
v000000000157ffc0_0 .net "ReadData_M", 31 0, v000000000150fa40_0;  1 drivers
v000000000157f160_0 .net "ReadData_W", 31 0, v000000000157e9b0_0;  1 drivers
v000000000157f200_0 .net "RegDst_D", 0 0, v00000000015202f0_0;  1 drivers
v000000000157f660_0 .net "RegDst_E", 0 0, v00000000014e43f0_0;  1 drivers
v0000000001580060_0 .net "RegWrite_D", 0 0, v000000000151fad0_0;  1 drivers
v0000000001581670_0 .net "RegWrite_E", 0 0, v00000000014e4df0_0;  1 drivers
v0000000001582110_0 .net "RegWrite_M", 0 0, v00000000015207f0_0;  1 drivers
v00000000015812b0_0 .net "RegWrite_W", 0 0, v000000000157ea50_0;  1 drivers
v00000000015821b0_0 .net "Result_W", 31 0, v000000000150e780_0;  1 drivers
v00000000015829d0_0 .net "Rt_E", 4 0, v000000000157eb90_0;  1 drivers
v0000000001582a70_0 .net "SignImm_D", 31 0, v0000000001580100_0;  1 drivers
v0000000001581f30_0 .net/s "SignImm_E", 31 0, v000000000157d290_0;  1 drivers
v00000000015827f0_0 .net "SrcA_E", 31 0, v000000000150e6e0_0;  1 drivers
v0000000001581490_0 .net "SrcB_E", 31 0, v000000000150fb80_0;  1 drivers
v0000000001581850_0 .net "WriteData_M", 31 0, v000000000151f670_0;  1 drivers
v00000000015824d0_0 .net "WriteReg_E", 4 0, v000000000150e8c0_0;  1 drivers
v0000000001582e30_0 .net "WriteReg_M", 4 0, v000000000151fdf0_0;  1 drivers
v0000000001581cb0_0 .net "WriteReg_W", 4 0, v000000000157eaf0_0;  1 drivers
v0000000001582bb0_0 .net *"_s12", 29 0, L_0000000001581030;  1 drivers
L_00000000015831f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001581350_0 .net *"_s14", 1 0, L_00000000015831f0;  1 drivers
L_0000000001583238 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000001582cf0_0 .net/2u *"_s16", 31 0, L_0000000001583238;  1 drivers
L_0000000001583040 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000001581ad0_0 .net/2u *"_s2", 31 0, L_0000000001583040;  1 drivers
L_0000000001583280 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000000001582d90_0 .net/2u *"_s36", 3 0, L_0000000001583280;  1 drivers
v0000000001582b10_0 .net *"_s38", 0 0, L_00000000015dc140;  1 drivers
L_00000000015832c8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v00000000015815d0_0 .net/2u *"_s40", 3 0, L_00000000015832c8;  1 drivers
v00000000015818f0_0 .net *"_s42", 0 0, L_00000000015db920;  1 drivers
v0000000001581210_0 .net *"_s44", 0 0, L_0000000001542d00;  1 drivers
L_0000000001583310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001581c10_0 .net/2u *"_s46", 15 0, L_0000000001583310;  1 drivers
v0000000001581fd0_0 .net *"_s49", 15 0, L_00000000015dce60;  1 drivers
v0000000001582070_0 .net *"_s50", 31 0, L_00000000015dcb40;  1 drivers
L_0000000001583358 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001582c50_0 .net/2u *"_s54", 26 0, L_0000000001583358;  1 drivers
v0000000001582750_0 .net *"_s58", 31 0, L_00000000015dc0a0;  1 drivers
v0000000001581b70_0 .net *"_s60", 29 0, L_00000000015dcf00;  1 drivers
L_00000000015833a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001582570_0 .net *"_s62", 1 0, L_00000000015833a0;  1 drivers
v00000000015822f0_0 .net *"_s70", 29 0, L_00000000015dbc40;  1 drivers
L_0000000001583598 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001581530_0 .net *"_s72", 1 0, L_0000000001583598;  1 drivers
v00000000015813f0_0 .net *"_s74", 31 0, L_00000000015db9c0;  1 drivers
v0000000001581990_0 .net *"_s76", 29 0, L_00000000015db740;  1 drivers
L_00000000015835e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001581d50_0 .net *"_s78", 1 0, L_00000000015835e0;  1 drivers
v0000000001581df0_0 .var/i "aa", 31 0;
v0000000001581710_0 .var/i "designed_cnt", 31 0;
v0000000001582250_0 .var/i "final_cnt", 31 0;
v0000000001581e90_0 .var/i "flag", 31 0;
v00000000015817b0_0 .net "instr_D", 31 0, v000000000157e410_0;  1 drivers
v0000000001582890_0 .net "instr_F", 31 0, v000000000157db50_0;  1 drivers
v0000000001582390_0 .net "shamt_E", 4 0, v000000000157e370_0;  1 drivers
v0000000001582930_0 .net "zero_E", 0 0, v0000000001520bb0_0;  1 drivers
v0000000001581a30_0 .net "zero_M", 0 0, v000000000151ff30_0;  1 drivers
E_0000000001516810 .event edge, v000000000151f7b0_0;
E_00000000015168d0 .event edge, v000000000151f850_0, v000000000151ff30_0;
L_0000000001582ed0 .arith/sum 32, v0000000001580420_0, L_0000000001583040;
L_0000000001581030 .part v0000000001580420_0, 2, 30;
L_00000000015810d0 .concat [ 30 2 0 0], L_0000000001581030, L_00000000015831f0;
L_0000000001581170 .arith/sum 32, v0000000001580420_0, L_0000000001583238;
L_00000000015dbce0 .part v000000000157e410_0, 26, 6;
L_00000000015dbb00 .part v000000000157e410_0, 0, 6;
L_00000000015db2e0 .part v000000000157e410_0, 21, 5;
L_00000000015db100 .part v000000000157e410_0, 16, 5;
L_00000000015dc460 .part v000000000157e410_0, 0, 16;
L_00000000015dc280 .part v000000000157e410_0, 16, 5;
L_00000000015db880 .part v000000000157e410_0, 11, 5;
L_00000000015dc820 .part v000000000157e410_0, 6, 5;
L_00000000015dc140 .cmp/eq 4, v000000000151ffd0_0, L_0000000001583280;
L_00000000015db920 .cmp/eq 4, v000000000151ffd0_0, L_00000000015832c8;
L_00000000015dce60 .part v000000000157d290_0, 0, 16;
L_00000000015dcb40 .concat [ 16 16 0 0], L_00000000015dce60, L_0000000001583310;
L_00000000015db380 .functor MUXZ 32, v000000000157d290_0, L_00000000015dcb40, L_0000000001542d00, C4<>;
L_00000000015dc8c0 .concat [ 5 27 0 0], v000000000157e370_0, L_0000000001583358;
L_00000000015dcf00 .part v000000000157d290_0, 0, 30;
L_00000000015dc0a0 .concat [ 2 30 0 0], L_00000000015833a0, L_00000000015dcf00;
L_00000000015db560 .arith/sum 32, L_00000000015dc0a0, v00000000015209d0_0;
L_00000000015dbc40 .part v0000000001520f70_0, 2, 30;
L_00000000015db4c0 .concat [ 30 2 0 0], L_00000000015dbc40, L_0000000001583598;
L_00000000015db740 .part v0000000001520f70_0, 2, 30;
L_00000000015db9c0 .concat [ 30 2 0 0], L_00000000015db740, L_00000000015835e0;
L_00000000015db1a0 .concat [ 32 32 1 0], v000000000151f670_0, L_00000000015db9c0, v0000000001520a70_0;
S_00000000010cbb20 .scope module, "ALU_1" "ALU" 3 280, 4 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "Ain";
    .port_info 1 /INPUT 32 "Bin";
    .port_info 2 /OUTPUT 32 "C";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /INPUT 4 "ALUControl";
v0000000001520250_0 .var/s "A", 31 0;
v000000000151fd50_0 .net "ALUControl", 3 0, v000000000151ffd0_0;  alias, 1 drivers
v0000000001521010_0 .net/s "Ain", 31 0, v000000000150e6e0_0;  alias, 1 drivers
v0000000001520d90_0 .var "Au", 31 0;
v0000000001520e30_0 .var/s "B", 31 0;
v000000000151f530_0 .net/s "Bin", 31 0, v000000000150fb80_0;  alias, 1 drivers
v0000000001520b10_0 .var "Bu", 31 0;
v00000000015201b0_0 .var/s "C", 31 0;
v0000000001520bb0_0 .var "zero", 0 0;
E_0000000001516990 .event edge, v000000000151fd50_0, v000000000151f530_0, v0000000001521010_0;
S_00000000010cbcb0 .scope module, "ControlUnit_1" "ControlUnit" 3 121, 5 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 6 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 4 "ALUControl";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "ALUSrc_shamt";
    .port_info 9 /OUTPUT 1 "RegDst";
v000000000151f7b0_0 .var "ALUControl", 3 0;
v000000000151f2b0_0 .var "ALUSrc", 0 0;
v0000000001520c50_0 .var "ALUSrc_shamt", 0 0;
v000000000151f490_0 .var "Branch", 0 0;
v0000000001520ed0_0 .net "Funct", 5 0, L_00000000015dbb00;  1 drivers
v0000000001520cf0_0 .var "MemWrite", 0 0;
v0000000001520750_0 .var "MemtoReg", 0 0;
v0000000001520430_0 .net "Op", 5 0, L_00000000015dbce0;  1 drivers
v00000000015202f0_0 .var "RegDst", 0 0;
v000000000151fad0_0 .var "RegWrite", 0 0;
E_0000000001517b10 .event edge, v0000000001520ed0_0, v0000000001520430_0;
S_000000000114aa10 .scope module, "EX_MEM_4" "EX_MEM" 3 299, 6 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "in_RegWrite";
    .port_info 3 /INPUT 1 "in_MemtoReg";
    .port_info 4 /INPUT 1 "in_MemWrite";
    .port_info 5 /INPUT 1 "in_Branch";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "Branch";
    .port_info 10 /INPUT 32 "in_ALUOut";
    .port_info 11 /INPUT 1 "in_zero";
    .port_info 12 /INPUT 32 "in_WriteData";
    .port_info 13 /INPUT 5 "in_WriteReg";
    .port_info 14 /INPUT 32 "in_PCBranch";
    .port_info 15 /OUTPUT 32 "ALUOut";
    .port_info 16 /OUTPUT 1 "zero";
    .port_info 17 /OUTPUT 32 "WriteData";
    .port_info 18 /OUTPUT 5 "WriteReg";
    .port_info 19 /OUTPUT 32 "PCBranch";
v0000000001520f70_0 .var "ALUOut", 31 0;
v000000000151f850_0 .var "Branch", 0 0;
v0000000001520390_0 .net "CLK", 0 0, v0000000001580600_0;  alias, 1 drivers
v0000000001520a70_0 .var "MemWrite", 0 0;
v000000000151f8f0_0 .var "MemtoReg", 0 0;
v000000000151f350_0 .var "PCBranch", 31 0;
v000000000151f990_0 .net "RESET", 0 0, v000000000157f520_0;  1 drivers
v00000000015207f0_0 .var "RegWrite", 0 0;
v000000000151f670_0 .var "WriteData", 31 0;
v000000000151fdf0_0 .var "WriteReg", 4 0;
v0000000001520570_0 .net "in_ALUOut", 31 0, v00000000015201b0_0;  alias, 1 drivers
v00000000015210b0_0 .net "in_Branch", 0 0, v0000000001520070_0;  alias, 1 drivers
v000000000151fcb0_0 .net "in_MemWrite", 0 0, v0000000001520890_0;  alias, 1 drivers
v00000000015204d0_0 .net "in_MemtoReg", 0 0, v0000000001520930_0;  alias, 1 drivers
v000000000151fb70_0 .net "in_PCBranch", 31 0, L_00000000015db560;  1 drivers
v000000000151f3f0_0 .net "in_RegWrite", 0 0, v00000000014e4df0_0;  alias, 1 drivers
v000000000151fa30_0 .net "in_WriteData", 31 0, v000000000117d3f0_0;  alias, 1 drivers
v000000000151fc10_0 .net "in_WriteReg", 4 0, v000000000150e8c0_0;  alias, 1 drivers
v000000000151fe90_0 .net "in_zero", 0 0, v0000000001520bb0_0;  alias, 1 drivers
v000000000151ff30_0 .var "zero", 0 0;
E_0000000001517350 .event posedge, v0000000001520390_0;
S_0000000001151e60 .scope module, "ID_EX_3" "ID_EX" 3 177, 7 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "in_RegWrite";
    .port_info 3 /INPUT 1 "in_MemtoReg";
    .port_info 4 /INPUT 1 "in_MemWrite";
    .port_info 5 /INPUT 1 "in_Branch";
    .port_info 6 /INPUT 4 "in_ALUControl";
    .port_info 7 /INPUT 1 "in_ALUSrc";
    .port_info 8 /INPUT 1 "in_ALUSrc_shamt";
    .port_info 9 /INPUT 1 "in_RegDst";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemtoReg";
    .port_info 12 /OUTPUT 1 "MemWrite";
    .port_info 13 /OUTPUT 1 "Branch";
    .port_info 14 /OUTPUT 4 "ALUControl";
    .port_info 15 /OUTPUT 1 "ALUSrc";
    .port_info 16 /OUTPUT 1 "ALUSrc_shamt";
    .port_info 17 /OUTPUT 1 "RegDst";
    .port_info 18 /INPUT 32 "in_RD1";
    .port_info 19 /INPUT 32 "in_RD2";
    .port_info 20 /INPUT 5 "in_Rt";
    .port_info 21 /INPUT 5 "in_Rd";
    .port_info 22 /INPUT 5 "in_shamt";
    .port_info 23 /INPUT 32 "in_SignImm";
    .port_info 24 /INPUT 32 "in_PCplus4";
    .port_info 25 /OUTPUT 32 "RD1";
    .port_info 26 /OUTPUT 32 "RD2";
    .port_info 27 /OUTPUT 5 "Rt";
    .port_info 28 /OUTPUT 5 "Rd";
    .port_info 29 /OUTPUT 5 "shamt";
    .port_info 30 /OUTPUT 32 "SignImm";
    .port_info 31 /OUTPUT 32 "PCplus4";
v000000000151ffd0_0 .var "ALUControl", 3 0;
v0000000001520610_0 .var "ALUSrc", 0 0;
v00000000015206b0_0 .var "ALUSrc_shamt", 0 0;
v0000000001520070_0 .var "Branch", 0 0;
v0000000001520110_0 .net "CLK", 0 0, v0000000001580600_0;  alias, 1 drivers
v0000000001520890_0 .var "MemWrite", 0 0;
v0000000001520930_0 .var "MemtoReg", 0 0;
v00000000015209d0_0 .var "PCplus4", 31 0;
v000000000117d170_0 .var "RD1", 31 0;
v000000000117d3f0_0 .var "RD2", 31 0;
v000000000117dad0_0 .net "RESET", 0 0, v000000000157fe80_0;  1 drivers
v000000000117db70_0 .var "Rd", 4 0;
v00000000014e43f0_0 .var "RegDst", 0 0;
v00000000014e4df0_0 .var "RegWrite", 0 0;
v000000000157eb90_0 .var "Rt", 4 0;
v000000000157d290_0 .var "SignImm", 31 0;
v000000000157ecd0_0 .net "in_ALUControl", 3 0, v000000000151f7b0_0;  alias, 1 drivers
v000000000157ddd0_0 .net "in_ALUSrc", 0 0, v000000000151f2b0_0;  alias, 1 drivers
v000000000157ed70_0 .net "in_ALUSrc_shamt", 0 0, v0000000001520c50_0;  alias, 1 drivers
v000000000157de70_0 .net "in_Branch", 0 0, v000000000151f490_0;  alias, 1 drivers
v000000000157e730_0 .net "in_MemWrite", 0 0, v0000000001520cf0_0;  alias, 1 drivers
v000000000157ee10_0 .net "in_MemtoReg", 0 0, v0000000001520750_0;  alias, 1 drivers
v000000000157e0f0_0 .net "in_PCplus4", 31 0, v000000000157d790_0;  alias, 1 drivers
v000000000157d970_0 .net "in_RD1", 31 0, v000000000150f7c0_0;  alias, 1 drivers
v000000000157d470_0 .net "in_RD2", 31 0, v000000000150f540_0;  alias, 1 drivers
v000000000157e190_0 .net "in_Rd", 4 0, L_00000000015db880;  1 drivers
v000000000157d010_0 .net "in_RegDst", 0 0, v00000000015202f0_0;  alias, 1 drivers
v000000000157d510_0 .net "in_RegWrite", 0 0, v000000000151fad0_0;  alias, 1 drivers
v000000000157e7d0_0 .net "in_Rt", 4 0, L_00000000015dc280;  1 drivers
v000000000157dbf0_0 .net "in_SignImm", 31 0, v0000000001580100_0;  alias, 1 drivers
v000000000157e550_0 .net "in_shamt", 4 0, L_00000000015dc820;  1 drivers
v000000000157e370_0 .var "shamt", 4 0;
S_00000000011485e0 .scope module, "IF_ID_2" "IF_ID" 3 103, 8 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "in_PCplus4";
    .port_info 3 /OUTPUT 32 "PCplus4";
    .port_info 4 /INPUT 32 "in_inst";
    .port_info 5 /OUTPUT 32 "inst";
v000000000157eeb0_0 .net "CLK", 0 0, v0000000001580600_0;  alias, 1 drivers
v000000000157d790_0 .var "PCplus4", 31 0;
v000000000157e230_0 .net "RESET", 0 0, v000000000157ff20_0;  1 drivers
v000000000157d0b0_0 .net "in_PCplus4", 31 0, L_0000000001581170;  1 drivers
v000000000157d3d0_0 .net "in_inst", 31 0, v000000000157db50_0;  alias, 1 drivers
v000000000157e410_0 .var "inst", 31 0;
S_0000000001148770 .scope module, "InstructionRAM_1" "InstructionRAM" 3 87, 9 5 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "ENABLE";
    .port_info 2 /INPUT 32 "FETCH_ADDRESS";
    .port_info 3 /OUTPUT 32 "DATA";
v000000000157db50_0 .var "DATA", 31 0;
L_0000000001583118 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000000000157e5f0_0 .net "DATA_0", 63 0, L_0000000001583118;  1 drivers
v000000000157dc90_0 .net "ENABLE", 0 0, v00000000015809c0_0;  1 drivers
v000000000157dd30_0 .net "FETCH_ADDRESS", 31 0, L_00000000015810d0;  1 drivers
v000000000157e2d0 .array "RAM", 511 0, 31 0;
L_00000000015831a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000157d1f0_0 .net "RESET", 0 0, L_00000000015831a8;  1 drivers
L_0000000001583088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000157e4b0_0 .net/2u *"_s0", 31 0, L_0000000001583088;  1 drivers
L_00000000015830d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000157e050_0 .net/2u *"_s4", 31 0, L_00000000015830d0;  1 drivers
v000000000157e690_0 .net/s "c$wild_app_arg", 63 0, L_0000000001582610;  1 drivers
v000000000157df10_0 .net/s "c$wild_app_arg_0", 63 0, L_0000000001582430;  1 drivers
v000000000157d5b0_0 .net/s "wild", 63 0, L_0000000001582610;  alias, 1 drivers
v000000000157d150_0 .net/s "wild_0", 63 0, L_0000000001582430;  alias, 1 drivers
v000000000157d8d0_0 .net "x1", 31 0, L_00000000015826b0;  1 drivers
L_0000000001583160 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000000000157d330_0 .net "x1_projection", 63 0, L_0000000001583160;  1 drivers
E_0000000001517650 .event edge, v000000000157dc90_0, v000000000157dd30_0;
L_0000000001582610 .concat [ 32 32 0 0], L_00000000015810d0, L_0000000001583088;
L_0000000001582430 .concat [ 32 32 0 0], L_00000000015826b0, L_00000000015830d0;
L_00000000015826b0 .part L_0000000001583160, 32, 32;
S_0000000001118350 .scope begin, "InstructionRAM_blockRamFile" "InstructionRAM_blockRamFile" 9 41, 9 41 0, S_0000000001148770;
 .timescale -13 -13;
S_00000000011184e0 .scope module, "MEM_WB_5" "MEM_WB" 3 348, 10 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "in_RegWrite";
    .port_info 2 /INPUT 1 "in_MemtoReg";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /INPUT 32 "in_ALUOut";
    .port_info 6 /INPUT 32 "in_ReadData";
    .port_info 7 /OUTPUT 32 "ALUOut";
    .port_info 8 /OUTPUT 32 "ReadData";
    .port_info 9 /INPUT 5 "in_WriteReg";
    .port_info 10 /OUTPUT 5 "WriteReg";
v000000000157e870_0 .var "ALUOut", 31 0;
v000000000157e910_0 .net "CLK", 0 0, v0000000001580600_0;  alias, 1 drivers
v000000000157d650_0 .var "MemtoReg", 0 0;
v000000000157e9b0_0 .var "ReadData", 31 0;
v000000000157ea50_0 .var "RegWrite", 0 0;
v000000000157eaf0_0 .var "WriteReg", 4 0;
v000000000157ec30_0 .net "in_ALUOut", 31 0, v0000000001520f70_0;  alias, 1 drivers
v000000000157d6f0_0 .net "in_MemtoReg", 0 0, v000000000151f8f0_0;  alias, 1 drivers
v000000000157d830_0 .net "in_ReadData", 31 0, v000000000150fa40_0;  alias, 1 drivers
v000000000157da10_0 .net "in_RegWrite", 0 0, v00000000015207f0_0;  alias, 1 drivers
v000000000157dfb0_0 .net "in_WriteReg", 4 0, v000000000151fdf0_0;  alias, 1 drivers
S_0000000001111b00 .scope module, "MUX32_1" "MUX32" 3 58, 11 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "A0";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /OUTPUT 32 "C";
    .port_info 3 /INPUT 1 "Control";
v000000000157dab0_0 .net "A0", 31 0, L_0000000001582ed0;  1 drivers
v000000000150f040_0 .net "A1", 31 0, v000000000151f350_0;  alias, 1 drivers
v000000000150eaa0_0 .var "C", 31 0;
v000000000150ee60_0 .net "Control", 0 0, L_0000000001542590;  1 drivers
E_0000000001517950 .event edge, v000000000150ee60_0, v000000000151f350_0, v000000000157dab0_0;
S_0000000001111c90 .scope module, "MUX32_2" "MUX32" 3 220, 11 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "A0";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /OUTPUT 32 "C";
    .port_info 3 /INPUT 1 "Control";
v000000000150fae0_0 .net "A0", 31 0, v000000000117d3f0_0;  alias, 1 drivers
v000000000150f720_0 .net "A1", 31 0, L_00000000015db380;  1 drivers
v000000000150fb80_0 .var "C", 31 0;
v000000000150eb40_0 .net "Control", 0 0, v0000000001520610_0;  alias, 1 drivers
E_0000000001517490 .event edge, v0000000001520610_0, v000000000150f720_0, v000000000151fa30_0;
S_0000000001102d40 .scope module, "MUX32_3" "MUX32" 3 235, 11 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "A0";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /OUTPUT 32 "C";
    .port_info 3 /INPUT 1 "Control";
v000000000150e5a0_0 .net "A0", 31 0, v000000000117d170_0;  alias, 1 drivers
v000000000150ea00_0 .net "A1", 31 0, L_00000000015dc8c0;  1 drivers
v000000000150e6e0_0 .var "C", 31 0;
v000000000150fc20_0 .net "Control", 0 0, v00000000015206b0_0;  alias, 1 drivers
E_0000000001517990 .event edge, v00000000015206b0_0, v000000000150ea00_0, v000000000117d170_0;
S_0000000001102ed0 .scope module, "MUX32_5" "MUX32" 3 367, 11 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "A0";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /OUTPUT 32 "C";
    .port_info 3 /INPUT 1 "Control";
v000000000150e960_0 .net "A0", 31 0, v000000000157e870_0;  alias, 1 drivers
v000000000150f2c0_0 .net "A1", 31 0, v000000000157e9b0_0;  alias, 1 drivers
v000000000150e780_0 .var "C", 31 0;
v0000000001510120_0 .net "Control", 0 0, v000000000157d650_0;  alias, 1 drivers
E_0000000001518290 .event edge, v000000000157d650_0, v000000000157e9b0_0, v000000000157e870_0;
S_00000000010fe310 .scope module, "MUX5_1" "MUX5" 3 264, 12 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 5 "A0";
    .port_info 1 /INPUT 5 "A1";
    .port_info 2 /OUTPUT 5 "C";
    .port_info 3 /INPUT 1 "Control";
v000000000150e820_0 .net "A0", 4 0, v000000000157eb90_0;  alias, 1 drivers
v000000000150ed20_0 .net "A1", 4 0, v000000000117db70_0;  alias, 1 drivers
v000000000150e8c0_0 .var "C", 4 0;
v000000000150f360_0 .net "Control", 0 0, v00000000014e43f0_0;  alias, 1 drivers
E_0000000001518110 .event edge, v00000000014e43f0_0, v000000000117db70_0, v000000000157eb90_0;
S_00000000010fe4a0 .scope module, "MainMemory_1" "MainMemory" 3 330, 13 5 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /INPUT 65 "EDIT_SERIAL";
    .port_info 5 /OUTPUT 32 "DATA";
v000000000150e320_0 .net "CLOCK", 0 0, v0000000001580600_0;  alias, 1 drivers
v000000000150fa40_0 .var "DATA", 31 0;
v000000000150f9a0 .array "DATA_RAM", 511 0, 31 0;
v000000000150e500_0 .net "EDIT_SERIAL", 64 0, L_00000000015db1a0;  1 drivers
v000000000150f900_0 .net "ENABLE", 0 0, v0000000001520a70_0;  alias, 1 drivers
v000000000150e640_0 .net "FETCH_ADDRESS", 31 0, L_00000000015db4c0;  1 drivers
L_0000000001583550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000150e3c0_0 .net "RESET", 0 0, L_0000000001583550;  1 drivers
L_00000000015833e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000150fcc0_0 .net/2u *"_s0", 31 0, L_00000000015833e8;  1 drivers
L_00000000015834c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000150ef00_0 .net/2u *"_s14", 31 0, L_00000000015834c0;  1 drivers
v000000000150edc0_0 .net *"_s21", 0 0, L_00000000015db060;  1 drivers
L_0000000001583508 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000000000150ebe0_0 .net *"_s22", 63 0, L_0000000001583508;  1 drivers
v000000000150ec80_0 .net *"_s5", 0 0, L_00000000015dbba0;  1 drivers
L_0000000001583430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000150fd60_0 .net/2u *"_s6", 0 0, L_0000000001583430;  1 drivers
L_0000000001583478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000150f860_0 .net/2u *"_s8", 0 0, L_0000000001583478;  1 drivers
v000000000150e460_0 .net "a1", 63 0, L_00000000015db240;  1 drivers
v000000000150efa0_0 .net "c$app_arg", 0 0, L_00000000015dc1e0;  1 drivers
v000000000150fea0_0 .net "c$i", 31 0, L_00000000015dc5a0;  1 drivers
v000000000150fe00_0 .net/s "c$wild_app_arg", 63 0, L_00000000015dc960;  1 drivers
v000000000150f5e0_0 .net/s "c$wild_app_arg_0", 63 0, L_00000000015dc500;  1 drivers
v000000000150e280_0 .net "ds", 63 0, L_00000000015db420;  1 drivers
v000000000150f0e0_0 .var/i "i", 31 0;
v000000000150f180_0 .var "ram_init", 16383 0;
v000000000150f220_0 .net/s "wild", 63 0, L_00000000015dc960;  alias, 1 drivers
v000000000150ff40_0 .net/s "wild_0", 63 0, L_00000000015dc500;  alias, 1 drivers
E_00000000015172d0 .event negedge, v0000000001520390_0;
L_00000000015dc960 .concat [ 32 32 0 0], L_00000000015db4c0, L_00000000015833e8;
L_00000000015dbba0 .part L_00000000015db1a0, 64, 1;
L_00000000015dc1e0 .functor MUXZ 1, L_0000000001583478, L_0000000001583430, L_00000000015dbba0, C4<>;
L_00000000015dc5a0 .part L_00000000015db420, 32, 32;
L_00000000015dc500 .concat [ 32 32 0 0], L_00000000015dc5a0, L_00000000015834c0;
L_00000000015db240 .part L_00000000015db1a0, 0, 64;
L_00000000015db060 .part L_00000000015db1a0, 64, 1;
L_00000000015db420 .functor MUXZ 64, L_0000000001583508, L_00000000015db240, L_00000000015db060, C4<>;
S_0000000001510a60 .scope begin, "DATA_blockRam" "DATA_blockRam" 13 52, 13 52 0, S_00000000010fe4a0;
 .timescale -13 -13;
S_0000000001510d80 .scope module, "RegisterFile_1" "RegisterFile" 3 142, 14 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD1";
    .port_info 5 /OUTPUT 32 "RD2";
    .port_info 6 /INPUT 1 "CLK";
    .port_info 7 /INPUT 1 "RegWrite";
v000000000150f400_0 .net "A1", 4 0, L_00000000015db2e0;  1 drivers
v000000000150ffe0_0 .net "A2", 4 0, L_00000000015db100;  1 drivers
v000000000150f4a0_0 .net "A3", 4 0, v000000000157eaf0_0;  alias, 1 drivers
v0000000001510080_0 .net "CLK", 0 0, v0000000001580600_0;  alias, 1 drivers
v000000000150f7c0_0 .var "RD1", 31 0;
v000000000150f540_0 .var "RD2", 31 0;
v000000000150f680 .array/s "REG", 0 31, 31 0;
v000000000157fac0_0 .net "RegWrite", 0 0, v000000000157ea50_0;  alias, 1 drivers
v000000000157fa20_0 .net "WD", 31 0, v000000000150e780_0;  alias, 1 drivers
v000000000157f700_0 .var/i "counter", 31 0;
S_0000000001510bf0 .scope module, "SignExtend_1" "SignExtend" 3 161, 15 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 16 "num16";
    .port_info 1 /OUTPUT 32 "num32";
v000000000157fb60_0 .net/s "num16", 15 0, L_00000000015dc460;  1 drivers
v0000000001580100_0 .var/s "num32", 31 0;
E_0000000001517a10 .event edge, v000000000157fb60_0;
S_0000000001510f10 .scope module, "WB_IF_1" "WB_IF" 3 72, 16 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCF";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "ENABLE";
v0000000001580ce0_0 .net "CLK", 0 0, v0000000001580600_0;  alias, 1 drivers
v000000000157f2a0_0 .net "ENABLE", 0 0, v00000000015809c0_0;  alias, 1 drivers
v00000000015806a0_0 .net "PC", 31 0, v000000000150eaa0_0;  alias, 1 drivers
v0000000001580420_0 .var "PCF", 31 0;
S_00000000015105b0 .scope module, "clock_1" "clock" 3 46, 17 3 0, S_000000000117edd0;
 .timescale -13 -13;
    .port_info 0 /OUTPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ENABLE";
P_0000000001517a50 .param/l "CLK_CYCLE" 0 17 9, +C4<00000000000000000000011111010000>;
v0000000001580600_0 .var "CLK", 0 0;
L_0000000001582ff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001580880_0 .net "ENABLE", 0 0, L_0000000001582ff8;  1 drivers
    .scope S_00000000015105b0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001580600_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000000015105b0;
T_1 ;
    %load/vec4 v0000000001580880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %delay 1000, 0;
    %load/vec4 v0000000001580600_0;
    %inv;
    %store/vec4 v0000000001580600_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001111b00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000150eaa0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0000000001111b00;
T_3 ;
    %wait E_0000000001517950;
    %load/vec4 v000000000150ee60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000000000157dab0_0;
    %store/vec4 v000000000150eaa0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000150f040_0;
    %store/vec4 v000000000150eaa0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000001510f10;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001580420_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0000000001510f10;
T_5 ;
    %wait E_0000000001517350;
    %load/vec4 v000000000157f2a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000015806a0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000015806a0_0;
    %store/vec4 v0000000001580420_0, 0, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001148770;
T_6 ;
    %vpi_call 9 37 "$readmemb", "instructions.bin", v000000000157e2d0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000157db50_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000001148770;
T_7 ;
    %wait E_0000000001517650;
    %fork t_1, S_0000000001118350;
    %jmp t_0;
    .scope S_0000000001118350;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000157dc90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000000000157e5f0_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v000000000157d150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000157e2d0, 0, 4;
T_7.0 ;
    %load/vec4 v000000000157dc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %ix/getv/s 4, v000000000157d5b0_0;
    %load/vec4a v000000000157e2d0, 4;
    %assign/vec4 v000000000157db50_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v000000000157db50_0, 0;
T_7.3 ;
    %end;
    .scope S_0000000001148770;
t_0 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000011485e0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157e410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157d790_0, 0;
    %end;
    .thread T_8;
    .scope S_00000000011485e0;
T_9 ;
    %wait E_0000000001517350;
    %load/vec4 v000000000157e230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v000000000157e410_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000000000157d790_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000000000157d3d0_0;
    %assign/vec4 v000000000157e410_0, 0;
    %load/vec4 v000000000157d0b0_0;
    %assign/vec4 v000000000157d790_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000010cbcb0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000000010cbcb0;
T_11 ;
    %wait E_0000000001517b10;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 5 25 "$display", "add" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call 5 37 "$display", "addu" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000000001520430_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_11.4, 4;
    %vpi_call 5 49 "$display", "addi" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000000001520430_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_11.6, 4;
    %vpi_call 5 61 "$display", "addiu" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %vpi_call 5 73 "$display", "sub" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %vpi_call 5 85 "$display", "subu" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %vpi_call 5 97 "$display", "and" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0000000001520430_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_11.14, 4;
    %vpi_call 5 109 "$display", "andi" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 39, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %vpi_call 5 121 "$display", "nor" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %vpi_call 5 133 "$display", "or" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0000000001520430_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_11.20, 4;
    %vpi_call 5 145 "$display", "ori" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.21;
T_11.20 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.22, 8;
    %vpi_call 5 157 "$display", "xor" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v0000000001520430_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_11.24, 4;
    %vpi_call 5 169 "$display", "xori" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.26, 8;
    %vpi_call 5 181 "$display", "sll" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.27;
T_11.26 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %vpi_call 5 193 "$display", "sllv" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.29;
T_11.28 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.30, 8;
    %vpi_call 5 205 "$display", "sra" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.31;
T_11.30 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.32, 8;
    %vpi_call 5 217 "$display", "srav" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.33;
T_11.32 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.34, 8;
    %vpi_call 5 229 "$display", "srl" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.35;
T_11.34 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.36, 8;
    %vpi_call 5 241 "$display", "srlv" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.37;
T_11.36 ;
    %load/vec4 v0000000001520430_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_11.38, 4;
    %vpi_call 5 253 "$display", "beq" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.39;
T_11.38 ;
    %load/vec4 v0000000001520430_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_11.40, 4;
    %vpi_call 5 265 "$display", "bne" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.41;
T_11.40 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.42, 8;
    %vpi_call 5 277 "$display", "slt" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.43;
T_11.42 ;
    %load/vec4 v0000000001520430_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_11.44, 4;
    %vpi_call 5 289 "$display", "lw" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.45;
T_11.44 ;
    %load/vec4 v0000000001520430_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_11.46, 4;
    %vpi_call 5 301 "$display", "sw" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.47;
T_11.46 ;
    %load/vec4 v0000000001520430_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_11.48, 4;
    %vpi_call 5 313 "$display", "j" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.49;
T_11.48 ;
    %load/vec4 v0000000001520430_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_11.50, 4;
    %vpi_call 5 325 "$display", "jal" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.51;
T_11.50 ;
    %load/vec4 v0000000001520430_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001520ed0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.52, 8;
    %vpi_call 5 337 "$display", "jr" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
    %jmp T_11.53;
T_11.52 ;
    %vpi_call 5 349 "$display", "Control Unit can't recognize" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f490_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000000000151f7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000151f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015202f0_0, 0, 1;
T_11.53 ;
T_11.51 ;
T_11.49 ;
T_11.47 ;
T_11.45 ;
T_11.43 ;
T_11.41 ;
T_11.39 ;
T_11.37 ;
T_11.35 ;
T_11.33 ;
T_11.31 ;
T_11.29 ;
T_11.27 ;
T_11.25 ;
T_11.23 ;
T_11.21 ;
T_11.19 ;
T_11.17 ;
T_11.15 ;
T_11.13 ;
T_11.11 ;
T_11.9 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000001510d80;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000150f7c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000150f540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000157f700_0, 0, 32;
T_12.0 ;
    %load/vec4 v000000000157f700_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000000000157f700_0;
    %store/vec4a v000000000150f680, 4, 0;
    %load/vec4 v000000000157f700_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000157f700_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0000000001510d80;
T_13 ;
    %wait E_00000000015172d0;
    %load/vec4 v000000000150f400_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000150f680, 4;
    %store/vec4 v000000000150f7c0_0, 0, 32;
    %load/vec4 v000000000150ffe0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000150f680, 4;
    %store/vec4 v000000000150f540_0, 0, 32;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000001510d80;
T_14 ;
    %wait E_0000000001517350;
    %delay 10, 0;
    %load/vec4 v000000000157fac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v000000000157fa20_0;
    %load/vec4 v000000000150f4a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000150f680, 4, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000001510bf0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001580100_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0000000001510bf0;
T_16 ;
    %wait E_0000000001517a10;
    %load/vec4 v000000000157fb60_0;
    %pad/s 32;
    %store/vec4 v0000000001580100_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000001151e60;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014e4df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001520930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001520890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001520070_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000151ffd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001520610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000015206b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014e43f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000117d170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000117d3f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000157eb90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000117db70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000157e370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157d290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000015209d0_0, 0;
    %end;
    .thread T_17;
    .scope S_0000000001151e60;
T_18 ;
    %wait E_0000000001517350;
    %load/vec4 v000000000117dad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014e4df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001520930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001520890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001520070_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000151ffd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001520610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000015206b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014e43f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000117d170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000117d3f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000157eb90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000117db70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000157e370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157d290_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000000015209d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000000000157d510_0;
    %assign/vec4 v00000000014e4df0_0, 0;
    %load/vec4 v000000000157ee10_0;
    %assign/vec4 v0000000001520930_0, 0;
    %load/vec4 v000000000157e730_0;
    %assign/vec4 v0000000001520890_0, 0;
    %load/vec4 v000000000157de70_0;
    %assign/vec4 v0000000001520070_0, 0;
    %load/vec4 v000000000157ecd0_0;
    %assign/vec4 v000000000151ffd0_0, 0;
    %load/vec4 v000000000157ddd0_0;
    %assign/vec4 v0000000001520610_0, 0;
    %load/vec4 v000000000157ed70_0;
    %assign/vec4 v00000000015206b0_0, 0;
    %load/vec4 v000000000157d010_0;
    %assign/vec4 v00000000014e43f0_0, 0;
    %load/vec4 v000000000157d970_0;
    %assign/vec4 v000000000117d170_0, 0;
    %load/vec4 v000000000157d470_0;
    %assign/vec4 v000000000117d3f0_0, 0;
    %load/vec4 v000000000157e7d0_0;
    %assign/vec4 v000000000157eb90_0, 0;
    %load/vec4 v000000000157e190_0;
    %assign/vec4 v000000000117db70_0, 0;
    %load/vec4 v000000000157e550_0;
    %assign/vec4 v000000000157e370_0, 0;
    %load/vec4 v000000000157dbf0_0;
    %assign/vec4 v000000000157d290_0, 0;
    %load/vec4 v000000000157e0f0_0;
    %assign/vec4 v00000000015209d0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000001111c90;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000150fb80_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0000000001111c90;
T_20 ;
    %wait E_0000000001517490;
    %load/vec4 v000000000150eb40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v000000000150fae0_0;
    %store/vec4 v000000000150fb80_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000000000150f720_0;
    %store/vec4 v000000000150fb80_0, 0, 32;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000000001102d40;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000150e6e0_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0000000001102d40;
T_22 ;
    %wait E_0000000001517990;
    %load/vec4 v000000000150fc20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v000000000150e5a0_0;
    %store/vec4 v000000000150e6e0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000000000150ea00_0;
    %store/vec4 v000000000150e6e0_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000000010fe310;
T_23 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000150e8c0_0, 0, 5;
    %end;
    .thread T_23;
    .scope S_00000000010fe310;
T_24 ;
    %wait E_0000000001518110;
    %load/vec4 v000000000150f360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v000000000150e820_0;
    %store/vec4 v000000000150e8c0_0, 0, 5;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000000000150ed20_0;
    %store/vec4 v000000000150e8c0_0, 0, 5;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000000010cbb20;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015201b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520bb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001520250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001520e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001520d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001520b10_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_00000000010cbb20;
T_26 ;
    %wait E_0000000001516990;
    %load/vec4 v0000000001521010_0;
    %store/vec4 v0000000001520250_0, 0, 32;
    %load/vec4 v000000000151f530_0;
    %store/vec4 v0000000001520e30_0, 0, 32;
    %load/vec4 v0000000001521010_0;
    %store/vec4 v0000000001520d90_0, 0, 32;
    %load/vec4 v000000000151f530_0;
    %store/vec4 v0000000001520b10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001520bb0_0, 0, 1;
    %load/vec4 v000000000151fd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %vpi_call 4 82 "$display", "Unknown ALUControl\012" {0 0 0};
    %jmp T_26.13;
T_26.0 ;
    %load/vec4 v0000000001520250_0;
    %load/vec4 v0000000001520e30_0;
    %and;
    %store/vec4 v00000000015201b0_0, 0, 32;
    %jmp T_26.13;
T_26.1 ;
    %load/vec4 v0000000001520250_0;
    %load/vec4 v0000000001520e30_0;
    %or;
    %store/vec4 v00000000015201b0_0, 0, 32;
    %jmp T_26.13;
T_26.2 ;
    %load/vec4 v0000000001520250_0;
    %load/vec4 v0000000001520e30_0;
    %add;
    %store/vec4 v00000000015201b0_0, 0, 32;
    %jmp T_26.13;
T_26.3 ;
    %load/vec4 v0000000001520250_0;
    %load/vec4 v0000000001520e30_0;
    %sub;
    %store/vec4 v00000000015201b0_0, 0, 32;
    %jmp T_26.13;
T_26.4 ;
    %load/vec4 v0000000001520250_0;
    %load/vec4 v0000000001520e30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_26.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_26.15, 8;
T_26.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_26.15, 8;
 ; End of false expr.
    %blend;
T_26.15;
    %store/vec4 v00000000015201b0_0, 0, 32;
    %jmp T_26.13;
T_26.5 ;
    %load/vec4 v0000000001520250_0;
    %load/vec4 v0000000001520e30_0;
    %or;
    %inv;
    %store/vec4 v00000000015201b0_0, 0, 32;
    %jmp T_26.13;
T_26.6 ;
    %load/vec4 v0000000001520250_0;
    %load/vec4 v0000000001520e30_0;
    %xor;
    %store/vec4 v00000000015201b0_0, 0, 32;
    %jmp T_26.13;
T_26.7 ;
    %load/vec4 v0000000001520b10_0;
    %load/vec4 v0000000001520250_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000000015201b0_0, 0, 32;
    %jmp T_26.13;
T_26.8 ;
    %load/vec4 v0000000001520b10_0;
    %load/vec4 v0000000001520250_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000000015201b0_0, 0, 32;
    %jmp T_26.13;
T_26.9 ;
    %load/vec4 v0000000001520e30_0;
    %load/vec4 v0000000001520250_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000000015201b0_0, 0, 32;
    %jmp T_26.13;
T_26.10 ;
    %load/vec4 v0000000001520250_0;
    %load/vec4 v0000000001520e30_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_26.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_26.17, 8;
T_26.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_26.17, 8;
 ; End of false expr.
    %blend;
T_26.17;
    %store/vec4 v00000000015201b0_0, 0, 32;
    %load/vec4 v0000000001520250_0;
    %load/vec4 v0000000001520e30_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_26.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.19, 8;
T_26.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.19, 8;
 ; End of false expr.
    %blend;
T_26.19;
    %pad/s 1;
    %store/vec4 v0000000001520bb0_0, 0, 1;
    %jmp T_26.13;
T_26.11 ;
    %load/vec4 v0000000001520250_0;
    %load/vec4 v0000000001520e30_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_26.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_26.21, 8;
T_26.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_26.21, 8;
 ; End of false expr.
    %blend;
T_26.21;
    %store/vec4 v00000000015201b0_0, 0, 32;
    %load/vec4 v0000000001520250_0;
    %load/vec4 v0000000001520e30_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_26.22, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.23, 8;
T_26.22 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.23, 8;
 ; End of false expr.
    %blend;
T_26.23;
    %pad/s 1;
    %store/vec4 v0000000001520bb0_0, 0, 1;
    %jmp T_26.13;
T_26.13 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000000000114aa10;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000015207f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000151f8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001520a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000151f850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001520f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000151ff30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000151f670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000151fdf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000151f350_0, 0;
    %end;
    .thread T_27;
    .scope S_000000000114aa10;
T_28 ;
    %wait E_0000000001517350;
    %load/vec4 v000000000151f990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000015207f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000151f8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001520a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000151f850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001520f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000151ff30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000151f670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000151fdf0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000000000151f350_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000000000151f3f0_0;
    %assign/vec4 v00000000015207f0_0, 0;
    %load/vec4 v00000000015204d0_0;
    %assign/vec4 v000000000151f8f0_0, 0;
    %load/vec4 v000000000151fcb0_0;
    %assign/vec4 v0000000001520a70_0, 0;
    %load/vec4 v00000000015210b0_0;
    %assign/vec4 v000000000151f850_0, 0;
    %load/vec4 v0000000001520570_0;
    %assign/vec4 v0000000001520f70_0, 0;
    %load/vec4 v000000000151fe90_0;
    %assign/vec4 v000000000151ff30_0, 0;
    %load/vec4 v000000000151fa30_0;
    %assign/vec4 v000000000151f670_0, 0;
    %load/vec4 v000000000151fc10_0;
    %assign/vec4 v000000000151fdf0_0, 0;
    %load/vec4 v000000000151fb70_0;
    %assign/vec4 v000000000151f350_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000000010fe4a0;
T_29 ;
    %pushi/vec4 0, 0, 16384;
    %store/vec4 v000000000150f180_0, 0, 16384;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000150f0e0_0, 0, 32;
T_29.0 ;
    %load/vec4 v000000000150f0e0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_29.1, 5;
    %load/vec4 v000000000150f180_0;
    %load/vec4 v000000000150f0e0_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 511, 0, 34;
    %load/vec4 v000000000150f0e0_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v000000000150f9a0, 4, 0;
    %load/vec4 v000000000150f0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000150f0e0_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000150fa40_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_00000000010fe4a0;
T_30 ;
    %wait E_00000000015172d0;
    %fork t_3, S_0000000001510a60;
    %jmp t_2;
    .scope S_0000000001510a60;
t_3 ;
    %load/vec4 v000000000150efa0_0;
    %load/vec4 v000000000150f900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v000000000150e280_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v000000000150ff40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000150f9a0, 0, 4;
T_30.0 ;
    %ix/getv/s 4, v000000000150f220_0;
    %load/vec4a v000000000150f9a0, 4;
    %assign/vec4 v000000000150fa40_0, 0;
    %end;
    .scope S_00000000010fe4a0;
t_2 %join;
    %jmp T_30;
    .thread T_30;
    .scope S_00000000011184e0;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157ea50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157d650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157e870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157e9b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000157eaf0_0, 0;
    %end;
    .thread T_31;
    .scope S_00000000011184e0;
T_32 ;
    %wait E_0000000001517350;
    %load/vec4 v000000000157da10_0;
    %assign/vec4 v000000000157ea50_0, 0;
    %load/vec4 v000000000157d6f0_0;
    %assign/vec4 v000000000157d650_0, 0;
    %load/vec4 v000000000157ec30_0;
    %assign/vec4 v000000000157e870_0, 0;
    %load/vec4 v000000000157d830_0;
    %assign/vec4 v000000000157e9b0_0, 0;
    %load/vec4 v000000000157dfb0_0;
    %assign/vec4 v000000000157eaf0_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000001102ed0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000150e780_0, 0, 32;
    %end;
    .thread T_33;
    .scope S_0000000001102ed0;
T_34 ;
    %wait E_0000000001518290;
    %load/vec4 v0000000001510120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v000000000150e960_0;
    %store/vec4 v000000000150e780_0, 0, 32;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000000000150f2c0_0;
    %store/vec4 v000000000150e780_0, 0, 32;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000000000117edd0;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001582250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001581e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001581710_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_000000000117edd0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015809c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000157f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000157fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000157ff20_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015809c0_0, 0, 1;
    %vpi_call 3 393 "$display", "------------------Begin----------------------" {0 0 0};
    %end;
    .thread T_36;
    .scope S_000000000117edd0;
T_37 ;
    %wait E_00000000015168d0;
    %load/vec4 v0000000001581a30_0;
    %load/vec4 v0000000001580920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000157f520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000157fe80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000157ff20_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000157f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000157fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000157ff20_0, 0, 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000000000117edd0;
T_38 ;
    %wait E_0000000001516810;
    %load/vec4 v000000000157f480_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_38.0, 4;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000157fe80_0, 0, 1;
    %load/vec4 v00000000015817b0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_38.2, 4;
    %load/vec4 v0000000001580420_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000150f680, 4, 0;
T_38.2 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v00000000015817b0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001580420_0, 0, 32;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000000000157f480_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_38.4, 4;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000157fe80_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000000000157fde0_0;
    %store/vec4 v0000000001580420_0, 0, 32;
    %jmp T_38.5;
T_38.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000157f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000157fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000157ff20_0, 0, 1;
T_38.5 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000000000117edd0;
T_39 ;
    %wait E_00000000015172d0;
    %delay 900, 0;
    %vpi_call 3 457 "$display", "[PCF:%d][%d] instr_F:%b", v000000000157f340_0, v000000000157dd30_0, v0000000001582890_0 {0 0 0};
    %vpi_call 3 458 "$display", "instr_D:%b", v00000000015817b0_0 {0 0 0};
    %vpi_call 3 459 "$display", "REG[%d %d]%d %d", v000000000150f400_0, v000000000150ffe0_0, v000000000150f7c0_0, v000000000150f540_0 {0 0 0};
    %vpi_call 3 460 "$display", "[SrcA:%d] [SrcB:%d]", v00000000015827f0_0, v0000000001581490_0 {0 0 0};
    %vpi_call 3 461 "$display", "ALUOut_E %d  RegWrite_E %d", v0000000001580740_0, v0000000001581670_0 {0 0 0};
    %vpi_call 3 462 "$display", "ALUOut_M %d  RegWrite_M %d", v0000000001580d80_0, v0000000001582110_0 {0 0 0};
    %vpi_call 3 463 "$display", "WriteData_M %d  MemWrite_M %d ReadData_M %d", v0000000001581850_0, v00000000015804c0_0, v000000000157ffc0_0 {0 0 0};
    %vpi_call 3 464 "$display", "zero_M %d  PCBranch_M %d  Branch_M %d", v0000000001581a30_0, v000000000157f980_0, v0000000001580920_0 {0 0 0};
    %vpi_call 3 465 "$display", "ALUOut_W %d ReadData_W %d RegWrite_W %d MemtoReg_W: %d  WriteReg_W:%d", v000000000157f840_0, v000000000157f160_0, v00000000015812b0_0, v0000000001580240_0, v0000000001581cb0_0 {0 0 0};
    %vpi_call 3 467 "$display", "------------" {0 0 0};
    %load/vec4 v0000000001581710_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001581710_0, 0, 32;
    %load/vec4 v00000000015817b0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001581e90_0, 0, 32;
T_39.0 ;
    %load/vec4 v0000000001581e90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %load/vec4 v0000000001582250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001582250_0, 0, 32;
T_39.2 ;
    %load/vec4 v0000000001582250_0;
    %cmpi/s 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_39.4, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001581df0_0, 0, 32;
T_39.6 ;
    %load/vec4 v0000000001581df0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_39.7, 5;
    %vpi_call 3 484 "$display", "%h %b", &A<v000000000150f9a0, v0000000001581df0_0 >, &A<v000000000150f9a0, v0000000001581df0_0 > {0 0 0};
    %load/vec4 v0000000001581df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001581df0_0, 0, 32;
    %jmp T_39.6;
T_39.7 ;
    %vpi_call 3 487 "$finish" {0 0 0};
T_39.4 ;
    %jmp T_39;
    .thread T_39;
    .scope S_00000000010f5c60;
T_40 ;
    %vpi_call 2 12 "$display", "Begin" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./ALU.v";
    "./ControlUnit.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./InstructionRAM.v";
    "./MEM_WB.v";
    "./MUX32.v";
    "./MUX5.v";
    "./MainMemory.v";
    "./RegisterFile.v";
    "./SignExtend.v";
    "./WB_IF.v";
    "./Clock.v";
