#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Oct 18 10:13:21 2017
# Process ID: 6736
# Log file: C:/Users/hpoupard/Desktop/modulation_audio_2/vivado.log
# Journal file: C:/Users/hpoupard/Desktop/modulation_audio_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: synthese_totale
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:53 ; elapsed = 01:01:23 . Memory (MB): peak = 808.387 ; gain = 629.090
---------------------------------------------------------------------------------
ERROR: [Synth 8-2388] near unsigned ; type conversion expects one single argument [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:21]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:53 ; elapsed = 01:01:24 . Memory (MB): peak = 841.742 ; gain = 662.445
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: synthese_totale
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:58 ; elapsed = 01:01:49 . Memory (MB): peak = 841.742 ; gain = 662.445
---------------------------------------------------------------------------------
ERROR: [Synth 8-2388] near signed ; type conversion expects one single argument [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:42]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:58 ; elapsed = 01:01:49 . Memory (MB): peak = 841.742 ; gain = 662.445
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: synthese_totale
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:02 ; elapsed = 01:02:06 . Memory (MB): peak = 841.742 ; gain = 662.445
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal addr_in is not declared [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:117]
ERROR: [Synth 8-2032] formal addr_in is not declared [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:125]
ERROR: [Synth 8-2029] formal reset has no actual or default value [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:121]
INFO: [Synth 8-994] reset is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:70]
ERROR: [Synth 8-2032] formal clk_100mhzc is not declared [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:145]
ERROR: [Synth 8-2029] formal clk_100mhz has no actual or default value [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:143]
INFO: [Synth 8-994] clk_100mhz is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:94]
INFO: [Synth 8-994] reset is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:95]
INFO: [Synth 8-994] rx is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:96]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:02 ; elapsed = 01:02:06 . Memory (MB): peak = 841.742 ; gain = 662.445
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: synthese_totale
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:21 ; elapsed = 01:06:00 . Memory (MB): peak = 843.086 ; gain = 663.789
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal addr_in is not declared [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:117]
ERROR: [Synth 8-2032] formal addr_in is not declared [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:125]
ERROR: [Synth 8-2029] formal reset has no actual or default value [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:121]
INFO: [Synth 8-994] reset is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:70]
ERROR: [Synth 8-2032] formal clk_100mhzc is not declared [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:145]
ERROR: [Synth 8-2029] formal clk_100mhz has no actual or default value [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:143]
INFO: [Synth 8-994] clk_100mhz is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:94]
INFO: [Synth 8-994] reset is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:95]
INFO: [Synth 8-994] rx is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:96]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:21 ; elapsed = 01:06:00 . Memory (MB): peak = 843.086 ; gain = 663.789
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: synthese_totale
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:28 ; elapsed = 01:06:37 . Memory (MB): peak = 843.828 ; gain = 664.531
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal addr_in is not declared [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:114]
ERROR: [Synth 8-2032] formal addr_in is not declared [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:122]
ERROR: [Synth 8-2029] formal reset has no actual or default value [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:118]
INFO: [Synth 8-994] reset is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:70]
ERROR: [Synth 8-2032] formal clk_100mhzc is not declared [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:142]
ERROR: [Synth 8-2029] formal clk_100mhz has no actual or default value [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:140]
INFO: [Synth 8-994] clk_100mhz is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:91]
INFO: [Synth 8-994] reset is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:92]
INFO: [Synth 8-994] rx is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:93]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:28 ; elapsed = 01:06:37 . Memory (MB): peak = 843.828 ; gain = 664.531
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: synthese_totale
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:36 ; elapsed = 01:08:04 . Memory (MB): peak = 843.828 ; gain = 664.531
---------------------------------------------------------------------------------
ERROR: [Synth 8-2029] formal write_en has no actual or default value [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:114]
INFO: [Synth 8-994] write_en is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:62]
ERROR: [Synth 8-2032] formal clk_100mhzc is not declared [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:146]
ERROR: [Synth 8-2029] formal clk_100mhz has no actual or default value [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:144]
INFO: [Synth 8-994] clk_100mhz is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:95]
INFO: [Synth 8-994] reset is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:96]
INFO: [Synth 8-994] rx is declared here [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:97]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:36 ; elapsed = 01:08:04 . Memory (MB): peak = 843.828 ; gain = 664.531
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: synthese_totale
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:42 ; elapsed = 01:09:03 . Memory (MB): peak = 847.613 ; gain = 668.316
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near WRITE_EN [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:121]
ERROR: [Synth 8-2778] type error near write_en ; expected type  void [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:121]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:43 ; elapsed = 01:09:03 . Memory (MB): peak = 860.645 ; gain = 681.348
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: synthese_totale
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:46 ; elapsed = 01:09:21 . Memory (MB): peak = 860.645 ; gain = 681.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'synthese_totale' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:57]
INFO: [Synth 8-3491] module 'wav_rom' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:20' bound to instance 'Iwav_rom' of component 'wav_rom' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:114]
INFO: [Synth 8-638] synthesizing module 'wav_rom' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'wav_rom' (1#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:31]
ERROR: [Synth 8-549] port width mismatch for port 'DATA_OUT': port width = 11, actual width = 12 [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:66]
INFO: [Synth 8-3491] module 'cmp_addr' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:5' bound to instance 'Icmp_addr' of component 'cmp_addr' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:123]
INFO: [Synth 8-3491] module 'horloge_44100Hz' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:34' bound to instance 'Ihorloge_44100' of component 'horloge_44100Hz' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:131]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:34' bound to instance 'Ipwm' of component 'pwm' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:137]
INFO: [Synth 8-3491] module 'full_UART_recv' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:27' bound to instance 'Ifull_UART_recv' of component 'full_UART_recv' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:145]
ERROR: [Synth 8-285] failed synthesizing module 'synthese_totale' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:46 ; elapsed = 01:09:21 . Memory (MB): peak = 860.645 ; gain = 681.348
---------------------------------------------------------------------------------
RTL Elaboration failed
8 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cfg_tb_synthese_totale' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj cfg_tb_synthese_totale_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_recv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stop_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity merger_8b_to_16b
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cmp_addr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wav_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity horloge_44100Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_UART_recv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synthese_totale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sim_1/new/testbench_synthese_totale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_synthese_totale
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 69b66e703698423b81087fd93adc45ee --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_synthese_totale_behav xil_defaultlib.cfg_tb_synthese_totale -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 11 [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:42]
ERROR: [VRFC 10-704] formal uart has no actual or default value [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cfg_tb_synthese_totale in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.sim/sim_1/behav/elaborate.log' file for more information.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: synthese_totale
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:55 ; elapsed = 01:10:13 . Memory (MB): peak = 860.645 ; gain = 681.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'synthese_totale' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:57]
INFO: [Synth 8-3491] module 'wav_rom' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:20' bound to instance 'Iwav_rom' of component 'wav_rom' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:114]
INFO: [Synth 8-638] synthesizing module 'wav_rom' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'wav_rom' (1#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:31]
INFO: [Synth 8-3491] module 'cmp_addr' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:5' bound to instance 'Icmp_addr' of component 'cmp_addr' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:123]
INFO: [Synth 8-638] synthesizing module 'cmp_addr' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:14]
WARNING: [Synth 8-614] signal 'ADDR_IN' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'cmp_addr' (2#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:14]
INFO: [Synth 8-3491] module 'horloge_44100Hz' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:34' bound to instance 'Ihorloge_44100' of component 'horloge_44100Hz' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:131]
INFO: [Synth 8-638] synthesizing module 'horloge_44100Hz' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'horloge_44100Hz' (3#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:40]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:34' bound to instance 'Ipwm' of component 'pwm' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:137]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pwm' (4#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:42]
INFO: [Synth 8-3491] module 'full_UART_recv' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:27' bound to instance 'Ifull_UART_recv' of component 'full_UART_recv' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:145]
INFO: [Synth 8-638] synthesizing module 'full_UART_recv' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:43]
	Parameter RAM_ADDR_BITS bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UART_recv' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'UART_recv' (5#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:35]
INFO: [Synth 8-638] synthesizing module 'merger_8b_to_16b' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:20]
	Parameter BITS bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merger_8b_to_16b' (6#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:20]
INFO: [Synth 8-638] synthesizing module 'stop_counter' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:17]
	Parameter BITS bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stop_counter' (7#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'full_UART_recv' (8#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:43]
ERROR: [Synth 8-549] port width mismatch for port 'memory_addr': port width = 18, actual width = 16 [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:99]
ERROR: [Synth 8-285] failed synthesizing module 'synthese_totale' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:55 ; elapsed = 01:10:14 . Memory (MB): peak = 860.645 ; gain = 681.348
---------------------------------------------------------------------------------
RTL Elaboration failed
22 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: synthese_totale
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:00 ; elapsed = 01:10:39 . Memory (MB): peak = 860.645 ; gain = 681.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'synthese_totale' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:57]
INFO: [Synth 8-3491] module 'wav_rom' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:20' bound to instance 'Iwav_rom' of component 'wav_rom' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:114]
INFO: [Synth 8-638] synthesizing module 'wav_rom' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'wav_rom' (1#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:31]
INFO: [Synth 8-3491] module 'cmp_addr' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:5' bound to instance 'Icmp_addr' of component 'cmp_addr' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:123]
INFO: [Synth 8-638] synthesizing module 'cmp_addr' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:14]
WARNING: [Synth 8-614] signal 'ADDR_IN' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'cmp_addr' (2#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:14]
INFO: [Synth 8-3491] module 'horloge_44100Hz' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:34' bound to instance 'Ihorloge_44100' of component 'horloge_44100Hz' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:131]
INFO: [Synth 8-638] synthesizing module 'horloge_44100Hz' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'horloge_44100Hz' (3#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:40]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:34' bound to instance 'Ipwm' of component 'pwm' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:137]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pwm' (4#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:42]
INFO: [Synth 8-3491] module 'full_UART_recv' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:27' bound to instance 'Ifull_UART_recv' of component 'full_UART_recv' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:145]
INFO: [Synth 8-638] synthesizing module 'full_UART_recv' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:43]
	Parameter RAM_ADDR_BITS bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UART_recv' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'UART_recv' (5#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:35]
INFO: [Synth 8-638] synthesizing module 'merger_8b_to_16b' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:20]
	Parameter BITS bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merger_8b_to_16b' (6#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:20]
INFO: [Synth 8-638] synthesizing module 'stop_counter' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:17]
	Parameter BITS bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stop_counter' (7#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'full_UART_recv' (8#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:43]
ERROR: [Synth 8-549] port width mismatch for port 'memory_addr': port width = 18, actual width = 16 [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:99]
ERROR: [Synth 8-285] failed synthesizing module 'synthese_totale' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:01 ; elapsed = 01:10:39 . Memory (MB): peak = 860.645 ; gain = 681.348
---------------------------------------------------------------------------------
RTL Elaboration failed
22 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: synthese_totale
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:08 ; elapsed = 01:11:19 . Memory (MB): peak = 860.645 ; gain = 681.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'synthese_totale' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:57]
INFO: [Synth 8-3491] module 'wav_rom' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:20' bound to instance 'Iwav_rom' of component 'wav_rom' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:114]
INFO: [Synth 8-638] synthesizing module 'wav_rom' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'wav_rom' (1#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:31]
INFO: [Synth 8-3491] module 'cmp_addr' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:5' bound to instance 'Icmp_addr' of component 'cmp_addr' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:123]
INFO: [Synth 8-638] synthesizing module 'cmp_addr' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:14]
WARNING: [Synth 8-614] signal 'ADDR_IN' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'cmp_addr' (2#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:14]
INFO: [Synth 8-3491] module 'horloge_44100Hz' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:34' bound to instance 'Ihorloge_44100' of component 'horloge_44100Hz' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:131]
INFO: [Synth 8-638] synthesizing module 'horloge_44100Hz' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'horloge_44100Hz' (3#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:40]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:34' bound to instance 'Ipwm' of component 'pwm' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:137]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pwm' (4#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:42]
INFO: [Synth 8-3491] module 'full_UART_recv' declared at 'C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:27' bound to instance 'Ifull_UART_recv' of component 'full_UART_recv' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:145]
INFO: [Synth 8-638] synthesizing module 'full_UART_recv' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:43]
	Parameter RAM_ADDR_BITS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UART_recv' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'UART_recv' (5#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:35]
INFO: [Synth 8-638] synthesizing module 'merger_8b_to_16b' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:20]
	Parameter BITS bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merger_8b_to_16b' (6#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:20]
INFO: [Synth 8-638] synthesizing module 'stop_counter' [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:17]
	Parameter BITS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stop_counter' (7#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'full_UART_recv' (8#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'synthese_totale' (9#1) [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:57]
WARNING: [Synth 8-3917] design synthese_totale has port SORTIE_EN driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:08 ; elapsed = 01:11:19 . Memory (MB): peak = 860.645 ; gain = 681.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:08 ; elapsed = 01:11:20 . Memory (MB): peak = 860.645 ; gain = 681.348
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/constrs_1/new/routage.xdc]
Finished Parsing XDC File [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/constrs_1/new/routage.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:18 ; elapsed = 01:11:27 . Memory (MB): peak = 1163.785 ; gain = 984.488
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1163.785 ; gain = 303.141
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'audio_rom' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 5 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd
	Duplicate found at line 26 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd
[Wed Oct 18 11:25:19 2017] Launched synth_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Oct 18 11:25:53 2017] Launched impl_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 18 11:26:58 2017] Launched impl_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'audio_rom' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 5 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd
	Duplicate found at line 26 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd
[Wed Oct 18 11:30:45 2017] Launched synth_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Oct 18 11:31:18 2017] Launched impl_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 18 11:32:17 2017] Launched impl_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274533432A
set_property PROGRAM.FILE {C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/impl_1/synthese_totale.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/impl_1/synthese_totale.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'audio_rom' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 5 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd
	Duplicate found at line 26 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd
[Wed Oct 18 11:42:30 2017] Launched synth_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'audio_rom' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 5 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd
	Duplicate found at line 26 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd
[Wed Oct 18 11:44:52 2017] Launched synth_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'audio_rom' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 5 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd
	Duplicate found at line 26 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd
[Wed Oct 18 11:46:01 2017] Launched synth_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'audio_rom' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 5 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd
	Duplicate found at line 26 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd
[Wed Oct 18 11:47:45 2017] Launched synth_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'audio_rom' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 5 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd
	Duplicate found at line 26 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd
[Wed Oct 18 11:48:13 2017] Launched synth_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Oct 18 11:48:40 2017] Launched impl_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'audio_rom' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 5 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd
	Duplicate found at line 26 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd
[Wed Oct 18 11:50:46 2017] Launched synth_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Oct 18 11:51:12 2017] Launched impl_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd" into library xil_defaultlib [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'audio_rom' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 5 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd
	Duplicate found at line 26 of file C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd
[Wed Oct 18 11:53:40 2017] Launched synth_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Oct 18 11:54:12 2017] Launched impl_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 18 11:55:14 2017] Launched impl_1...
Run output will be captured here: C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.runs/impl_1/synthese_totale.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 18 11:57:40 2017...
