{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670984315068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670984315069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 23:18:34 2022 " "Processing started: Tue Dec 13 23:18:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670984315069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1670984315069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto03 -c projeto03 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto03 -c projeto03 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1670984315069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1670984315786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1670984315787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670984344358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670984344358 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawer.v(96) " "Verilog HDL information at drawer.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1670984344362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawer.v 1 1 " "Found 1 design units, including 1 entities, in source file drawer.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawer " "Found entity 1: drawer" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670984344363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670984344363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670984344373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670984344373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-SYN " "Found design unit 1: mem-SYN" {  } { { "mem.vhd" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670984345755 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670984345755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670984345755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "drawer " "Elaborating entity \"drawer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1670984346318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 drawer.v(103) " "Verilog HDL assignment warning at drawer.v(103): truncated value with size 32 to match size of target (4)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataReady drawer.v(111) " "Verilog HDL Always Construct warning at drawer.v(111): variable \"dataReady\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dwr_addr drawer.v(112) " "Verilog HDL Always Construct warning at drawer.v(112): variable \"dwr_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 drawer.v(112) " "Verilog HDL assignment warning at drawer.v(112): truncated value with size 32 to match size of target (19)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q3 drawer.v(113) " "Verilog HDL Always Construct warning at drawer.v(113): variable \"q3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q3 drawer.v(114) " "Verilog HDL Always Construct warning at drawer.v(114): variable \"q3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q3 drawer.v(115) " "Verilog HDL Always Construct warning at drawer.v(115): variable \"q3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dwr_addr drawer.v(117) " "Verilog HDL Always Construct warning at drawer.v(117): variable \"dwr_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 drawer.v(117) " "Verilog HDL assignment warning at drawer.v(117): truncated value with size 32 to match size of target (19)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dwr_addr drawer.v(110) " "Verilog HDL Always Construct warning at drawer.v(110): inferring latch(es) for variable \"dwr_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_R drawer.v(110) " "Verilog HDL Always Construct warning at drawer.v(110): inferring latch(es) for variable \"vga_R\", which holds its previous value in one or more paths through the always construct" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_G drawer.v(110) " "Verilog HDL Always Construct warning at drawer.v(110): inferring latch(es) for variable \"vga_G\", which holds its previous value in one or more paths through the always construct" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_B drawer.v(110) " "Verilog HDL Always Construct warning at drawer.v(110): inferring latch(es) for variable \"vga_B\", which holds its previous value in one or more paths through the always construct" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawer.v(122) " "Verilog HDL assignment warning at drawer.v(122): truncated value with size 32 to match size of target (1)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1670984346341 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[0\] drawer.v(110) " "Inferred latch for \"vga_B\[0\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[1\] drawer.v(110) " "Inferred latch for \"vga_B\[1\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[2\] drawer.v(110) " "Inferred latch for \"vga_B\[2\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[3\] drawer.v(110) " "Inferred latch for \"vga_B\[3\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[4\] drawer.v(110) " "Inferred latch for \"vga_B\[4\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[5\] drawer.v(110) " "Inferred latch for \"vga_B\[5\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[6\] drawer.v(110) " "Inferred latch for \"vga_B\[6\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[7\] drawer.v(110) " "Inferred latch for \"vga_B\[7\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[0\] drawer.v(110) " "Inferred latch for \"vga_G\[0\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[1\] drawer.v(110) " "Inferred latch for \"vga_G\[1\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[2\] drawer.v(110) " "Inferred latch for \"vga_G\[2\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[3\] drawer.v(110) " "Inferred latch for \"vga_G\[3\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[4\] drawer.v(110) " "Inferred latch for \"vga_G\[4\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[5\] drawer.v(110) " "Inferred latch for \"vga_G\[5\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[6\] drawer.v(110) " "Inferred latch for \"vga_G\[6\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[7\] drawer.v(110) " "Inferred latch for \"vga_G\[7\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[0\] drawer.v(110) " "Inferred latch for \"vga_R\[0\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[1\] drawer.v(110) " "Inferred latch for \"vga_R\[1\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[2\] drawer.v(110) " "Inferred latch for \"vga_R\[2\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[3\] drawer.v(110) " "Inferred latch for \"vga_R\[3\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[4\] drawer.v(110) " "Inferred latch for \"vga_R\[4\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[5\] drawer.v(110) " "Inferred latch for \"vga_R\[5\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346342 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[6\] drawer.v(110) " "Inferred latch for \"vga_R\[6\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[7\] drawer.v(110) " "Inferred latch for \"vga_R\[7\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[0\] drawer.v(110) " "Inferred latch for \"dwr_addr\[0\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[1\] drawer.v(110) " "Inferred latch for \"dwr_addr\[1\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[2\] drawer.v(110) " "Inferred latch for \"dwr_addr\[2\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[3\] drawer.v(110) " "Inferred latch for \"dwr_addr\[3\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[4\] drawer.v(110) " "Inferred latch for \"dwr_addr\[4\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[5\] drawer.v(110) " "Inferred latch for \"dwr_addr\[5\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[6\] drawer.v(110) " "Inferred latch for \"dwr_addr\[6\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[7\] drawer.v(110) " "Inferred latch for \"dwr_addr\[7\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[8\] drawer.v(110) " "Inferred latch for \"dwr_addr\[8\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[9\] drawer.v(110) " "Inferred latch for \"dwr_addr\[9\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[10\] drawer.v(110) " "Inferred latch for \"dwr_addr\[10\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[11\] drawer.v(110) " "Inferred latch for \"dwr_addr\[11\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[12\] drawer.v(110) " "Inferred latch for \"dwr_addr\[12\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[13\] drawer.v(110) " "Inferred latch for \"dwr_addr\[13\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346343 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[14\] drawer.v(110) " "Inferred latch for \"dwr_addr\[14\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346344 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[15\] drawer.v(110) " "Inferred latch for \"dwr_addr\[15\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346344 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[16\] drawer.v(110) " "Inferred latch for \"dwr_addr\[16\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346344 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[17\] drawer.v(110) " "Inferred latch for \"dwr_addr\[17\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346344 "|drawer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwr_addr\[18\] drawer.v(110) " "Inferred latch for \"dwr_addr\[18\]\" at drawer.v(110)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984346344 "|drawer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:cmp " "Elaborating entity \"comparator\" for hierarchy \"comparator:cmp\"" {  } { { "drawer.v" "cmp" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem comparator:cmp\|mem:mem1 " "Elaborating entity \"mem\" for hierarchy \"comparator:cmp\|mem:mem1\"" {  } { { "comparator.v" "mem1" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/comparator.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component\"" {  } { { "mem.vhd" "altsyncram_component" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component\"" {  } { { "mem.vhd" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1670984346564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component " "Instantiated megafunction \"comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346565 ""}  } { { "mem.vhd" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1670984346565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qfp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qfp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qfp3 " "Found entity 1: altsyncram_qfp3" {  } { { "db/altsyncram_qfp3.tdf" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/db/altsyncram_qfp3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670984346932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670984346932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qfp3 comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_qfp3:auto_generated " "Elaborating entity \"altsyncram_qfp3\" for hierarchy \"comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_qfp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984346932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hua " "Found entity 1: decode_hua" {  } { { "db/decode_hua.tdf" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/db/decode_hua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670984347053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670984347053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hua comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_qfp3:auto_generated\|decode_hua:decode3 " "Elaborating entity \"decode_hua\" for hierarchy \"comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_qfp3:auto_generated\|decode_hua:decode3\"" {  } { { "db/altsyncram_qfp3.tdf" "decode3" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/db/altsyncram_qfp3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984347054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670984347136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670984347136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_qfp3:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_qfp3:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_qfp3.tdf" "rden_decode" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/db/altsyncram_qfp3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984347136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fqb " "Found entity 1: mux_fqb" {  } { { "db/mux_fqb.tdf" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/db/mux_fqb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670984347351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670984347351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fqb comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_qfp3:auto_generated\|mux_fqb:mux2 " "Elaborating entity \"mux_fqb\" for hierarchy \"comparator:cmp\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_qfp3:auto_generated\|mux_fqb:mux2\"" {  } { { "db/altsyncram_qfp3.tdf" "mux2" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/db/altsyncram_qfp3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984347351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:syncgen " "Elaborating entity \"vga\" for hierarchy \"vga:syncgen\"" {  } { { "drawer.v" "syncgen" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670984347595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(18) " "Verilog HDL assignment warning at vga.v(18): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1670984347638 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(19) " "Verilog HDL assignment warning at vga.v(19): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1670984347638 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(7) " "Verilog HDL assignment warning at vga.v(7): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1670984347638 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(22) " "Verilog HDL assignment warning at vga.v(22): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1670984347638 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterXmaxed vga.v(26) " "Verilog HDL Always Construct warning at vga.v(26): variable \"CounterXmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984347638 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterX vga.v(26) " "Verilog HDL Always Construct warning at vga.v(26): variable \"CounterX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984347638 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(26) " "Verilog HDL assignment warning at vga.v(26): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1670984347638 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterYmaxed vga.v(27) " "Verilog HDL Always Construct warning at vga.v(27): variable \"CounterYmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984347638 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterXmaxed vga.v(27) " "Verilog HDL Always Construct warning at vga.v(27): variable \"CounterXmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984347638 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterY vga.v(27) " "Verilog HDL Always Construct warning at vga.v(27): variable \"CounterY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984347638 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(27) " "Verilog HDL assignment warning at vga.v(27): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1670984347638 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterYmaxed vga.v(28) " "Verilog HDL Always Construct warning at vga.v(28): variable \"CounterYmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984347638 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterXmaxed vga.v(28) " "Verilog HDL Always Construct warning at vga.v(28): variable \"CounterXmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterX vga.v(28) " "Verilog HDL Always Construct warning at vga.v(28): variable \"CounterX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterY vga.v(28) " "Verilog HDL Always Construct warning at vga.v(28): variable \"CounterY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(28) " "Verilog HDL assignment warning at vga.v(28): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CounterY vga.v(25) " "Verilog HDL Always Construct warning at vga.v(25): inferring latch(es) for variable \"CounterY\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[0\] vga.v(25) " "Inferred latch for \"CounterY\[0\]\" at vga.v(25)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[1\] vga.v(25) " "Inferred latch for \"CounterY\[1\]\" at vga.v(25)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[2\] vga.v(25) " "Inferred latch for \"CounterY\[2\]\" at vga.v(25)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[3\] vga.v(25) " "Inferred latch for \"CounterY\[3\]\" at vga.v(25)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[4\] vga.v(25) " "Inferred latch for \"CounterY\[4\]\" at vga.v(25)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[5\] vga.v(25) " "Inferred latch for \"CounterY\[5\]\" at vga.v(25)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[6\] vga.v(25) " "Inferred latch for \"CounterY\[6\]\" at vga.v(25)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[7\] vga.v(25) " "Inferred latch for \"CounterY\[7\]\" at vga.v(25)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[8\] vga.v(25) " "Inferred latch for \"CounterY\[8\]\" at vga.v(25)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[9\] vga.v(25) " "Inferred latch for \"CounterY\[9\]\" at vga.v(25)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670984347639 "|drawer|vga:syncgen"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leon/Desktop/universidade/PCID/projeto03/output_files/projeto03.map.smsg " "Generated suppressed messages file C:/Users/Leon/Desktop/universidade/PCID/projeto03/output_files/projeto03.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1670984349065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670984349140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 23:19:09 2022 " "Processing ended: Tue Dec 13 23:19:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670984349140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670984349140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670984349140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1670984349140 ""}
