Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sat Aug  1 00:18:02 2020
| Host             : SC-202004121038 running 64-bit major release  (build 9200)
| Command          : report_power -file Camera_Demo_power_routed.rpt -pb Camera_Demo_power_summary_routed.pb -rpx Camera_Demo_power_routed.rpx
| Design           : Camera_Demo
| Device           : xc7s15ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.406        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.386        |
| Device Static (W)        | 0.021        |
| Effective TJA (C/W)      | 3.4          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.012 |       19 |       --- |             --- |
| Slice Logic             |     0.007 |     2021 |       --- |             --- |
|   LUT as Logic          |     0.006 |      884 |      8000 |           11.05 |
|   CARRY4                |    <0.001 |       71 |      2000 |            3.55 |
|   Register              |    <0.001 |      745 |     16000 |            4.66 |
|   LUT as Shift Register |    <0.001 |        8 |      2400 |            0.33 |
|   F7/F8 Muxes           |    <0.001 |        5 |      8000 |            0.06 |
|   Others                |     0.000 |       95 |       --- |             --- |
| Signals                 |     0.007 |     1643 |       --- |             --- |
| Block RAM               |     0.011 |        8 |        10 |           80.00 |
| MMCM                    |     0.183 |        2 |         2 |          100.00 |
| DSPs                    |    <0.001 |        1 |        20 |            5.00 |
| I/O                     |     0.164 |       20 |       100 |           20.00 |
| Static Power            |     0.021 |          |           |                 |
| Total                   |     0.406 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.048 |       0.044 |      0.004 |
| Vccaux    |       1.800 |     0.118 |       0.111 |      0.007 |
| Vcco33    |       3.300 |     0.044 |       0.043 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+--------------------------------------------------+-----------------+
| Clock                | Domain                                           | Constraint (ns) |
+----------------------+--------------------------------------------------+-----------------+
| clk_100MHz           | clk_100MHz                                       |            10.0 |
| clk_out1_clk_wiz_0   | clk_10/inst/clk_out1_clk_wiz_0                   |            10.0 |
| clk_out1_clk_wiz_0_1 | clk_10/inst/clk_out1_clk_wiz_0                   |            10.0 |
| clk_out1_clk_wiz_1   | Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1      |            10.0 |
| clk_out2_clk_wiz_0   | clk_10/inst/clk_out2_clk_wiz_0                   |             5.0 |
| clk_out2_clk_wiz_0_1 | clk_10/inst/clk_out2_clk_wiz_0                   |             5.0 |
| clk_out2_clk_wiz_1   | Driver_MIPI0/clk_11/inst/clk_out2                |             2.5 |
| clk_out2_clk_wiz_1   | Driver_MIPI0/clk_11/inst/clk_out2_clk_wiz_1      |             2.5 |
| clk_out4_clk_wiz_0   | clk_10/inst/clk_out4_clk_wiz_0                   |           100.0 |
| clk_out4_clk_wiz_0_1 | clk_10/inst/clk_out4_clk_wiz_0                   |           100.0 |
| clkfbout_clk_wiz_0   | clk_10/inst/clkfbout_clk_wiz_0                   |            10.0 |
| clkfbout_clk_wiz_0_1 | clk_10/inst/clkfbout_clk_wiz_0                   |            10.0 |
| clkfbout_clk_wiz_1   | Driver_MIPI0/clk_11/inst/clkfbout_clk_wiz_1      |            10.0 |
| dphy_hs_clock_p      | Clk_Rx_Data_P                                    |             4.8 |
| pclk                 | Driver_MIPI0/Data_Read/U0/clock_system_inst/CLK  |            19.0 |
| pclk                 | Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk |            19.0 |
| sys_clk_pin          | clk_100MHz                                       |            10.0 |
+----------------------+--------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| Camera_Demo              |     0.386 |
|   Diver_OV5647_Init      |     0.001 |
|   Driver_HDMI0           |     0.152 |
|     rgb2dvi              |     0.152 |
|       U0                 |     0.152 |
|   Driver_MIPI0           |     0.111 |
|     Data_Read            |     0.022 |
|       U0                 |     0.022 |
|     Driver_Bayer_To_RGB0 |     0.008 |
|       bram1              |     0.001 |
|       bram2              |     0.001 |
|     Driver_Csi_To_Dvp0   |     0.003 |
|       bram0              |     0.001 |
|     clk_11               |     0.077 |
|       inst               |     0.077 |
|   clk_10                 |     0.107 |
|     inst                 |     0.107 |
|   numfinaltest           |     0.009 |
|     num_test             |     0.008 |
+--------------------------+-----------+


