# compile vhdl design source files
vhdl xil_defaultlib  "../../../RAT_2.srcs/sources_1/imports/ASSEMBLY/prog_rom.vhd"
vhdl xil_defaultlib  "../../../RAT_2.srcs/sources_1/new/PC_WRAPPER.vhd"
vhdl xil_defaultlib  "../../../RAT_2.srcs/sources_1/new/program_counter.vhd"
vhdl xil_defaultlib  "../../../RAT_2.srcs/sources_1/new/pc_mux.vhd"
vhdl xil_defaultlib  "../../../RAT_2.srcs/sim_1/new/test_bench.vhd"

# Do not sort compile order
nosort
