[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TaskProtoDef/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 38
LIB: work
FILE: ${SURELOG_DIR}/tests/TaskProtoDef/dut.sv
n<> u<37> t<Top_level_rule> c<1> l<1:1> el<7:1>
  n<> u<1> t<Null_rule> p<37> s<36> l<1:1>
  n<> u<36> t<Source_text> p<37> c<35> l<1:1> el<6:10>
    n<> u<35> t<Description> p<36> c<34> l<1:1> el<6:10>
      n<> u<34> t<Module_declaration> p<35> c<5> l<1:1> el<6:10>
        n<> u<5> t<Module_ansi_header> p<34> c<2> s<15> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<15> t<Non_port_module_item> p<34> c<14> s<32> l<2:4> el<2:40>
          n<> u<14> t<Module_or_generate_item> p<15> c<13> l<2:4> el<2:40>
            n<> u<13> t<Module_common_item> p<14> c<12> l<2:4> el<2:40>
              n<> u<12> t<Module_or_generate_item_declaration> p<13> c<11> l<2:4> el<2:40>
                n<> u<11> t<Package_or_generate_item_declaration> p<12> c<10> l<2:4> el<2:40>
                  n<> u<10> t<Dpi_import_export> p<11> c<9> l<2:4> el<2:40>
                    n<> u<9> t<EXPORT> p<10> s<6> l<2:4> el<2:10>
                    n<"DPI-C"> u<6> t<STRING_LITERAL> p<10> s<8> l<2:11> el<2:18>
                    n<> u<8> t<Task_name_decl> p<10> c<7> l<2:19> el<2:39>
                      n<simutil_memload> u<7> t<STRING_CONST> p<8> l<2:24> el<2:39>
        n<> u<32> t<Non_port_module_item> p<34> c<31> s<33> l<3:4> el<5:11>
          n<> u<31> t<Module_or_generate_item> p<32> c<30> l<3:4> el<5:11>
            n<> u<30> t<Module_common_item> p<31> c<29> l<3:4> el<5:11>
              n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<3:4> el<5:11>
                n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<3:4> el<5:11>
                  n<> u<27> t<Task_declaration> p<28> c<26> l<3:4> el<5:11>
                    n<> u<26> t<Task_body_declaration> p<27> c<16> l<3:9> el<5:11>
                      n<simutil_memload> u<16> t<STRING_CONST> p<26> s<24> l<3:9> el<3:24>
                      n<> u<24> t<Tf_item_declaration> p<26> c<23> s<25> l<4:7> el<4:25>
                        n<> u<23> t<Tf_port_declaration> p<24> c<17> l<4:7> el<4:25>
                          n<> u<17> t<TfPortDir_Inp> p<23> s<20> l<4:7> el<4:12>
                          n<> u<20> t<Data_type_or_implicit> p<23> c<19> s<22> l<4:13> el<4:19>
                            n<string> u<19> t<Data_type> p<20> c<18> l<4:13> el<4:19>
                              n<string> u<18> t<String_type> p<19> l<4:13> el<4:19>
                          n<> u<22> t<Tf_variable_identifier_list> p<23> c<21> l<4:20> el<4:24>
                            n<file> u<21> t<STRING_CONST> p<22> l<4:20> el<4:24>
                      n<> u<25> t<ENDTASK> p<26> l<5:4> el<5:11>
        n<> u<33> t<ENDMODULE> p<34> l<6:1> el<6:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TaskProtoDef/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TaskProtoDef/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
FunctionDecl                                           1
IODecl                                                 1
Module                                                 1
RefTypespec                                            1
SourceFile                                             1
StringTypespec                                         1
Task                                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TaskProtoDef/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/TaskProtoDef/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProtoDef/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiInternalScope:
  \_Task: (work@top.simutil_memload), line:3:4, endln:5:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProtoDef/dut.sv, line:1:1, endln:6:10
    |vpiName:simutil_memload
    |vpiFullName:work@top.simutil_memload
    |vpiTypedef:
    \_StringTypespec: , line:4:13, endln:4:19
      |vpiParent:
      \_Task: (work@top.simutil_memload), line:3:4, endln:5:11
    |vpiImportTypespec:
    \_StringTypespec: , line:4:13, endln:4:19
    |vpiVisibility:1
    |vpiIODecl:
    \_IODecl: (file), line:4:20, endln:4:24
      |vpiParent:
      \_Task: (work@top.simutil_memload), line:3:4, endln:5:11
      |vpiDirection:1
      |vpiName:file
      |vpiTypedef:
      \_RefTypespec: (work@top.simutil_memload.file.string), line:4:13, endln:4:19
        |vpiParent:
        \_IODecl: (file), line:4:20, endln:4:24
        |vpiName:string
        |vpiFullName:work@top.simutil_memload.file.string
        |vpiActual:
        \_StringTypespec: , line:4:13, endln:4:19
  |vpiImportTypespec:
  \_Task: (work@top.simutil_memload), line:3:4, endln:5:11
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_Task: (work@top.simutil_memload), line:3:4, endln:5:11
  |vpiTaskFuncDecl:
  \_FunctionDecl: (work@top.simutil_memload), line:2:4, endln:2:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProtoDef/dut.sv, line:1:1, endln:6:10
    |vpiName:simutil_memload
    |vpiFullName:work@top.simutil_memload
    |vpiAccessType:3
    |vpiVisibility:1
    |vpiDPICStr:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
