**Week2 Agenda:**

**Labwork1: RV Day 1 - Introduction to RISC-V Instruction Set Architecture and GNU compiler toolchain**

https://github.com/pavankumarka/RISCV-Hardware_Design_Program_by_VSD/tree/main/week2/RvDay1_Labwork

        Chapter1: Introduction to RISC-V Keywords

        Chapter2: Labwork for RISC-V software toolchain

        Chapter3: Integer number representation.

**Labwork2: RV Day2 - Introduction to ABI and basic verification flow**

      Chapter1: Introduction to Application Binary Interface

      Chapter2: Labwork using ABI function calls

      Chapter3: Basic verification flow using iVerilog


**Classwork1: week2**

      Chapter1: CPU Performance Metrics.



