// Seed: 2383332429
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  wire id_4;
endmodule
module module_1;
  assign id_1 = !(id_1) === id_1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_2 (
    output supply0 id_0,
    output wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri id_5,
    input tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    output supply0 id_9,
    input wor id_10,
    output wor id_11
    , id_16, id_17,
    output wire id_12,
    input tri0 id_13,
    output tri1 id_14
);
  initial begin
    disable id_18;
    #1;
    id_18 = 'b0;
  end
  module_0(
      id_17, id_17, id_17
  );
endmodule
