{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@111:139@HdlStmProcess", "\n  // DMA / Write interface\n\n  assign dma_addr_diff_s = {1'b1, dma_waddr} - dma_raddr;\n\n  always @(posedge dma_clk) begin\n    if (dma_rst == 1'b1) begin\n      dma_addr_diff <= 'b0;\n      dma_raddr_m1 <= 'b0;\n      dma_raddr_m2 <= 'b0;\n      dma_raddr <= 'b0;\n      dma_ready_fifo <= 1'b0;\n    end else begin\n      dma_raddr_m1 <= dac_raddr_g;\n      dma_raddr_m2 <= dma_raddr_m1;\n      dma_raddr <= dma_raddr_g2b_s;\n      dma_addr_diff <= dma_addr_diff_s[ADDRESS_WIDTH-1:0];\n      if (dma_addr_diff >= FIFO_THRESHOLD_HI) begin\n        dma_ready_fifo <= 1'b0;\n      end else begin\n        dma_ready_fifo <= 1'b1;\n      end\n    end\n  end\n\n  ad_g2b #(\n    .DATA_WIDTH (ADDRESS_WIDTH))\n  i_dma_raddr_g2b (\n    .din (dma_raddr_m2),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[117, "    if (dma_rst == 1'b1) begin\n"]], "Add": [[117, "    if (dma_rst_int_s == 1'b1) begin\n"]]}}