ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB132:
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** 
  24:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_hal_msp.c **** 
  26:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch1;
  28:Core/Src/stm32l4xx_hal_msp.c **** 
  29:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_up;
  30:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch2_ch4;
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  59:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  60:Core/Src/stm32l4xx_hal_msp.c **** 
  61:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  62:Core/Src/stm32l4xx_hal_msp.c **** 
  63:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/stm32l4xx_hal_msp.c **** 
  65:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  66:Core/Src/stm32l4xx_hal_msp.c **** /**
  67:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  68:Core/Src/stm32l4xx_hal_msp.c ****   */
  69:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  70:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 70 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  71:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  72:Core/Src/stm32l4xx_hal_msp.c **** 
  73:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  74:Core/Src/stm32l4xx_hal_msp.c **** 
  75:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 75 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 75 3 view .LVU2
  39              		.loc 1 75 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 3


  41 0004 1A6E     		ldr	r2, [r3, #96]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A66     		str	r2, [r3, #96]
  44              		.loc 1 75 3 view .LVU4
  45 000c 1A6E     		ldr	r2, [r3, #96]
  46 000e 02F00102 		and	r2, r2, #1
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 75 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 75 3 view .LVU6
  76:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 76 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 76 3 view .LVU8
  55              		.loc 1 76 3 view .LVU9
  56 0016 9A6D     		ldr	r2, [r3, #88]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c 9A65     		str	r2, [r3, #88]
  59              		.loc 1 76 3 view .LVU10
  60 001e 9B6D     		ldr	r3, [r3, #88]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 76 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 76 3 view .LVU12
  77:Core/Src/stm32l4xx_hal_msp.c **** 
  78:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  79:Core/Src/stm32l4xx_hal_msp.c **** 
  80:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32l4xx_hal_msp.c **** 
  82:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32l4xx_hal_msp.c **** }
  67              		.loc 1 83 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE132:
  79              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_SPI_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_SPI_MspInit:
  87              	.LVL0:
  88              	.LFB133:
  84:Core/Src/stm32l4xx_hal_msp.c **** 
  85:Core/Src/stm32l4xx_hal_msp.c **** /**
  86:Core/Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP Initialization
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 4


  87:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
  89:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32l4xx_hal_msp.c **** */
  91:Core/Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  92:Core/Src/stm32l4xx_hal_msp.c **** {
  89              		.loc 1 92 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 92 1 is_stmt 0 view .LVU15
  94 0000 00B5     		push	{lr}
  95              		.cfi_def_cfa_offset 4
  96              		.cfi_offset 14, -4
  97 0002 89B0     		sub	sp, sp, #36
  98              		.cfi_def_cfa_offset 40
  93:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  99              		.loc 1 93 3 is_stmt 1 view .LVU16
 100              		.loc 1 93 20 is_stmt 0 view .LVU17
 101 0004 0023     		movs	r3, #0
 102 0006 0393     		str	r3, [sp, #12]
 103 0008 0493     		str	r3, [sp, #16]
 104 000a 0593     		str	r3, [sp, #20]
 105 000c 0693     		str	r3, [sp, #24]
 106 000e 0793     		str	r3, [sp, #28]
  94:Core/Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 107              		.loc 1 94 3 is_stmt 1 view .LVU18
 108              		.loc 1 94 10 is_stmt 0 view .LVU19
 109 0010 0268     		ldr	r2, [r0]
 110              		.loc 1 94 5 view .LVU20
 111 0012 144B     		ldr	r3, .L9
 112 0014 9A42     		cmp	r2, r3
 113 0016 02D0     		beq	.L8
 114              	.LVL1:
 115              	.L5:
  95:Core/Src/stm32l4xx_hal_msp.c ****   {
  96:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  97:Core/Src/stm32l4xx_hal_msp.c **** 
  98:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
  99:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 101:Core/Src/stm32l4xx_hal_msp.c **** 
 102:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 103:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 104:Core/Src/stm32l4xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 105:Core/Src/stm32l4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 106:Core/Src/stm32l4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 107:Core/Src/stm32l4xx_hal_msp.c ****     */
 108:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 109:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 110:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 113:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 114:Core/Src/stm32l4xx_hal_msp.c **** 
 115:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 116:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 5


 117:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 118:Core/Src/stm32l4xx_hal_msp.c ****   }
 119:Core/Src/stm32l4xx_hal_msp.c **** 
 120:Core/Src/stm32l4xx_hal_msp.c **** }
 116              		.loc 1 120 1 view .LVU21
 117 0018 09B0     		add	sp, sp, #36
 118              		.cfi_remember_state
 119              		.cfi_def_cfa_offset 4
 120              		@ sp needed
 121 001a 5DF804FB 		ldr	pc, [sp], #4
 122              	.LVL2:
 123              	.L8:
 124              		.cfi_restore_state
 100:Core/Src/stm32l4xx_hal_msp.c **** 
 125              		.loc 1 100 5 is_stmt 1 view .LVU22
 126              	.LBB4:
 100:Core/Src/stm32l4xx_hal_msp.c **** 
 127              		.loc 1 100 5 view .LVU23
 100:Core/Src/stm32l4xx_hal_msp.c **** 
 128              		.loc 1 100 5 view .LVU24
 129 001e 03F5EC33 		add	r3, r3, #120832
 130 0022 9A6D     		ldr	r2, [r3, #88]
 131 0024 42F48042 		orr	r2, r2, #16384
 132 0028 9A65     		str	r2, [r3, #88]
 100:Core/Src/stm32l4xx_hal_msp.c **** 
 133              		.loc 1 100 5 view .LVU25
 134 002a 9A6D     		ldr	r2, [r3, #88]
 135 002c 02F48042 		and	r2, r2, #16384
 136 0030 0192     		str	r2, [sp, #4]
 100:Core/Src/stm32l4xx_hal_msp.c **** 
 137              		.loc 1 100 5 view .LVU26
 138 0032 019A     		ldr	r2, [sp, #4]
 139              	.LBE4:
 100:Core/Src/stm32l4xx_hal_msp.c **** 
 140              		.loc 1 100 5 view .LVU27
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 141              		.loc 1 102 5 view .LVU28
 142              	.LBB5:
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 143              		.loc 1 102 5 view .LVU29
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 144              		.loc 1 102 5 view .LVU30
 145 0034 DA6C     		ldr	r2, [r3, #76]
 146 0036 42F00202 		orr	r2, r2, #2
 147 003a DA64     		str	r2, [r3, #76]
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 148              		.loc 1 102 5 view .LVU31
 149 003c DB6C     		ldr	r3, [r3, #76]
 150 003e 03F00203 		and	r3, r3, #2
 151 0042 0293     		str	r3, [sp, #8]
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 152              		.loc 1 102 5 view .LVU32
 153 0044 029B     		ldr	r3, [sp, #8]
 154              	.LBE5:
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 155              		.loc 1 102 5 view .LVU33
 108:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 6


 156              		.loc 1 108 5 view .LVU34
 108:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 157              		.loc 1 108 25 is_stmt 0 view .LVU35
 158 0046 4FF46043 		mov	r3, #57344
 159 004a 0393     		str	r3, [sp, #12]
 109:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 109 5 is_stmt 1 view .LVU36
 109:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 109 26 is_stmt 0 view .LVU37
 162 004c 0223     		movs	r3, #2
 163 004e 0493     		str	r3, [sp, #16]
 110:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 164              		.loc 1 110 5 is_stmt 1 view .LVU38
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 165              		.loc 1 111 5 view .LVU39
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 166              		.loc 1 111 27 is_stmt 0 view .LVU40
 167 0050 0323     		movs	r3, #3
 168 0052 0693     		str	r3, [sp, #24]
 112:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 169              		.loc 1 112 5 is_stmt 1 view .LVU41
 112:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 170              		.loc 1 112 31 is_stmt 0 view .LVU42
 171 0054 0523     		movs	r3, #5
 172 0056 0793     		str	r3, [sp, #28]
 113:Core/Src/stm32l4xx_hal_msp.c **** 
 173              		.loc 1 113 5 is_stmt 1 view .LVU43
 174 0058 03A9     		add	r1, sp, #12
 175 005a 0348     		ldr	r0, .L9+4
 176              	.LVL3:
 113:Core/Src/stm32l4xx_hal_msp.c **** 
 177              		.loc 1 113 5 is_stmt 0 view .LVU44
 178 005c FFF7FEFF 		bl	HAL_GPIO_Init
 179              	.LVL4:
 180              		.loc 1 120 1 view .LVU45
 181 0060 DAE7     		b	.L5
 182              	.L10:
 183 0062 00BF     		.align	2
 184              	.L9:
 185 0064 00380040 		.word	1073756160
 186 0068 00040048 		.word	1207960576
 187              		.cfi_endproc
 188              	.LFE133:
 190              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 191              		.align	1
 192              		.global	HAL_SPI_MspDeInit
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 197              	HAL_SPI_MspDeInit:
 198              	.LVL5:
 199              	.LFB134:
 121:Core/Src/stm32l4xx_hal_msp.c **** 
 122:Core/Src/stm32l4xx_hal_msp.c **** /**
 123:Core/Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 124:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 125:Core/Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 7


 126:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 127:Core/Src/stm32l4xx_hal_msp.c **** */
 128:Core/Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 129:Core/Src/stm32l4xx_hal_msp.c **** {
 200              		.loc 1 129 1 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204              		.loc 1 129 1 is_stmt 0 view .LVU47
 205 0000 08B5     		push	{r3, lr}
 206              		.cfi_def_cfa_offset 8
 207              		.cfi_offset 3, -8
 208              		.cfi_offset 14, -4
 130:Core/Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 209              		.loc 1 130 3 is_stmt 1 view .LVU48
 210              		.loc 1 130 10 is_stmt 0 view .LVU49
 211 0002 0268     		ldr	r2, [r0]
 212              		.loc 1 130 5 view .LVU50
 213 0004 074B     		ldr	r3, .L15
 214 0006 9A42     		cmp	r2, r3
 215 0008 00D0     		beq	.L14
 216              	.LVL6:
 217              	.L11:
 131:Core/Src/stm32l4xx_hal_msp.c ****   {
 132:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 133:Core/Src/stm32l4xx_hal_msp.c **** 
 134:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 135:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 136:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 137:Core/Src/stm32l4xx_hal_msp.c **** 
 138:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 139:Core/Src/stm32l4xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 140:Core/Src/stm32l4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 141:Core/Src/stm32l4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 142:Core/Src/stm32l4xx_hal_msp.c ****     */
 143:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 144:Core/Src/stm32l4xx_hal_msp.c **** 
 145:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 148:Core/Src/stm32l4xx_hal_msp.c ****   }
 149:Core/Src/stm32l4xx_hal_msp.c **** 
 150:Core/Src/stm32l4xx_hal_msp.c **** }
 218              		.loc 1 150 1 view .LVU51
 219 000a 08BD     		pop	{r3, pc}
 220              	.LVL7:
 221              	.L14:
 136:Core/Src/stm32l4xx_hal_msp.c **** 
 222              		.loc 1 136 5 is_stmt 1 view .LVU52
 223 000c 064A     		ldr	r2, .L15+4
 224 000e 936D     		ldr	r3, [r2, #88]
 225 0010 23F48043 		bic	r3, r3, #16384
 226 0014 9365     		str	r3, [r2, #88]
 143:Core/Src/stm32l4xx_hal_msp.c **** 
 227              		.loc 1 143 5 view .LVU53
 228 0016 4FF46041 		mov	r1, #57344
 229 001a 0448     		ldr	r0, .L15+8
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 8


 230              	.LVL8:
 143:Core/Src/stm32l4xx_hal_msp.c **** 
 231              		.loc 1 143 5 is_stmt 0 view .LVU54
 232 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 233              	.LVL9:
 234              		.loc 1 150 1 view .LVU55
 235 0020 F3E7     		b	.L11
 236              	.L16:
 237 0022 00BF     		.align	2
 238              	.L15:
 239 0024 00380040 		.word	1073756160
 240 0028 00100240 		.word	1073876992
 241 002c 00040048 		.word	1207960576
 242              		.cfi_endproc
 243              	.LFE134:
 245              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 246              		.align	1
 247              		.global	HAL_TIM_OC_MspInit
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 252              	HAL_TIM_OC_MspInit:
 253              	.LVL10:
 254              	.LFB135:
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 152:Core/Src/stm32l4xx_hal_msp.c **** /**
 153:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_OC MSP Initialization
 154:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 155:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 156:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 157:Core/Src/stm32l4xx_hal_msp.c **** */
 158:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
 159:Core/Src/stm32l4xx_hal_msp.c **** {
 255              		.loc 1 159 1 is_stmt 1 view -0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 8
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259              		@ link register save eliminated.
 160:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_oc->Instance==TIM1)
 260              		.loc 1 160 3 view .LVU57
 261              		.loc 1 160 13 is_stmt 0 view .LVU58
 262 0000 0268     		ldr	r2, [r0]
 263              		.loc 1 160 5 view .LVU59
 264 0002 094B     		ldr	r3, .L24
 265 0004 9A42     		cmp	r2, r3
 266 0006 00D0     		beq	.L23
 267 0008 7047     		bx	lr
 268              	.L23:
 159:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_oc->Instance==TIM1)
 269              		.loc 1 159 1 view .LVU60
 270 000a 82B0     		sub	sp, sp, #8
 271              		.cfi_def_cfa_offset 8
 161:Core/Src/stm32l4xx_hal_msp.c ****   {
 162:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 163:Core/Src/stm32l4xx_hal_msp.c **** 
 164:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 165:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 9


 166:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 272              		.loc 1 166 5 is_stmt 1 view .LVU61
 273              	.LBB6:
 274              		.loc 1 166 5 view .LVU62
 275              		.loc 1 166 5 view .LVU63
 276 000c 03F56443 		add	r3, r3, #58368
 277 0010 1A6E     		ldr	r2, [r3, #96]
 278 0012 42F40062 		orr	r2, r2, #2048
 279 0016 1A66     		str	r2, [r3, #96]
 280              		.loc 1 166 5 view .LVU64
 281 0018 1B6E     		ldr	r3, [r3, #96]
 282 001a 03F40063 		and	r3, r3, #2048
 283 001e 0193     		str	r3, [sp, #4]
 284              		.loc 1 166 5 view .LVU65
 285 0020 019B     		ldr	r3, [sp, #4]
 286              	.LBE6:
 287              		.loc 1 166 5 view .LVU66
 167:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 168:Core/Src/stm32l4xx_hal_msp.c **** 
 169:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 170:Core/Src/stm32l4xx_hal_msp.c ****   }
 171:Core/Src/stm32l4xx_hal_msp.c **** 
 172:Core/Src/stm32l4xx_hal_msp.c **** }
 288              		.loc 1 172 1 is_stmt 0 view .LVU67
 289 0022 02B0     		add	sp, sp, #8
 290              		.cfi_def_cfa_offset 0
 291              		@ sp needed
 292 0024 7047     		bx	lr
 293              	.L25:
 294 0026 00BF     		.align	2
 295              	.L24:
 296 0028 002C0140 		.word	1073818624
 297              		.cfi_endproc
 298              	.LFE135:
 300              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 301              		.align	1
 302              		.global	HAL_TIM_PWM_MspInit
 303              		.syntax unified
 304              		.thumb
 305              		.thumb_func
 307              	HAL_TIM_PWM_MspInit:
 308              	.LVL11:
 309              	.LFB136:
 173:Core/Src/stm32l4xx_hal_msp.c **** 
 174:Core/Src/stm32l4xx_hal_msp.c **** /**
 175:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 176:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 177:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 178:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 179:Core/Src/stm32l4xx_hal_msp.c **** */
 180:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 181:Core/Src/stm32l4xx_hal_msp.c **** {
 310              		.loc 1 181 1 is_stmt 1 view -0
 311              		.cfi_startproc
 312              		@ args = 0, pretend = 0, frame = 8
 313              		@ frame_needed = 0, uses_anonymous_args = 0
 182:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 10


 314              		.loc 1 182 3 view .LVU69
 315              		.loc 1 182 14 is_stmt 0 view .LVU70
 316 0000 0368     		ldr	r3, [r0]
 317              		.loc 1 182 5 view .LVU71
 318 0002 B3F1804F 		cmp	r3, #1073741824
 319 0006 00D0     		beq	.L35
 320 0008 7047     		bx	lr
 321              	.L35:
 181:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 322              		.loc 1 181 1 view .LVU72
 323 000a 10B5     		push	{r4, lr}
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 4, -8
 326              		.cfi_offset 14, -4
 327 000c 82B0     		sub	sp, sp, #8
 328              		.cfi_def_cfa_offset 16
 329 000e 0446     		mov	r4, r0
 183:Core/Src/stm32l4xx_hal_msp.c ****   {
 184:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 185:Core/Src/stm32l4xx_hal_msp.c **** 
 186:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 187:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 188:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 330              		.loc 1 188 5 is_stmt 1 view .LVU73
 331              	.LBB7:
 332              		.loc 1 188 5 view .LVU74
 333              		.loc 1 188 5 view .LVU75
 334 0010 03F50433 		add	r3, r3, #135168
 335 0014 9A6D     		ldr	r2, [r3, #88]
 336 0016 42F00102 		orr	r2, r2, #1
 337 001a 9A65     		str	r2, [r3, #88]
 338              		.loc 1 188 5 view .LVU76
 339 001c 9B6D     		ldr	r3, [r3, #88]
 340 001e 03F00103 		and	r3, r3, #1
 341 0022 0193     		str	r3, [sp, #4]
 342              		.loc 1 188 5 view .LVU77
 343 0024 019B     		ldr	r3, [sp, #4]
 344              	.LBE7:
 345              		.loc 1 188 5 view .LVU78
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 190:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM2 DMA Init */
 191:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM2_CH1 Init */
 192:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch1.Instance = DMA1_Channel5;
 346              		.loc 1 192 5 view .LVU79
 347              		.loc 1 192 28 is_stmt 0 view .LVU80
 348 0026 3448     		ldr	r0, .L39
 349              	.LVL12:
 350              		.loc 1 192 28 view .LVU81
 351 0028 344B     		ldr	r3, .L39+4
 352 002a 0360     		str	r3, [r0]
 193:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Request = DMA_REQUEST_4;
 353              		.loc 1 193 5 is_stmt 1 view .LVU82
 354              		.loc 1 193 32 is_stmt 0 view .LVU83
 355 002c 0423     		movs	r3, #4
 356 002e 4360     		str	r3, [r0, #4]
 194:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 357              		.loc 1 194 5 is_stmt 1 view .LVU84
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 11


 358              		.loc 1 194 34 is_stmt 0 view .LVU85
 359 0030 1023     		movs	r3, #16
 360 0032 8360     		str	r3, [r0, #8]
 195:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 361              		.loc 1 195 5 is_stmt 1 view .LVU86
 362              		.loc 1 195 34 is_stmt 0 view .LVU87
 363 0034 0023     		movs	r3, #0
 364 0036 C360     		str	r3, [r0, #12]
 196:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 365              		.loc 1 196 5 is_stmt 1 view .LVU88
 366              		.loc 1 196 31 is_stmt 0 view .LVU89
 367 0038 8023     		movs	r3, #128
 368 003a 0361     		str	r3, [r0, #16]
 197:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 369              		.loc 1 197 5 is_stmt 1 view .LVU90
 370              		.loc 1 197 44 is_stmt 0 view .LVU91
 371 003c 4FF40073 		mov	r3, #512
 372 0040 4361     		str	r3, [r0, #20]
 198:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 373              		.loc 1 198 5 is_stmt 1 view .LVU92
 374              		.loc 1 198 41 is_stmt 0 view .LVU93
 375 0042 4FF40063 		mov	r3, #2048
 376 0046 8361     		str	r3, [r0, #24]
 199:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 377              		.loc 1 199 5 is_stmt 1 view .LVU94
 378              		.loc 1 199 29 is_stmt 0 view .LVU95
 379 0048 2023     		movs	r3, #32
 380 004a C361     		str	r3, [r0, #28]
 200:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 381              		.loc 1 200 5 is_stmt 1 view .LVU96
 382              		.loc 1 200 33 is_stmt 0 view .LVU97
 383 004c 4FF44053 		mov	r3, #12288
 384 0050 0362     		str	r3, [r0, #32]
 201:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 385              		.loc 1 201 5 is_stmt 1 view .LVU98
 386              		.loc 1 201 9 is_stmt 0 view .LVU99
 387 0052 FFF7FEFF 		bl	HAL_DMA_Init
 388              	.LVL13:
 389              		.loc 1 201 8 view .LVU100
 390 0056 0028     		cmp	r0, #0
 391 0058 45D1     		bne	.L36
 392              	.L28:
 202:Core/Src/stm32l4xx_hal_msp.c ****     {
 203:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 204:Core/Src/stm32l4xx_hal_msp.c ****     }
 205:Core/Src/stm32l4xx_hal_msp.c **** 
 206:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 393              		.loc 1 206 5 is_stmt 1 view .LVU101
 394              		.loc 1 206 5 view .LVU102
 395 005a 274B     		ldr	r3, .L39
 396 005c 6362     		str	r3, [r4, #36]
 397              		.loc 1 206 5 view .LVU103
 398 005e 9C62     		str	r4, [r3, #40]
 399              		.loc 1 206 5 view .LVU104
 207:Core/Src/stm32l4xx_hal_msp.c **** 
 208:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM2_UP Init */
 209:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_up.Instance = DMA1_Channel2;
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 12


 400              		.loc 1 209 5 view .LVU105
 401              		.loc 1 209 27 is_stmt 0 view .LVU106
 402 0060 2748     		ldr	r0, .L39+8
 403 0062 284B     		ldr	r3, .L39+12
 404 0064 0360     		str	r3, [r0]
 210:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_up.Init.Request = DMA_REQUEST_4;
 405              		.loc 1 210 5 is_stmt 1 view .LVU107
 406              		.loc 1 210 31 is_stmt 0 view .LVU108
 407 0066 0423     		movs	r3, #4
 408 0068 4360     		str	r3, [r0, #4]
 211:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 409              		.loc 1 211 5 is_stmt 1 view .LVU109
 410              		.loc 1 211 33 is_stmt 0 view .LVU110
 411 006a 1023     		movs	r3, #16
 412 006c 8360     		str	r3, [r0, #8]
 212:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
 413              		.loc 1 212 5 is_stmt 1 view .LVU111
 414              		.loc 1 212 33 is_stmt 0 view .LVU112
 415 006e 0023     		movs	r3, #0
 416 0070 C360     		str	r3, [r0, #12]
 213:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_up.Init.MemInc = DMA_MINC_ENABLE;
 417              		.loc 1 213 5 is_stmt 1 view .LVU113
 418              		.loc 1 213 30 is_stmt 0 view .LVU114
 419 0072 8023     		movs	r3, #128
 420 0074 0361     		str	r3, [r0, #16]
 214:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 421              		.loc 1 214 5 is_stmt 1 view .LVU115
 422              		.loc 1 214 43 is_stmt 0 view .LVU116
 423 0076 4FF40073 		mov	r3, #512
 424 007a 4361     		str	r3, [r0, #20]
 215:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 425              		.loc 1 215 5 is_stmt 1 view .LVU117
 426              		.loc 1 215 40 is_stmt 0 view .LVU118
 427 007c 4FF40063 		mov	r3, #2048
 428 0080 8361     		str	r3, [r0, #24]
 216:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 429              		.loc 1 216 5 is_stmt 1 view .LVU119
 430              		.loc 1 216 28 is_stmt 0 view .LVU120
 431 0082 2023     		movs	r3, #32
 432 0084 C361     		str	r3, [r0, #28]
 217:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 433              		.loc 1 217 5 is_stmt 1 view .LVU121
 434              		.loc 1 217 32 is_stmt 0 view .LVU122
 435 0086 4FF44053 		mov	r3, #12288
 436 008a 0362     		str	r3, [r0, #32]
 218:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 437              		.loc 1 218 5 is_stmt 1 view .LVU123
 438              		.loc 1 218 9 is_stmt 0 view .LVU124
 439 008c FFF7FEFF 		bl	HAL_DMA_Init
 440              	.LVL14:
 441              		.loc 1 218 8 view .LVU125
 442 0090 60BB     		cbnz	r0, .L37
 443              	.L29:
 219:Core/Src/stm32l4xx_hal_msp.c ****     {
 220:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 221:Core/Src/stm32l4xx_hal_msp.c ****     }
 222:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 13


 223:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 444              		.loc 1 223 5 is_stmt 1 view .LVU126
 445              		.loc 1 223 5 view .LVU127
 446 0092 1B4B     		ldr	r3, .L39+8
 447 0094 2362     		str	r3, [r4, #32]
 448              		.loc 1 223 5 view .LVU128
 449 0096 9C62     		str	r4, [r3, #40]
 450              		.loc 1 223 5 view .LVU129
 224:Core/Src/stm32l4xx_hal_msp.c **** 
 225:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM2_CH2_CH4 Init */
 226:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 451              		.loc 1 226 5 view .LVU130
 452              		.loc 1 226 32 is_stmt 0 view .LVU131
 453 0098 1B48     		ldr	r0, .L39+16
 454 009a 1C4B     		ldr	r3, .L39+20
 455 009c 0360     		str	r3, [r0]
 227:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 456              		.loc 1 227 5 is_stmt 1 view .LVU132
 457              		.loc 1 227 36 is_stmt 0 view .LVU133
 458 009e 0423     		movs	r3, #4
 459 00a0 4360     		str	r3, [r0, #4]
 228:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 460              		.loc 1 228 5 is_stmt 1 view .LVU134
 461              		.loc 1 228 38 is_stmt 0 view .LVU135
 462 00a2 1023     		movs	r3, #16
 463 00a4 8360     		str	r3, [r0, #8]
 229:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 464              		.loc 1 229 5 is_stmt 1 view .LVU136
 465              		.loc 1 229 38 is_stmt 0 view .LVU137
 466 00a6 0023     		movs	r3, #0
 467 00a8 C360     		str	r3, [r0, #12]
 230:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 468              		.loc 1 230 5 is_stmt 1 view .LVU138
 469              		.loc 1 230 35 is_stmt 0 view .LVU139
 470 00aa 8023     		movs	r3, #128
 471 00ac 0361     		str	r3, [r0, #16]
 231:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 472              		.loc 1 231 5 is_stmt 1 view .LVU140
 473              		.loc 1 231 48 is_stmt 0 view .LVU141
 474 00ae 4FF40073 		mov	r3, #512
 475 00b2 4361     		str	r3, [r0, #20]
 232:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 476              		.loc 1 232 5 is_stmt 1 view .LVU142
 477              		.loc 1 232 45 is_stmt 0 view .LVU143
 478 00b4 4FF40063 		mov	r3, #2048
 479 00b8 8361     		str	r3, [r0, #24]
 233:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 480              		.loc 1 233 5 is_stmt 1 view .LVU144
 481              		.loc 1 233 33 is_stmt 0 view .LVU145
 482 00ba 2023     		movs	r3, #32
 483 00bc C361     		str	r3, [r0, #28]
 234:Core/Src/stm32l4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 484              		.loc 1 234 5 is_stmt 1 view .LVU146
 485              		.loc 1 234 37 is_stmt 0 view .LVU147
 486 00be 4FF44053 		mov	r3, #12288
 487 00c2 0362     		str	r3, [r0, #32]
 235:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 14


 488              		.loc 1 235 5 is_stmt 1 view .LVU148
 489              		.loc 1 235 9 is_stmt 0 view .LVU149
 490 00c4 FFF7FEFF 		bl	HAL_DMA_Init
 491              	.LVL15:
 492              		.loc 1 235 8 view .LVU150
 493 00c8 98B9     		cbnz	r0, .L38
 494              	.L30:
 236:Core/Src/stm32l4xx_hal_msp.c ****     {
 237:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 238:Core/Src/stm32l4xx_hal_msp.c ****     }
 239:Core/Src/stm32l4xx_hal_msp.c **** 
 240:Core/Src/stm32l4xx_hal_msp.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 241:Core/Src/stm32l4xx_hal_msp.c ****      Be aware that there is only one channel to perform all the requested DMAs. */
 242:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 495              		.loc 1 242 5 is_stmt 1 view .LVU151
 496              		.loc 1 242 5 view .LVU152
 497 00ca 0F4B     		ldr	r3, .L39+16
 498 00cc A362     		str	r3, [r4, #40]
 499              		.loc 1 242 5 view .LVU153
 500 00ce 9C62     		str	r4, [r3, #40]
 501              		.loc 1 242 5 view .LVU154
 243:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 502              		.loc 1 243 5 view .LVU155
 503              		.loc 1 243 5 view .LVU156
 504 00d0 2363     		str	r3, [r4, #48]
 505              		.loc 1 243 5 view .LVU157
 506              		.loc 1 243 5 view .LVU158
 244:Core/Src/stm32l4xx_hal_msp.c **** 
 245:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 246:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 507              		.loc 1 246 5 view .LVU159
 508 00d2 0022     		movs	r2, #0
 509 00d4 1146     		mov	r1, r2
 510 00d6 1C20     		movs	r0, #28
 511 00d8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 512              	.LVL16:
 247:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 513              		.loc 1 247 5 view .LVU160
 514 00dc 1C20     		movs	r0, #28
 515 00de FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 516              	.LVL17:
 248:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 249:Core/Src/stm32l4xx_hal_msp.c **** 
 250:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 251:Core/Src/stm32l4xx_hal_msp.c ****   }
 252:Core/Src/stm32l4xx_hal_msp.c **** 
 253:Core/Src/stm32l4xx_hal_msp.c **** }
 517              		.loc 1 253 1 is_stmt 0 view .LVU161
 518 00e2 02B0     		add	sp, sp, #8
 519              		.cfi_remember_state
 520              		.cfi_def_cfa_offset 8
 521              		@ sp needed
 522 00e4 10BD     		pop	{r4, pc}
 523              	.LVL18:
 524              	.L36:
 525              		.cfi_restore_state
 203:Core/Src/stm32l4xx_hal_msp.c ****     }
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 15


 526              		.loc 1 203 7 is_stmt 1 view .LVU162
 527 00e6 FFF7FEFF 		bl	Error_Handler
 528              	.LVL19:
 529 00ea B6E7     		b	.L28
 530              	.L37:
 220:Core/Src/stm32l4xx_hal_msp.c ****     }
 531              		.loc 1 220 7 view .LVU163
 532 00ec FFF7FEFF 		bl	Error_Handler
 533              	.LVL20:
 534 00f0 CFE7     		b	.L29
 535              	.L38:
 237:Core/Src/stm32l4xx_hal_msp.c ****     }
 536              		.loc 1 237 7 view .LVU164
 537 00f2 FFF7FEFF 		bl	Error_Handler
 538              	.LVL21:
 539 00f6 E8E7     		b	.L30
 540              	.L40:
 541              		.align	2
 542              	.L39:
 543 00f8 00000000 		.word	hdma_tim2_ch1
 544 00fc 58000240 		.word	1073872984
 545 0100 00000000 		.word	hdma_tim2_up
 546 0104 1C000240 		.word	1073872924
 547 0108 00000000 		.word	hdma_tim2_ch2_ch4
 548 010c 80000240 		.word	1073873024
 549              		.cfi_endproc
 550              	.LFE136:
 552              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 553              		.align	1
 554              		.global	HAL_TIM_OC_MspDeInit
 555              		.syntax unified
 556              		.thumb
 557              		.thumb_func
 559              	HAL_TIM_OC_MspDeInit:
 560              	.LVL22:
 561              	.LFB137:
 254:Core/Src/stm32l4xx_hal_msp.c **** 
 255:Core/Src/stm32l4xx_hal_msp.c **** /**
 256:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_OC MSP De-Initialization
 257:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 258:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 259:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 260:Core/Src/stm32l4xx_hal_msp.c **** */
 261:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef* htim_oc)
 262:Core/Src/stm32l4xx_hal_msp.c **** {
 562              		.loc 1 262 1 view -0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566              		@ link register save eliminated.
 263:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_oc->Instance==TIM1)
 567              		.loc 1 263 3 view .LVU166
 568              		.loc 1 263 13 is_stmt 0 view .LVU167
 569 0000 0268     		ldr	r2, [r0]
 570              		.loc 1 263 5 view .LVU168
 571 0002 054B     		ldr	r3, .L44
 572 0004 9A42     		cmp	r2, r3
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 16


 573 0006 00D0     		beq	.L43
 574              	.L41:
 264:Core/Src/stm32l4xx_hal_msp.c ****   {
 265:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 266:Core/Src/stm32l4xx_hal_msp.c **** 
 267:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 268:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 269:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 270:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 271:Core/Src/stm32l4xx_hal_msp.c **** 
 272:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 273:Core/Src/stm32l4xx_hal_msp.c ****   }
 274:Core/Src/stm32l4xx_hal_msp.c **** 
 275:Core/Src/stm32l4xx_hal_msp.c **** }
 575              		.loc 1 275 1 view .LVU169
 576 0008 7047     		bx	lr
 577              	.L43:
 269:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 578              		.loc 1 269 5 is_stmt 1 view .LVU170
 579 000a 044A     		ldr	r2, .L44+4
 580 000c 136E     		ldr	r3, [r2, #96]
 581 000e 23F40063 		bic	r3, r3, #2048
 582 0012 1366     		str	r3, [r2, #96]
 583              		.loc 1 275 1 is_stmt 0 view .LVU171
 584 0014 F8E7     		b	.L41
 585              	.L45:
 586 0016 00BF     		.align	2
 587              	.L44:
 588 0018 002C0140 		.word	1073818624
 589 001c 00100240 		.word	1073876992
 590              		.cfi_endproc
 591              	.LFE137:
 593              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 594              		.align	1
 595              		.global	HAL_TIM_PWM_MspDeInit
 596              		.syntax unified
 597              		.thumb
 598              		.thumb_func
 600              	HAL_TIM_PWM_MspDeInit:
 601              	.LVL23:
 602              	.LFB138:
 276:Core/Src/stm32l4xx_hal_msp.c **** 
 277:Core/Src/stm32l4xx_hal_msp.c **** /**
 278:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 279:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 280:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 281:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 282:Core/Src/stm32l4xx_hal_msp.c **** */
 283:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 284:Core/Src/stm32l4xx_hal_msp.c **** {
 603              		.loc 1 284 1 is_stmt 1 view -0
 604              		.cfi_startproc
 605              		@ args = 0, pretend = 0, frame = 0
 606              		@ frame_needed = 0, uses_anonymous_args = 0
 285:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 607              		.loc 1 285 3 view .LVU173
 608              		.loc 1 285 14 is_stmt 0 view .LVU174
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 17


 609 0000 0368     		ldr	r3, [r0]
 610              		.loc 1 285 5 view .LVU175
 611 0002 B3F1804F 		cmp	r3, #1073741824
 612 0006 00D0     		beq	.L52
 613 0008 7047     		bx	lr
 614              	.L52:
 284:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 615              		.loc 1 284 1 view .LVU176
 616 000a 10B5     		push	{r4, lr}
 617              		.cfi_def_cfa_offset 8
 618              		.cfi_offset 4, -8
 619              		.cfi_offset 14, -4
 620 000c 0446     		mov	r4, r0
 286:Core/Src/stm32l4xx_hal_msp.c ****   {
 287:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 288:Core/Src/stm32l4xx_hal_msp.c **** 
 289:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 290:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 291:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 621              		.loc 1 291 5 is_stmt 1 view .LVU177
 622 000e 0A4A     		ldr	r2, .L53
 623 0010 936D     		ldr	r3, [r2, #88]
 624 0012 23F00103 		bic	r3, r3, #1
 625 0016 9365     		str	r3, [r2, #88]
 292:Core/Src/stm32l4xx_hal_msp.c **** 
 293:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM2 DMA DeInit */
 294:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC1]);
 626              		.loc 1 294 5 view .LVU178
 627 0018 406A     		ldr	r0, [r0, #36]
 628              	.LVL24:
 629              		.loc 1 294 5 is_stmt 0 view .LVU179
 630 001a FFF7FEFF 		bl	HAL_DMA_DeInit
 631              	.LVL25:
 295:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_UPDATE]);
 632              		.loc 1 295 5 is_stmt 1 view .LVU180
 633 001e 206A     		ldr	r0, [r4, #32]
 634 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 635              	.LVL26:
 296:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC2]);
 636              		.loc 1 296 5 view .LVU181
 637 0024 A06A     		ldr	r0, [r4, #40]
 638 0026 FFF7FEFF 		bl	HAL_DMA_DeInit
 639              	.LVL27:
 297:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC4]);
 640              		.loc 1 297 5 view .LVU182
 641 002a 206B     		ldr	r0, [r4, #48]
 642 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 643              	.LVL28:
 298:Core/Src/stm32l4xx_hal_msp.c **** 
 299:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 300:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 644              		.loc 1 300 5 view .LVU183
 645 0030 1C20     		movs	r0, #28
 646 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 647              	.LVL29:
 301:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 302:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 18


 303:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 304:Core/Src/stm32l4xx_hal_msp.c ****   }
 305:Core/Src/stm32l4xx_hal_msp.c **** 
 306:Core/Src/stm32l4xx_hal_msp.c **** }
 648              		.loc 1 306 1 is_stmt 0 view .LVU184
 649 0036 10BD     		pop	{r4, pc}
 650              	.LVL30:
 651              	.L54:
 652              		.loc 1 306 1 view .LVU185
 653              		.align	2
 654              	.L53:
 655 0038 00100240 		.word	1073876992
 656              		.cfi_endproc
 657              	.LFE138:
 659              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 660              		.align	1
 661              		.global	HAL_UART_MspInit
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 666              	HAL_UART_MspInit:
 667              	.LVL31:
 668              	.LFB139:
 307:Core/Src/stm32l4xx_hal_msp.c **** 
 308:Core/Src/stm32l4xx_hal_msp.c **** /**
 309:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 310:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 311:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 312:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 313:Core/Src/stm32l4xx_hal_msp.c **** */
 314:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 315:Core/Src/stm32l4xx_hal_msp.c **** {
 669              		.loc 1 315 1 is_stmt 1 view -0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 136
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 673              		.loc 1 315 1 is_stmt 0 view .LVU187
 674 0000 10B5     		push	{r4, lr}
 675              		.cfi_def_cfa_offset 8
 676              		.cfi_offset 4, -8
 677              		.cfi_offset 14, -4
 678 0002 A2B0     		sub	sp, sp, #136
 679              		.cfi_def_cfa_offset 144
 680 0004 0446     		mov	r4, r0
 316:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 681              		.loc 1 316 3 is_stmt 1 view .LVU188
 682              		.loc 1 316 20 is_stmt 0 view .LVU189
 683 0006 0021     		movs	r1, #0
 684 0008 1D91     		str	r1, [sp, #116]
 685 000a 1E91     		str	r1, [sp, #120]
 686 000c 1F91     		str	r1, [sp, #124]
 687 000e 2091     		str	r1, [sp, #128]
 688 0010 2191     		str	r1, [sp, #132]
 317:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 689              		.loc 1 317 3 is_stmt 1 view .LVU190
 690              		.loc 1 317 28 is_stmt 0 view .LVU191
 691 0012 6022     		movs	r2, #96
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 19


 692 0014 05A8     		add	r0, sp, #20
 693              	.LVL32:
 694              		.loc 1 317 28 view .LVU192
 695 0016 FFF7FEFF 		bl	memset
 696              	.LVL33:
 318:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 697              		.loc 1 318 3 is_stmt 1 view .LVU193
 698              		.loc 1 318 11 is_stmt 0 view .LVU194
 699 001a 2368     		ldr	r3, [r4]
 700              		.loc 1 318 5 view .LVU195
 701 001c 384A     		ldr	r2, .L65
 702 001e 9342     		cmp	r3, r2
 703 0020 04D0     		beq	.L61
 319:Core/Src/stm32l4xx_hal_msp.c ****   {
 320:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 321:Core/Src/stm32l4xx_hal_msp.c **** 
 322:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 323:Core/Src/stm32l4xx_hal_msp.c **** 
 324:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 325:Core/Src/stm32l4xx_hal_msp.c ****   */
 326:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 327:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 328:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 329:Core/Src/stm32l4xx_hal_msp.c ****     {
 330:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 331:Core/Src/stm32l4xx_hal_msp.c ****     }
 332:Core/Src/stm32l4xx_hal_msp.c **** 
 333:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 334:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 335:Core/Src/stm32l4xx_hal_msp.c **** 
 336:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 337:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 338:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 339:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 340:Core/Src/stm32l4xx_hal_msp.c ****     */
 341:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 342:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 343:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 344:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 345:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 346:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 347:Core/Src/stm32l4xx_hal_msp.c **** 
 348:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 interrupt Init */
 349:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 350:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 351:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 352:Core/Src/stm32l4xx_hal_msp.c **** 
 353:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 354:Core/Src/stm32l4xx_hal_msp.c ****   }
 355:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 704              		.loc 1 355 8 is_stmt 1 view .LVU196
 705              		.loc 1 355 10 is_stmt 0 view .LVU197
 706 0022 384A     		ldr	r2, .L65+4
 707 0024 9342     		cmp	r3, r2
 708 0026 36D0     		beq	.L62
 709              	.LVL34:
 710              	.L55:
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 20


 356:Core/Src/stm32l4xx_hal_msp.c ****   {
 357:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 358:Core/Src/stm32l4xx_hal_msp.c **** 
 359:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 360:Core/Src/stm32l4xx_hal_msp.c **** 
 361:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 362:Core/Src/stm32l4xx_hal_msp.c ****   */
 363:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 364:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 365:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 366:Core/Src/stm32l4xx_hal_msp.c ****     {
 367:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 368:Core/Src/stm32l4xx_hal_msp.c ****     }
 369:Core/Src/stm32l4xx_hal_msp.c **** 
 370:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 371:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 372:Core/Src/stm32l4xx_hal_msp.c **** 
 373:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 374:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 375:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 376:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 377:Core/Src/stm32l4xx_hal_msp.c ****     */
 378:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 379:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 380:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 381:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 382:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 383:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 384:Core/Src/stm32l4xx_hal_msp.c **** 
 385:Core/Src/stm32l4xx_hal_msp.c ****     /* USART2 interrupt Init */
 386:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 387:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 388:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 389:Core/Src/stm32l4xx_hal_msp.c **** 
 390:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 391:Core/Src/stm32l4xx_hal_msp.c ****   }
 392:Core/Src/stm32l4xx_hal_msp.c **** 
 393:Core/Src/stm32l4xx_hal_msp.c **** }
 711              		.loc 1 393 1 view .LVU198
 712 0028 22B0     		add	sp, sp, #136
 713              		.cfi_remember_state
 714              		.cfi_def_cfa_offset 8
 715              		@ sp needed
 716 002a 10BD     		pop	{r4, pc}
 717              	.LVL35:
 718              	.L61:
 719              		.cfi_restore_state
 326:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 720              		.loc 1 326 5 is_stmt 1 view .LVU199
 326:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 721              		.loc 1 326 40 is_stmt 0 view .LVU200
 722 002c 0123     		movs	r3, #1
 723 002e 0593     		str	r3, [sp, #20]
 327:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 724              		.loc 1 327 5 is_stmt 1 view .LVU201
 328:Core/Src/stm32l4xx_hal_msp.c ****     {
 725              		.loc 1 328 5 view .LVU202
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 21


 328:Core/Src/stm32l4xx_hal_msp.c ****     {
 726              		.loc 1 328 9 is_stmt 0 view .LVU203
 727 0030 05A8     		add	r0, sp, #20
 728 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 729              	.LVL36:
 328:Core/Src/stm32l4xx_hal_msp.c ****     {
 730              		.loc 1 328 8 view .LVU204
 731 0036 58BB     		cbnz	r0, .L63
 732              	.L57:
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 733              		.loc 1 334 5 is_stmt 1 view .LVU205
 734              	.LBB8:
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 735              		.loc 1 334 5 view .LVU206
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 736              		.loc 1 334 5 view .LVU207
 737 0038 334B     		ldr	r3, .L65+8
 738 003a 1A6E     		ldr	r2, [r3, #96]
 739 003c 42F48042 		orr	r2, r2, #16384
 740 0040 1A66     		str	r2, [r3, #96]
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 741              		.loc 1 334 5 view .LVU208
 742 0042 1A6E     		ldr	r2, [r3, #96]
 743 0044 02F48042 		and	r2, r2, #16384
 744 0048 0192     		str	r2, [sp, #4]
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 745              		.loc 1 334 5 view .LVU209
 746 004a 019A     		ldr	r2, [sp, #4]
 747              	.LBE8:
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 748              		.loc 1 334 5 view .LVU210
 336:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 749              		.loc 1 336 5 view .LVU211
 750              	.LBB9:
 336:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 751              		.loc 1 336 5 view .LVU212
 336:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 752              		.loc 1 336 5 view .LVU213
 753 004c DA6C     		ldr	r2, [r3, #76]
 754 004e 42F00102 		orr	r2, r2, #1
 755 0052 DA64     		str	r2, [r3, #76]
 336:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 756              		.loc 1 336 5 view .LVU214
 757 0054 DB6C     		ldr	r3, [r3, #76]
 758 0056 03F00103 		and	r3, r3, #1
 759 005a 0293     		str	r3, [sp, #8]
 336:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 760              		.loc 1 336 5 view .LVU215
 761 005c 029B     		ldr	r3, [sp, #8]
 762              	.LBE9:
 336:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 763              		.loc 1 336 5 view .LVU216
 341:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 764              		.loc 1 341 5 view .LVU217
 341:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 765              		.loc 1 341 25 is_stmt 0 view .LVU218
 766 005e 4FF4C063 		mov	r3, #1536
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 22


 767 0062 1D93     		str	r3, [sp, #116]
 342:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 768              		.loc 1 342 5 is_stmt 1 view .LVU219
 342:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 769              		.loc 1 342 26 is_stmt 0 view .LVU220
 770 0064 0223     		movs	r3, #2
 771 0066 1E93     		str	r3, [sp, #120]
 343:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 772              		.loc 1 343 5 is_stmt 1 view .LVU221
 343:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 773              		.loc 1 343 26 is_stmt 0 view .LVU222
 774 0068 0024     		movs	r4, #0
 775              	.LVL37:
 343:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 776              		.loc 1 343 26 view .LVU223
 777 006a 1F94     		str	r4, [sp, #124]
 344:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 778              		.loc 1 344 5 is_stmt 1 view .LVU224
 344:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 779              		.loc 1 344 27 is_stmt 0 view .LVU225
 780 006c 0323     		movs	r3, #3
 781 006e 2093     		str	r3, [sp, #128]
 345:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 782              		.loc 1 345 5 is_stmt 1 view .LVU226
 345:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 783              		.loc 1 345 31 is_stmt 0 view .LVU227
 784 0070 0723     		movs	r3, #7
 785 0072 2193     		str	r3, [sp, #132]
 346:Core/Src/stm32l4xx_hal_msp.c **** 
 786              		.loc 1 346 5 is_stmt 1 view .LVU228
 787 0074 1DA9     		add	r1, sp, #116
 788 0076 4FF09040 		mov	r0, #1207959552
 789 007a FFF7FEFF 		bl	HAL_GPIO_Init
 790              	.LVL38:
 349:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 791              		.loc 1 349 5 view .LVU229
 792 007e 2246     		mov	r2, r4
 793 0080 2146     		mov	r1, r4
 794 0082 2520     		movs	r0, #37
 795 0084 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 796              	.LVL39:
 350:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 797              		.loc 1 350 5 view .LVU230
 798 0088 2520     		movs	r0, #37
 799 008a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 800              	.LVL40:
 801 008e CBE7     		b	.L55
 802              	.LVL41:
 803              	.L63:
 330:Core/Src/stm32l4xx_hal_msp.c ****     }
 804              		.loc 1 330 7 view .LVU231
 805 0090 FFF7FEFF 		bl	Error_Handler
 806              	.LVL42:
 807 0094 D0E7     		b	.L57
 808              	.L62:
 363:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 809              		.loc 1 363 5 view .LVU232
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 23


 363:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 810              		.loc 1 363 40 is_stmt 0 view .LVU233
 811 0096 0223     		movs	r3, #2
 812 0098 0593     		str	r3, [sp, #20]
 364:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 813              		.loc 1 364 5 is_stmt 1 view .LVU234
 365:Core/Src/stm32l4xx_hal_msp.c ****     {
 814              		.loc 1 365 5 view .LVU235
 365:Core/Src/stm32l4xx_hal_msp.c ****     {
 815              		.loc 1 365 9 is_stmt 0 view .LVU236
 816 009a 05A8     		add	r0, sp, #20
 817 009c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 818              	.LVL43:
 365:Core/Src/stm32l4xx_hal_msp.c ****     {
 819              		.loc 1 365 8 view .LVU237
 820 00a0 50BB     		cbnz	r0, .L64
 821              	.L59:
 371:Core/Src/stm32l4xx_hal_msp.c **** 
 822              		.loc 1 371 5 is_stmt 1 view .LVU238
 823              	.LBB10:
 371:Core/Src/stm32l4xx_hal_msp.c **** 
 824              		.loc 1 371 5 view .LVU239
 371:Core/Src/stm32l4xx_hal_msp.c **** 
 825              		.loc 1 371 5 view .LVU240
 826 00a2 194B     		ldr	r3, .L65+8
 827 00a4 9A6D     		ldr	r2, [r3, #88]
 828 00a6 42F40032 		orr	r2, r2, #131072
 829 00aa 9A65     		str	r2, [r3, #88]
 371:Core/Src/stm32l4xx_hal_msp.c **** 
 830              		.loc 1 371 5 view .LVU241
 831 00ac 9A6D     		ldr	r2, [r3, #88]
 832 00ae 02F40032 		and	r2, r2, #131072
 833 00b2 0392     		str	r2, [sp, #12]
 371:Core/Src/stm32l4xx_hal_msp.c **** 
 834              		.loc 1 371 5 view .LVU242
 835 00b4 039A     		ldr	r2, [sp, #12]
 836              	.LBE10:
 371:Core/Src/stm32l4xx_hal_msp.c **** 
 837              		.loc 1 371 5 view .LVU243
 373:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 838              		.loc 1 373 5 view .LVU244
 839              	.LBB11:
 373:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 840              		.loc 1 373 5 view .LVU245
 373:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 841              		.loc 1 373 5 view .LVU246
 842 00b6 DA6C     		ldr	r2, [r3, #76]
 843 00b8 42F00102 		orr	r2, r2, #1
 844 00bc DA64     		str	r2, [r3, #76]
 373:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 845              		.loc 1 373 5 view .LVU247
 846 00be DB6C     		ldr	r3, [r3, #76]
 847 00c0 03F00103 		and	r3, r3, #1
 848 00c4 0493     		str	r3, [sp, #16]
 373:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 849              		.loc 1 373 5 view .LVU248
 850 00c6 049B     		ldr	r3, [sp, #16]
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 24


 851              	.LBE11:
 373:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 852              		.loc 1 373 5 view .LVU249
 378:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 853              		.loc 1 378 5 view .LVU250
 378:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 854              		.loc 1 378 25 is_stmt 0 view .LVU251
 855 00c8 0C23     		movs	r3, #12
 856 00ca 1D93     		str	r3, [sp, #116]
 379:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 857              		.loc 1 379 5 is_stmt 1 view .LVU252
 379:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 858              		.loc 1 379 26 is_stmt 0 view .LVU253
 859 00cc 0223     		movs	r3, #2
 860 00ce 1E93     		str	r3, [sp, #120]
 380:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 861              		.loc 1 380 5 is_stmt 1 view .LVU254
 380:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 862              		.loc 1 380 26 is_stmt 0 view .LVU255
 863 00d0 0024     		movs	r4, #0
 864              	.LVL44:
 380:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 865              		.loc 1 380 26 view .LVU256
 866 00d2 1F94     		str	r4, [sp, #124]
 381:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 867              		.loc 1 381 5 is_stmt 1 view .LVU257
 381:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 868              		.loc 1 381 27 is_stmt 0 view .LVU258
 869 00d4 0323     		movs	r3, #3
 870 00d6 2093     		str	r3, [sp, #128]
 382:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 871              		.loc 1 382 5 is_stmt 1 view .LVU259
 382:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 872              		.loc 1 382 31 is_stmt 0 view .LVU260
 873 00d8 0723     		movs	r3, #7
 874 00da 2193     		str	r3, [sp, #132]
 383:Core/Src/stm32l4xx_hal_msp.c **** 
 875              		.loc 1 383 5 is_stmt 1 view .LVU261
 876 00dc 1DA9     		add	r1, sp, #116
 877 00de 4FF09040 		mov	r0, #1207959552
 878 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 879              	.LVL45:
 386:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 880              		.loc 1 386 5 view .LVU262
 881 00e6 2246     		mov	r2, r4
 882 00e8 2146     		mov	r1, r4
 883 00ea 2620     		movs	r0, #38
 884 00ec FFF7FEFF 		bl	HAL_NVIC_SetPriority
 885              	.LVL46:
 387:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 886              		.loc 1 387 5 view .LVU263
 887 00f0 2620     		movs	r0, #38
 888 00f2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 889              	.LVL47:
 890              		.loc 1 393 1 is_stmt 0 view .LVU264
 891 00f6 97E7     		b	.L55
 892              	.LVL48:
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 25


 893              	.L64:
 367:Core/Src/stm32l4xx_hal_msp.c ****     }
 894              		.loc 1 367 7 is_stmt 1 view .LVU265
 895 00f8 FFF7FEFF 		bl	Error_Handler
 896              	.LVL49:
 897 00fc D1E7     		b	.L59
 898              	.L66:
 899 00fe 00BF     		.align	2
 900              	.L65:
 901 0100 00380140 		.word	1073821696
 902 0104 00440040 		.word	1073759232
 903 0108 00100240 		.word	1073876992
 904              		.cfi_endproc
 905              	.LFE139:
 907              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 908              		.align	1
 909              		.global	HAL_UART_MspDeInit
 910              		.syntax unified
 911              		.thumb
 912              		.thumb_func
 914              	HAL_UART_MspDeInit:
 915              	.LVL50:
 916              	.LFB140:
 394:Core/Src/stm32l4xx_hal_msp.c **** 
 395:Core/Src/stm32l4xx_hal_msp.c **** /**
 396:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 397:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 398:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 399:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 400:Core/Src/stm32l4xx_hal_msp.c **** */
 401:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 402:Core/Src/stm32l4xx_hal_msp.c **** {
 917              		.loc 1 402 1 view -0
 918              		.cfi_startproc
 919              		@ args = 0, pretend = 0, frame = 0
 920              		@ frame_needed = 0, uses_anonymous_args = 0
 921              		.loc 1 402 1 is_stmt 0 view .LVU267
 922 0000 08B5     		push	{r3, lr}
 923              		.cfi_def_cfa_offset 8
 924              		.cfi_offset 3, -8
 925              		.cfi_offset 14, -4
 403:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 926              		.loc 1 403 3 is_stmt 1 view .LVU268
 927              		.loc 1 403 11 is_stmt 0 view .LVU269
 928 0002 0368     		ldr	r3, [r0]
 929              		.loc 1 403 5 view .LVU270
 930 0004 124A     		ldr	r2, .L73
 931 0006 9342     		cmp	r3, r2
 932 0008 03D0     		beq	.L71
 404:Core/Src/stm32l4xx_hal_msp.c ****   {
 405:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 406:Core/Src/stm32l4xx_hal_msp.c **** 
 407:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 408:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 409:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 410:Core/Src/stm32l4xx_hal_msp.c **** 
 411:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 26


 412:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 413:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 414:Core/Src/stm32l4xx_hal_msp.c ****     */
 415:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 416:Core/Src/stm32l4xx_hal_msp.c **** 
 417:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 418:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 419:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 420:Core/Src/stm32l4xx_hal_msp.c **** 
 421:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 422:Core/Src/stm32l4xx_hal_msp.c ****   }
 423:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 933              		.loc 1 423 8 is_stmt 1 view .LVU271
 934              		.loc 1 423 10 is_stmt 0 view .LVU272
 935 000a 124A     		ldr	r2, .L73+4
 936 000c 9342     		cmp	r3, r2
 937 000e 10D0     		beq	.L72
 938              	.LVL51:
 939              	.L67:
 424:Core/Src/stm32l4xx_hal_msp.c ****   {
 425:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 426:Core/Src/stm32l4xx_hal_msp.c **** 
 427:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 428:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 429:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 430:Core/Src/stm32l4xx_hal_msp.c **** 
 431:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 432:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 433:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 434:Core/Src/stm32l4xx_hal_msp.c ****     */
 435:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 436:Core/Src/stm32l4xx_hal_msp.c **** 
 437:Core/Src/stm32l4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 438:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 439:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 440:Core/Src/stm32l4xx_hal_msp.c **** 
 441:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 442:Core/Src/stm32l4xx_hal_msp.c ****   }
 443:Core/Src/stm32l4xx_hal_msp.c **** 
 444:Core/Src/stm32l4xx_hal_msp.c **** }
 940              		.loc 1 444 1 view .LVU273
 941 0010 08BD     		pop	{r3, pc}
 942              	.LVL52:
 943              	.L71:
 409:Core/Src/stm32l4xx_hal_msp.c **** 
 944              		.loc 1 409 5 is_stmt 1 view .LVU274
 945 0012 02F55842 		add	r2, r2, #55296
 946 0016 136E     		ldr	r3, [r2, #96]
 947 0018 23F48043 		bic	r3, r3, #16384
 948 001c 1366     		str	r3, [r2, #96]
 415:Core/Src/stm32l4xx_hal_msp.c **** 
 949              		.loc 1 415 5 view .LVU275
 950 001e 4FF4C061 		mov	r1, #1536
 951 0022 4FF09040 		mov	r0, #1207959552
 952              	.LVL53:
 415:Core/Src/stm32l4xx_hal_msp.c **** 
 953              		.loc 1 415 5 is_stmt 0 view .LVU276
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 27


 954 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 955              	.LVL54:
 418:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 956              		.loc 1 418 5 is_stmt 1 view .LVU277
 957 002a 2520     		movs	r0, #37
 958 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 959              	.LVL55:
 960 0030 EEE7     		b	.L67
 961              	.LVL56:
 962              	.L72:
 429:Core/Src/stm32l4xx_hal_msp.c **** 
 963              		.loc 1 429 5 view .LVU278
 964 0032 02F5E632 		add	r2, r2, #117760
 965 0036 936D     		ldr	r3, [r2, #88]
 966 0038 23F40033 		bic	r3, r3, #131072
 967 003c 9365     		str	r3, [r2, #88]
 435:Core/Src/stm32l4xx_hal_msp.c **** 
 968              		.loc 1 435 5 view .LVU279
 969 003e 0C21     		movs	r1, #12
 970 0040 4FF09040 		mov	r0, #1207959552
 971              	.LVL57:
 435:Core/Src/stm32l4xx_hal_msp.c **** 
 972              		.loc 1 435 5 is_stmt 0 view .LVU280
 973 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 974              	.LVL58:
 438:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 975              		.loc 1 438 5 is_stmt 1 view .LVU281
 976 0048 2620     		movs	r0, #38
 977 004a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 978              	.LVL59:
 979              		.loc 1 444 1 is_stmt 0 view .LVU282
 980 004e DFE7     		b	.L67
 981              	.L74:
 982              		.align	2
 983              	.L73:
 984 0050 00380140 		.word	1073821696
 985 0054 00440040 		.word	1073759232
 986              		.cfi_endproc
 987              	.LFE140:
 989              		.text
 990              	.Letext0:
 991              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l433xx.h"
 992              		.file 3 "c:\\users\\igorn\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 993              		.file 4 "c:\\users\\igorn\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 994              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 995              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 996              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 997              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 998              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 999              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1000              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1001              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1002              		.file 13 "Core/Inc/main.h"
 1003              		.file 14 "<built-in>"
ARM GAS  C:\Users\igorn\AppData\Local\Temp\ccATrByh.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_msp.c
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:75     .text.HAL_MspInit:0000002c $d
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:80     .text.HAL_SPI_MspInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:86     .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:185    .text.HAL_SPI_MspInit:00000064 $d
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:191    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:197    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:239    .text.HAL_SPI_MspDeInit:00000024 $d
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:246    .text.HAL_TIM_OC_MspInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:252    .text.HAL_TIM_OC_MspInit:00000000 HAL_TIM_OC_MspInit
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:296    .text.HAL_TIM_OC_MspInit:00000028 $d
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:301    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:307    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:543    .text.HAL_TIM_PWM_MspInit:000000f8 $d
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:553    .text.HAL_TIM_OC_MspDeInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:559    .text.HAL_TIM_OC_MspDeInit:00000000 HAL_TIM_OC_MspDeInit
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:588    .text.HAL_TIM_OC_MspDeInit:00000018 $d
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:594    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:600    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:655    .text.HAL_TIM_PWM_MspDeInit:00000038 $d
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:660    .text.HAL_UART_MspInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:666    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:901    .text.HAL_UART_MspInit:00000100 $d
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:908    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:914    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\igorn\AppData\Local\Temp\ccATrByh.s:984    .text.HAL_UART_MspDeInit:00000050 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_tim2_ch1
hdma_tim2_up
hdma_tim2_ch2_ch4
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
