

================================================================
== Vitis HLS Report for 'v_hcresampler_core'
================================================================
* Date:           Mon Aug 29 12:31:14 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.880 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |      191|  35407801|  1.074 us|  0.199 sec|  191|  35407801|       no|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240  |v_hcresampler_core_Pipeline_VITIS_LOOP_159_2  |       16|    32782|  90.000 ns|  0.184 ms|   16|  32782|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+----------+------------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles)  |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |    max   |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+----------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_157_1  |      190|  35407800|  19 ~ 32785|          -|          -|  10 ~ 1080|        no|
        +--------------------+---------+----------+------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     82|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|    1376|   1258|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     70|    -|
|Register         |        -|    -|     322|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    1698|   1410|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240  |v_hcresampler_core_Pipeline_VITIS_LOOP_159_2  |        0|   8|  1376|  1258|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                              |        0|   8|  1376|  1258|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_loopWidth                    |         +|   0|  0|  12|          11|          11|
    |y_2_fu_368_p2                                                                        |         +|   0|  0|  12|          11|           1|
    |cmp56_fu_321_p2                                                                      |      icmp|   0|  0|  11|           8|           1|
    |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp425                       |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln145_fu_293_p2                                                                 |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln157_fu_363_p2                                                                 |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state1                                                                      |        or|   0|  0|   2|           1|           1|
    |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_select_ln156                 |    select|   0|  0|   3|           1|           3|
    |select_ln156_1_fu_307_p3                                                             |    select|   0|  0|   3|           1|           3|
    |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp394_not                   |       xor|   0|  0|   2|           1|           2|
    |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_conv285_cast_cast_cast_cast  |       xor|   0|  0|   2|           1|           2|
    |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_not_icmp_ln145               |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                |          |   0|  0|  82|          63|          47|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  25|          5|    1|          5|
    |ap_done       |   9|          2|    1|          2|
    |outYUV_write  |   9|          2|    1|          2|
    |real_start    |   9|          2|    1|          2|
    |srcYUV_read   |   9|          2|    1|          2|
    |y_fu_92       |   9|          2|   11|         22|
    +--------------+----+-----------+-----+-----------+
    |Total         |  70|         15|   16|         35|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |   4|   0|    4|          0|
    |ap_done_reg                                                           |   1|   0|    1|          0|
    |filt_res0_fu_84                                                       |  64|   0|   64|          0|
    |filt_res1_fu_88                                                       |  64|   0|   64|          0|
    |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg  |   1|   0|    1|          0|
    |p_0_0_0_0_0185443_lcssa489_fu_116                                     |   8|   0|    8|          0|
    |p_0_0_0_0_0185445448_lcssa492_fu_120                                  |   8|   0|    8|          0|
    |p_0_0_0_0_0185_1455_lcssa501_fu_132                                   |   8|   0|    8|          0|
    |p_0_0_0_0_0185_2461_lcssa507_fu_140                                   |   8|   0|    8|          0|
    |p_0_0_0_0_0193428_lcssa471_fu_96                                      |   8|   0|    8|          0|
    |p_0_0_0_0_0449_lcssa495_fu_124                                        |   8|   0|    8|          0|
    |p_0_0_0_0_0451454_lcssa498_fu_128                                     |   8|   0|    8|          0|
    |p_0_0_0_0_0_1458_lcssa504_fu_136                                      |   8|   0|    8|          0|
    |p_0_0_0_0_0_2465_lcssa510_fu_144                                      |   8|   0|    8|          0|
    |p_0_1_0_0_0430_lcssa474_fu_100                                        |   8|   0|    8|          0|
    |p_0_1_0_0_0437_lcssa483_fu_108                                        |   8|   0|    8|          0|
    |p_0_1_0_0_0441_lcssa486_fu_112                                        |   8|   0|    8|          0|
    |p_0_2_0_0_0432_lcssa477_fu_104                                        |   8|   0|    8|          0|
    |pixbuf_y_val_V_1_fu_152                                               |   8|   0|    8|          0|
    |pixbuf_y_val_V_2_fu_156                                               |   8|   0|    8|          0|
    |pixbuf_y_val_V_2_load_reg_600                                         |   8|   0|    8|          0|
    |pixbuf_y_val_V_3_fu_160                                               |   8|   0|    8|          0|
    |pixbuf_y_val_V_3_load_reg_605                                         |   8|   0|    8|          0|
    |pixbuf_y_val_V_4_fu_164                                               |   8|   0|    8|          0|
    |pixbuf_y_val_V_4_load_reg_610                                         |   8|   0|    8|          0|
    |pixbuf_y_val_V_fu_148                                                 |   8|   0|    8|          0|
    |pixbuf_y_val_V_load_reg_595                                           |   8|   0|    8|          0|
    |start_once_reg                                                        |   1|   0|    1|          0|
    |y_fu_92                                                               |  11|   0|   11|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 | 322|   0|  322|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|   v_hcresampler_core|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|   v_hcresampler_core|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   v_hcresampler_core|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|   v_hcresampler_core|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   v_hcresampler_core|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|   v_hcresampler_core|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   v_hcresampler_core|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   v_hcresampler_core|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|   v_hcresampler_core|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|   v_hcresampler_core|  return value|
|srcYUV_dout            |   in|   24|     ap_fifo|               srcYUV|       pointer|
|srcYUV_num_data_valid  |   in|    5|     ap_fifo|               srcYUV|       pointer|
|srcYUV_fifo_cap        |   in|    5|     ap_fifo|               srcYUV|       pointer|
|srcYUV_empty_n         |   in|    1|     ap_fifo|               srcYUV|       pointer|
|srcYUV_read            |  out|    1|     ap_fifo|               srcYUV|       pointer|
|height                 |   in|   16|     ap_none|               height|        scalar|
|width                  |   in|   16|     ap_none|                width|        scalar|
|input_video_format     |   in|    8|     ap_none|   input_video_format|        scalar|
|output_video_format    |   in|    8|     ap_none|  output_video_format|        scalar|
|coefs_0_0              |   in|   16|     ap_none|            coefs_0_0|       pointer|
|coefs_0_1              |   in|   16|     ap_none|            coefs_0_1|       pointer|
|coefs_0_2              |   in|   16|     ap_none|            coefs_0_2|       pointer|
|coefs_0_3              |   in|   16|     ap_none|            coefs_0_3|       pointer|
|coefs_1_0              |   in|   16|     ap_none|            coefs_1_0|       pointer|
|coefs_1_1              |   in|   16|     ap_none|            coefs_1_1|       pointer|
|coefs_1_2              |   in|   16|     ap_none|            coefs_1_2|       pointer|
|coefs_1_3              |   in|   16|     ap_none|            coefs_1_3|       pointer|
|outYUV_din             |  out|   24|     ap_fifo|               outYUV|       pointer|
|outYUV_num_data_valid  |   in|    5|     ap_fifo|               outYUV|       pointer|
|outYUV_fifo_cap        |   in|    5|     ap_fifo|               outYUV|       pointer|
|outYUV_full_n          |   in|    1|     ap_fifo|               outYUV|       pointer|
|outYUV_write           |  out|    1|     ap_fifo|               outYUV|       pointer|
+-----------------------+-----+-----+------------+---------------------+--------------+

