<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1711</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1711-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1711.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;36-27</p>
<p style="position:absolute;top:47px;left:685px;white-space:nowrap" class="ft01">INTEL®&#160;PROCESSOR TRACE</p>
<p style="position:absolute;top:762px;left:69px;white-space:nowrap" class="ft04">If CPUID.(EAX=14H, ECX=0):EAX reports a&#160;non-zero&#160;value, additional&#160;capabilities of Intel Processor Trace&#160;are&#160;<br/>described&#160;in the&#160;sub-leaves&#160;of CPUID&#160;leaf 14H.</p>
<p style="position:absolute;top:215px;left:101px;white-space:nowrap" class="ft02">ECX</p>
<p style="position:absolute;top:172px;left:162px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:172px;left:241px;white-space:nowrap" class="ft02">ToPA Output&#160;Supported</p>
<p style="position:absolute;top:172px;left:423px;white-space:nowrap" class="ft02">1: Tracing can be&#160;enabled with&#160;IA32_RTIT_CTL.ToPA&#160;= 1, hence utilizing&#160;</p>
<p style="position:absolute;top:188px;left:423px;white-space:nowrap" class="ft02">the ToPA<a href="o_fe12b1e2a880e0ce-1693.html">&#160;output scheme (Section&#160;36.2.6.2) IA</a>32_RTIT_OUTPUT_BASE&#160;</p>
<p style="position:absolute;top:205px;left:423px;white-space:nowrap" class="ft05">and&#160;IA32_RTIT_OUTPUT_MASK_PTRS MSRs&#160;can be&#160;accessed.<br/>0: Unless CPUID.(EAX=14H, ECX=0):ECX.SNGLRNGOUT[bit 2] = 1. writes&#160;</p>
<p style="position:absolute;top:242px;left:423px;white-space:nowrap" class="ft02">to&#160;IA32_RTIT_OUTPUT_BASE or&#160;IA32_RTIT_OUTPUT_MASK_PTRS.&#160;</p>
<p style="position:absolute;top:259px;left:423px;white-space:nowrap" class="ft02">MSRs will #GP fault.</p>
<p style="position:absolute;top:283px;left:162px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:283px;left:241px;white-space:nowrap" class="ft02">ToPA Tables Allow Multiple&#160;</p>
<p style="position:absolute;top:299px;left:241px;white-space:nowrap" class="ft02">Output Entries</p>
<p style="position:absolute;top:283px;left:423px;white-space:nowrap" class="ft02">1: ToPA&#160;tables can hold any number&#160;of&#160;output entries, up to&#160;the&#160;</p>
<p style="position:absolute;top:299px;left:423px;white-space:nowrap" class="ft02">maximum&#160;allowed&#160;by the MaskOrTableOffset&#160;field&#160;of&#160;</p>
<p style="position:absolute;top:316px;left:423px;white-space:nowrap" class="ft06">IA32_RTIT_OUTPUT_MASK_PTRS.<br/>0:&#160;ToPA&#160;tables&#160;can&#160;hold only one output&#160;entry,&#160;which must&#160;be followed&#160;</p>
<p style="position:absolute;top:353px;left:423px;white-space:nowrap" class="ft05">by an END=1 entry which points back&#160;to&#160;the base of&#160;the table.&#160;<br/>Further,&#160;ToPA&#160;PMIs&#160;will&#160;be&#160;delivered&#160;before&#160;the&#160;region&#160;is&#160;filled.&#160;See&#160;ToPA&#160;</p>
<p style="position:absolute;top:391px;left:423px;white-space:nowrap" class="ft05">PMI in<a href="o_fe12b1e2a880e0ce-1693.html">&#160;Section 36.2.6.2.<br/></a>If there is&#160;more&#160;than&#160;one output&#160;entry before&#160;the END entry,&#160;or if the&#160;</p>
<p style="position:absolute;top:429px;left:423px;white-space:nowrap" class="ft02">END entry has the wrong base&#160;address, an operational error will be&#160;</p>
<p style="position:absolute;top:445px;left:423px;white-space:nowrap" class="ft02">signaled&#160;(see<a href="o_fe12b1e2a880e0ce-1698.html">&#160;“ToPA Errors” in</a><a href="o_fe12b1e2a880e0ce-1693.html">&#160;Section&#160;36.2.6.2).</a></p>
<p style="position:absolute;top:469px;left:162px;white-space:nowrap" class="ft02">2</p>
<p style="position:absolute;top:469px;left:241px;white-space:nowrap" class="ft02">Single-Range&#160;&#160;Output&#160;</p>
<p style="position:absolute;top:485px;left:241px;white-space:nowrap" class="ft02">Supported</p>
<p style="position:absolute;top:469px;left:423px;white-space:nowrap" class="ft02">1: Enabling&#160;tracing&#160;(TraceEn=1) with&#160;IA32_RTIT_CTL.ToPA=0&#160;is&#160;</p>
<p style="position:absolute;top:485px;left:423px;white-space:nowrap" class="ft05">supported.<br/>0: Unless CPUID.(EAX=14H, ECX=0):ECX.TOPAOUT[bit 0] = 1. writes to&#160;</p>
<p style="position:absolute;top:523px;left:423px;white-space:nowrap" class="ft02">IA32_RTIT_OUTPUT_BASE or IA32_RTIT_OUTPUT_MASK_PTRS.&#160;MSRs&#160;</p>
<p style="position:absolute;top:539px;left:423px;white-space:nowrap" class="ft02">will #GP fault.&#160;</p>
<p style="position:absolute;top:564px;left:162px;white-space:nowrap" class="ft02">3</p>
<p style="position:absolute;top:564px;left:241px;white-space:nowrap" class="ft02">Output&#160;to&#160;Trace&#160;Transport&#160;</p>
<p style="position:absolute;top:580px;left:241px;white-space:nowrap" class="ft02">Subsystem&#160;Supported</p>
<p style="position:absolute;top:564px;left:423px;white-space:nowrap" class="ft06">1:&#160;Setting&#160;IA32_RTIT_CTL.FabricEn&#160;to&#160;1 is&#160;supported.<br/>0: IA32_RTIT_CTL.FabricEn&#160;is reserved.&#160;Write 1 to&#160;</p>
<p style="position:absolute;top:601px;left:423px;white-space:nowrap" class="ft02">IA32_RTIT_CTL.FabricEn&#160;will #GP fault.&#160;</p>
<p style="position:absolute;top:625px;left:162px;white-space:nowrap" class="ft02">30:4</p>
<p style="position:absolute;top:625px;left:241px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:649px;left:162px;white-space:nowrap" class="ft02">31</p>
<p style="position:absolute;top:649px;left:241px;white-space:nowrap" class="ft02">IP Payloads are LIP</p>
<p style="position:absolute;top:649px;left:423px;white-space:nowrap" class="ft02">1: Generated packets which contain IP payloads&#160;have&#160;LIP values, which&#160;</p>
<p style="position:absolute;top:665px;left:423px;white-space:nowrap" class="ft05">include the&#160;CS&#160;base&#160;component.<br/>0:&#160;Generated packets which contain IP payloads&#160;have&#160;RIP values, which&#160;</p>
<p style="position:absolute;top:703px;left:423px;white-space:nowrap" class="ft02">are the offset&#160;from CS base.&#160;</p>
<p style="position:absolute;top:727px;left:101px;white-space:nowrap" class="ft02">EDX</p>
<p style="position:absolute;top:727px;left:162px;white-space:nowrap" class="ft02">31:0</p>
<p style="position:absolute;top:727px;left:241px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:100px;left:162px;white-space:nowrap" class="ft03">Table 36-11. CPUID Leaf 14H Enumeration&#160;of&#160;Intel&#160;Processor Trace Capabilities&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:76px;white-space:nowrap" class="ft02">CPUID.(EAX=14H,ECX=0)</p>
<p style="position:absolute;top:124px;left:308px;white-space:nowrap" class="ft02">Name</p>
<p style="position:absolute;top:124px;left:566px;white-space:nowrap" class="ft02">Description Behavior</p>
<p style="position:absolute;top:148px;left:87px;white-space:nowrap" class="ft02">Register</p>
<p style="position:absolute;top:148px;left:184px;white-space:nowrap" class="ft02">Bits</p>
</div>
</body>
</html>
