library ieee;
use ieee.std_logic_1164;

entity test2In is
end test2In;

architecture twoInTest of test2In is

	component h2InMux is
		port(w0,w1: in std_logic;
		en: in std_logic;
		y: out std_logic);
	end component;
	
	signal lsb: std_logic:='0';
	signal msb: std_logic:='0';
	signal gEn: std_logic:='0';
	signal output: std_logic;
	
	begin
	
	DUT: h2InMux port map(w0 => lsb, w1 => msb, en => gEn, y => output);
	stim: process
	begin
	
	wait for 5ns;
	
	lsb <= '1';
	
	wait for 5ns;
	
	gEn <= '1';
	
	wait for 5ns;
	
	msb <= '1';
	
	wait;
	
	end process;

end twoInTest;