# D Latch using NAND

This verilog code written in structural modelling style, is a D Latch using NAND gates.
