import struct
import sys
import time
import os

sys.path.append(os.path.join(os.path.dirname(__file__), "../../projects/common"))

from llspi_lmk01801 import c_llspi_lmk01801
from llspi_ad9653 import c_llspi_ad9653
from llspi_ad9781 import c_llspi_ad9781
from ad7794 import c_ad7794
from amc7823 import c_amc7823
from prnd import prnd


class c_zest:

    def __init__(self, ip, leep_addr=None,
                 reset=False,
                 dac_nm_mode=False,
                 timeout=0.1, strict=False,
                 clk_freq=1320e6/14.0, ref_freq=50.):

        import leep
        from leep import RomError

        self.pn9 = prnd(0x92, 16)  # static class variable

        self.test_mode_now = None

        self.ref_freq = ref_freq
        self.clk_freq = clk_freq
        self.dac_nm_mode = dac_nm_mode
        self.strict = strict

        if leep_addr is None:
            leep_addr = "leep://" + str(ip)

        # Open communication with the carrier board
        print('Carrier board address %s' % leep_addr)

        try:
            self.leep = leep.open(leep_addr, timeout=timeout, instance=[])
        except RomError as e:
            print('zest_setup.py: %s, %s. Quitting.' % (leep_addr, str(e)))
            raise

        self.lmk_spi = c_llspi_lmk01801(1)
        self.U2_adc_spi = c_llspi_ad9653(2)
        self.U3_adc_spi = c_llspi_ad9653(3)
        self.dac_spi = c_llspi_ad9781(4)
        self.ad7794 = c_ad7794(REFSEL=0)
        self.amc7823 = c_amc7823()

        # Used in top2idelay; makes things (more?) specific to
        # AD9653 test mode 00001100, but it seems needed for reliability.
        self.valid_pattern = [
            {0x43: 1, 0x0d: 1, 0x34: 1, 0xd0: 1},
            {0x39: 1, 0xe4: 1, 0x93: 1, 0x4e: 1}
        ]
        self.channels = {
            0: 'U3DA', 1: 'U3DB', 2: 'U3DC', 3: 'U3DD',
            4: 'U2DA', 5: 'U2DB', 6: 'U2DC', 7: 'U2DD'
        }
        self.chan_list = [self.channels[ix] for ix in range(8)]
        self.ad9653_regname = {  # XXX please move this to a class!
            0x00: '18  SPI port configuration',
            0x01: 'b5  Chip ID',
            0x02: '61  Chip Grade',
            0x05: '3f  Device Index',
            0x08: '00  Power Modes (global)',
            0x09: '01  Clock (global)',
            0x0b: '00  Clock divide (global)',
            0x0c: '00  Enhancement control',
            0x0d: '00  Test mode',
            0x10: '00  Offset adjust (local)',
            0x14: '02  Output mode',
            0x15: '00  Output adjust',
            0x16: '03  Output phase',
            0x18: '04  V_REF',
            0x19: '00  USER_PATT1_LSB (global)',
            0x1a: '00  USER_PATT1_MSB (global)',
            0x1b: '00  USER_PATT2_LSB (global)',
            0x1c: '00  USER_PATT2_MSB (global)',
            0x21: '30  Serial output data control (global)',
            0x22: '00  Serial channel status (local)',
            0x100: '46  Sample rate override',
            0x101: '00  User I/O Control 2',
            0x102: '00  User I/O Control 3',
            0x109: '00  Sync'
        }

        # This must come after peripheral classes above are initialized
        if reset:
            if type(self.leep.codehash) is str:
                print("FPGA source git ID: " + self.leep.codehash)
            # Perform hardware reset
            if not self.hardware_reset():
                print("Initialization Error!")
                exit(2)
            print("Reset sequence complete in %s: board address %s" % (sys.argv[0], leep_addr))
            sys.stdout.flush()

    def _freq_get_convert(self, reg_name):
        freq_count = self.leep.reg_read([(reg_name)])[0]
        return freq_count * self.ref_freq * 0.5**24

    def clock_check(self):
        print('4x Frequency      %.3f MHz' % self._freq_get_convert("frequency_4xout"))
        print('clkout3 Frequency %.3f MHz' % self._freq_get_convert("frequency_clkout3"))
        print('DCO Frequency     %.3f MHz' % self._freq_get_convert("frequency_dco"))

    def hardware_reset(self, injector=False):
        print("Entering hardware_reset")
        aok = self.digitizer_spi_init(dac_nm_mode=self.dac_nm_mode)
        if not aok:
            return False

        self.clock_check()

        self.ad7794_calibrate()
        if not self.ad7794_print():
            print("ad7794_print failed")
            return False
        if not self.amc7823_print(check_channels=[3, 5, 7]):
            print("amc7823_print failed")
            return False
        sys.stdout.flush()
        if not self.adc_reset_clk():
            print("adc_reset_clk failed")
            return False
        sys.stdout.flush()
        # if not self.adc_idelay0():
        if not self.adc_idelay1():
            print("idelay scan failed")
            return False
        sys.stdout.flush()
        if not self.adc_bufr_reset():
            return False
        if not self.adc_bitslip() and self.strict:
            return False
        sys.stdout.flush()

        # DAC timing parameter search
        vwin_tup = self.dac_timing()
        # If window available, set to middle value
        if vwin_tup:
            # Pick middle of the valid window and apply empirically determined bias
            # to allow for more falling-edge margin
            val = int(len(vwin_tup)/2 + 0.5) - 2
            val = max(val, 2)
            SMP, SEEK, SET, HLD = vwin_tup[val]
            self.dac_timing(SET=SET, HLD=HLD, SMP=SMP)
        else:
            self.dac_timing(SET=13, HLD=15, SMP=19)
        sys.stdout.flush()

        if False:
            if self.pntest2() == []:
                self.pntest()
        else:
            if not self.pntest4():
                return False
        self.adc_twos_comp(twoscomp=True)
        print('test pattern %s' % self.set_test_mode('00000000'))
        if not self.amc7823_print(check_channels=[1, 2, 3, 4, 5, 6, 7]):
            return False
        return True

    def read_buffer_to_end(self, chan):
        waveforms_available_location = {
            'U3DA_buf': 0x10,
            'U3DB_buf': 0x20,
            'U3DC_buf': 0x40,
            'U3DD_buf': 0x80,
            'U2DA_buf': 0x100,
            'U2DB_buf': 0x200,
            'U2DC_buf': 0x400,
            'U2DD_buf': 0x800,
            "wave0_out": 0x1,
            "wave1_out": 0x2,
            "adc_test_wave1_out": 0x4,
            "adc_test_wave2_out": 0x8
        }
        avail = self.reg_read_value(['waveforms_available'])[0] & waveforms_available_location[chan]
        index = 0
        while avail and index <= 2 * 2**self.cirbuf_aw + 1:
            index = index + 128
            print(" ".join([hex(i) for i in self.reg_read_value(128 * [chan])]))
            avail = self.reg_read_value(['waveforms_available'])[0] & waveforms_available_location[chan]
        return index <= 2**(self.cirbuf_aw + 1)

    def dac_out(self, dac_0_sel=0, dac_1_sel=0, amplitude=0, freq=145.0, verbose=False):
        fclk = 1320.0/7
        modulo = 136  # magic for LCLS-II
        ddsa_phstep_h = int(freq*1.0/fclk*2**20+0.5)
        ddsa_phstep_l = 1560
        vlist = [("amplitude", amplitude), ("ddsa_modulo", modulo),
                 ("ddsa_phstep_h", ddsa_phstep_h), ("ddsa_phstep_l", ddsa_phstep_l),
                 ("dac_0_sel", dac_0_sel), ("dac_1_sel", dac_1_sel)]
        if verbose:
            actual_freq = fclk * (ddsa_phstep_h + ddsa_phstep_l / (4096.0-modulo)) * 0.5**20
            ferror = freq - actual_freq
            print("Frequency error %.3f Hz" % (ferror*1e6))
            print(vlist)
        self.leep.reg_write(vlist)

    def ad9653_spi_dump(self, adc_list):
        print("addr  U2  U3")
        aok = True
        for addr in sorted(self.ad9653_regname.keys()):
            foo = self.spi_readn(adc_list, addr)
            rn = self.ad9653_regname[addr]
            goal = rn.split()[0]
            x = ['{:02x}'.format(v[2]) for v in foo]
            ok = all([v == goal for v in x])
            aok &= ok
            ss = "  OK  " if ok else "  BAD "
            print("%3.3x   " % addr + "  ".join(x) + ss + rn)
        return aok

    def amc_write(self, pg, saddr, val):
        print('amc write pg %d saddr 0x%x val 0x%x' % (pg, saddr, val))
        da = self.amc7823.dataaddr(val, self.amc7823.cmd(rw=0, pg=pg, saddr=saddr, eaddr=0x00))
        self.leep.reg_write([
            ("U15_spi_data_addr_r", da),
            ("U15_spi_read_and_start_r", 2),
            ("U15_spi_read_and_start_r", 3)
        ])
        time.sleep(0.2)

    def amc_read(self, pg, saddr):
        cmd = self.amc7823.cmd(rw=1, pg=pg, saddr=saddr, eaddr=0x00)
        da = self.amc7823.dataaddr(0xaaa, cmd)
        self.leep.reg_write([
            ("U15_spi_data_addr_r", da),
            ("U15_spi_read_and_start_r", 0),
            ("U15_spi_read_and_start_r", 3)
        ])
        time.sleep(0.02)
        result = self.leep.reg_read([("U15_spi_rdbk")])[0]
        [rw, pg, saddr, eaddr] = self.amc7823.cmddecode(result >> 16)
        data = result & 0xffff
        return [rw, pg, saddr, eaddr, data]

    def ad7794_write(self, addr, val):
        da = self.ad7794.dataaddr(val, self.ad7794.cmd(read=0, addr=addr))
        self.leep.reg_write([
            ("U18_spi_data_addr_r", da),
            ("U18_spi_read_and_start_r", 2),
            ("U18_spi_read_and_start_r", 3)
        ])

    def ad7794_reset(self):
        self.leep.reg_write([
            ("U18_spi_data_addr_r", 0xffffffff),
            ("U18_spi_read_and_start_r", 0),
            ("U18_spi_read_and_start_r", 3)
        ])
        time.sleep(0.2)

    def ad7794_read(self, addr):
        da = self.ad7794.dataaddr(0xffff, self.ad7794.cmd(read=1, addr=addr))
        self.leep.reg_write([
            ("U18_spi_data_addr_r", da),
            ("U18_spi_read_and_start_r", 0),
            ("U18_spi_read_and_start_r", 3)
        ])
        time.sleep(0.2)
        result = self.leep.reg_read(["U18_spi_rdbk"])
        result = result[0]
        [read, addr, cread] = self.ad7794.cmddecode(result >> 24)
        data = result & 0xffffff
        return [read, addr, cread, data]

    def wait_for_tx_fifo_empty(self):
        retries = 0
        while 1:
            rrvalue = self.leep.reg_read([('llspi_status')])[0]
            empty = (rrvalue >> 4) & 1
            please_read = (rrvalue + 1) & 0xf
            if empty:
                break
            time.sleep(0.002)
            retries += 1
        # print(rrvalue, type(rrvalue), hex(rrvalue), please_read)
        if retries > 0:
            print("%d retries" % retries)
        return please_read

    def verbose_send(self, dlist):
        write_list = []
        [write_list.append(('llspi_we', x)) for x in dlist]
        self.leep.reg_write(write_list)
        time.sleep(0.002)
        return self.wait_for_tx_fifo_empty()

    def U2_adc_spi_write(self, addr, value):
        self.spi_write(self.U2_adc_spi, addr, value)

    def U3_adc_spi_write(self, addr, value):
        self.spi_write(self.U3_adc_spi, addr, value)

    def dac_spi_write(self, addr, value):
        self.spi_write(self.dac_spi, addr, value)

    def lmk_spi_write(self, addr, value):
        self.spi_write(self.lmk_spi, addr, value)

    def spi_write(self, obj, addr, value):
        self.verbose_send(obj.write(addr, value))

    def spi_flush(self):
        please_read = self.wait_for_tx_fifo_empty()
        if please_read:
            self.leep.reg_read([('llspi_result')]*please_read)  # perform read please_read times
            print("spi_flush: discarded %d FIFO entries" % please_read)

    def spi_readn(self, obj_list, addr):
        please_read = self.verbose_send(sum([adc.read(addr) for adc in obj_list], []))
        lol = len(obj_list)
        if please_read != lol:
            print("spi_readn mismatch please_read %d  len(obj_list) %d" % (please_read, lol))
        if please_read:
            result1 = self.leep.reg_read([('llspi_result')]*please_read)
            return [(None, None, x) for x in result1]

    def adc_reg(self, verbose=False):
        adc = self.leep.reg_read([('U3dout_msb'), ('U3dout_lsb'), ('U2dout_msb'), ('U2dout_lsb')])
        # print 'adc_reg U3DAU3DB U3DCU3DD U2DAU2DB U2DCU2DD', [(d[2].encode('hex')) for d in adc]
        U3DA = adc[0] >> 16 & 0xffff
        U3DB = adc[0] & 0xffff
        U3DC = adc[1] >> 16 & 0xffff
        U3DD = adc[1] & 0xffff
        U2DA = adc[2] >> 16 & 0xffff
        U2DB = adc[2] & 0xffff
        U2DC = adc[3] >> 16 & 0xffff
        U2DD = adc[3] & 0xffff
        adc_values = [U3DA, U3DB, U3DC, U3DD, U2DA, U2DB, U2DC, U2DD]
        if verbose:
            print('adc_value ' + ' '.join(['%4.4x' % i for i in adc_values]))
        return adc_values

    def adc_reg_hilo(self, verbose=False):
        adcvalue = self.adc_reg(verbose=verbose)
        hilo = []
        for value in adcvalue:
            hilo.append(value >> 8)
            hilo.append(value & 0xff)
        return hilo

    def set_test_mode(self, tp):
        if tp != self.test_mode_now:
            for adc in self.U2_adc_spi, self.U3_adc_spi:
                self.spi_write(adc, 0xd, tp)
        self.test_mode_now = tp
        return tp

    def bitslip_calc(self, value=0xa19c):
        value_hi = value >> 8
        value_lo = value & 0xff
        checklist = 8 * [value_hi, value_lo]
        adchilo = self.adc_reg_hilo()

        bitsliplist = [adchilo[ix] != checklist[ix] for ix in range(len(adchilo))]
        bitslip = (eval('0b' + ''.join([str(int(i)) for i in bitsliplist])))
        return bitslip

    # at least 128 ns assertion of a reset line
    def reset_pulse(self, reset_r):
        self.leep.reg_write([(reset_r, 0), (reset_r, 1), (reset_r, 1), (reset_r, 0)])

    # Reset for the single IDELAYCTRL primitive on the chip;
    # it's clocked by clk_200, nothing to do with ADC clocks.
    def idelayctrl_reset(self):
        self.reset_pulse('idelayctrl_reset_r')

    def U2_adc_iserdes_reset(self):
        self.reset_pulse('U2_iserdes_reset_r')

    def U3_adc_iserdes_reset(self):
        self.reset_pulse('U3_iserdes_reset_r')

    def dac_reset(self):
        self.reset_pulse('U4_reset_r')

    def adc_test_reset(self):
        self.reset_pulse('adc_test_reset')

    def lmk_spi_init(self, divisors=["111", "000"]):
        sys.stdout.write("start lmk setup -")
        self.spi_write(self.lmk_spi, 15, self.lmk_spi.R15(uWireLock="0"))
        self.spi_write(self.lmk_spi, 0, self.lmk_spi.R0(RESET='1'))
        self.spi_write(self.lmk_spi, 0, self.lmk_spi.R0(
            RESET='0',
            CLKin0_DIV=divisors[0],  # div-by-2 --> "010", # div-by-7 --> "111"
            CLKin1_DIV=divisors[1],  # div-by-8 --> "000"
            CLKin1_MUX="01",
            CLKin0_MUX="01"))
        self.spi_write(self.lmk_spi, 1, self.lmk_spi.R1(
            CLKout7_TYPE="0000",   # Powerdown  unused
            CLKout4_TYPE="0000",   # Powerdown  P2-H4,H5 LMK_CLKout4_{P,N}
            CLKout2_TYPE="001"))   # LVDS  J13 test point
        self.spi_write(self.lmk_spi, 2, self.lmk_spi.R2(
            CLKout13_TYPE="0000",  # Powerdown  unused
            CLKout12_TYPE="0000",  # Powerdown  unused
            CLKout11_TYPE="0110",  # CMOS  J24 test point
            CLKout10_TYPE="0001",  # LVDS  J20 SMA
            CLKout9_TYPE="0000",   # Powerdown  unused
            CLKout8_TYPE="0000"))  # Powerdown  unused
        sys.stdout.write("done\n")
        sys.stdout.flush()
        time.sleep(0.3)
        sys.stdout.write("turn on lmk output -")
        self.spi_write(self.lmk_spi, 3, self.lmk_spi.R3(
            SYNC1_AUTO="0",
            SYNC0_AUTO="0",
            SYNC1_FAST="1",
            SYNC0_FAST="1",
            SYNC0_POL_INV='0',
            SYNC1_POL_INV='0'))
        sys.stdout.write("done\n")
        sys.stdout.flush()
        sys.stdout.write("continue lmk setup -")
        self.spi_write(self.lmk_spi, 4, self.lmk_spi.R4(
            CLKout12_13_DDLY="0000000000"))
        self.spi_write(self.lmk_spi, 5, self.lmk_spi.R5(
            CLKout0_3_DIV="010"))
        self.spi_write(self.lmk_spi, 15, self.lmk_spi.R15(
            uWireLock="1"))
        sys.stdout.write("done\n")
        sys.stdout.flush()

    def various_resets(self):
        sys.stdout.write("various resets -")
        self.idelayctrl_reset()
        self.U2_adc_iserdes_reset()
        self.U3_adc_iserdes_reset()
        self.dac_reset()
        # AD9653 manipulation
        for adc in [self.U2_adc_spi, self.U3_adc_spi]:
            self.spi_write(adc, 0x00, '00111100')  # Soft reset
            self.spi_write(adc, 0x08, '00000011')  # reset power
            self.spi_write(adc, 0x08, '00000000')  # chip run
            # init
            self.spi_write(adc, 0x100, '01000110')  # sample rate 125 MSPS override XXX
            self.spi_write(adc, 0xff, '00000001')  # transfer above command
            self.spi_write(adc, 0x14, '00000010')  # offset binary
            # self.spi_write(adc, 0x16, '00000100')
            self.spi_write(adc, 0x18, '00000100')  # 2.6Vp-p with Vref 1.3V
            self.spi_write(adc, 0x09, '00000001')  # Duty cycle stabilizer off
        sys.stdout.write("done\n")
        sys.stdout.flush()

    def initialization(self, dac_nm_mode=False):
        print("AD9653 initialization")
        aok = self.ad9653_spi_dump([self.U2_adc_spi, self.U3_adc_spi])
        if not aok:
            print("FAIL")
            if self.strict:
                return False
        else:
            print("done")
        sys.stdout.flush()

        print("AD9781 initialization")
        self.spi_write(self.dac_spi, 0, '00100000')
        self.spi_write(self.dac_spi, 0, '00000000')
        self.spi_write(self.dac_spi, 2, '00000000')
        self.spi_write(self.dac_spi, 3, '00000000')
        self.spi_write(self.dac_spi, 4, '11011111')
        if not dac_nm_mode:
            # Pick RZ mode when driving on second Nyquist band.
            # E.g. LCLS2 145 MHz IF output at 188.57 MSPS
            # If anyone ever wants mix mode, use 00000101.
            print("AD9781: Selecting RZ mode")
            self.spi_write(self.dac_spi, 10, '00001111')
        else:
            print("AD9781: Selecting Normal mode")
            self.spi_write(self.dac_spi, 10, '00000000')
        # self.spi_write(self.dac_spi, 0xb, '11111111')
        # self.spi_write(self.dac_spi, 0xc, '11111111')
        # self.spi_write(self.dac_spi, 0xf, '11111111')
        # self.spi_write(self.dac_spi, 0x10, '11111111')
        alist = [
            0x00, 0x02, 0x03, 0x04, 0x05, 0x06, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
            0x0f, 0x10, 0x11, 0x12, 0x1a, 0x1b, 0x1c, 0x1d, 0x1e, 0x1f]
        for addr in alist:
            bb = self.spi_readn([self.dac_spi], addr)[0]
            print('dac spi addr 0x%02x  0x%02x' % (addr, bb[2]))
        print("done")
        sys.stdout.flush()

        print("Polling SPI bus device reset -")
        self.ad7794_reset()
        self.ad7794_write(0x1, 0x200aff)
        self.ad7794_write(0x2, 0x0011ff)
        self.ad7794_write(0x1, 0x200aff)
        # AMC7823 RESET register, invoke system reset
        self.amc_write(1, 0xc, 0xbb30)
        # AMC7823 ADC control register, set:
        # - first channel to to be converted is CH0
        # - last channel to be converted is CH8
        # - CMODE to auto-mode
        self.amc_write(1, 0xb, 0x8080)
        # AMC7823 Power-Down register
        # Set ADC, DACs, and current source
        # for normal operating mode
        self.amc_write(1, 0xd, 0xffff)
        print("done")
        sys.stdout.flush()

    def digitizer_spi_init(self, dac_nm_mode=False):
        self.leep.reg_write([('periph_config', 0xfffffffd)])
        self.spi_flush()
        self.lmk_spi_init(divisors=["111", "000"])
        self.various_resets()

        self.initialization(dac_nm_mode)
        return True

    def mmcm_status(self, verbose=False):
        c_status = self.leep.reg_read(["clk_status_out"])[0]
        if verbose:
            print("Clock status %d" % c_status)
        return c_status

    def adc_reset_clk(self):
        '''
        Ref Freq in MHz
        '''
        print('adc_reset_clk')
        # Need to reset the BUFR before the MMCM, and reset the MMCM before
        # asking idelay_scanner to use the Banyan fabric.
        self.reset_pulse('U2_clk_reset_r')  # BUFR
        self.reset_pulse('U3_clk_reset_r')  # BUFR
        self.reset_pulse('mmcm_reset_r')  # both U2 and U3; U3's MMCM not used?
        time.sleep(0.01)  # how long does this take?
        self.leep.reg_write([("clk_status_we", 1)])  # arm clock fault detector
        time.sleep(0.34)  # Frequency counter reference 24 bits at 50 MHz
        adc_freq = self.leep.reg_read([("frequency_adc")])[0]
        adc_freq = adc_freq * self.ref_freq * 0.5**24
        print('ADC clock %.3f MHz' % adc_freq)
        if adc_freq < 20:
            print("Error: ADC clock not present")
            return False
        if abs(adc_freq - (self.clk_freq/1e6)) > 0.01:
            print("#### WARNING #### Unexpected ADC frequency")
            print("#### (not close to %.3f MHz)" % (self.clk_freq/1e6))
            if self.strict:
                return False
        if self.mmcm_status(verbose=True) != 1:
            return False
        self.U2_adc_iserdes_reset()
        self.U3_adc_iserdes_reset()
        return True

    def top2idelay(self, listin, LH):
        a = [1 if listin[i] == listin[(i-1) & 0x1f] and (listin[i] in self.valid_pattern[LH]) else 0
             for i in range(len(listin))]
        cnt = len(a)*[0]
        out = len(a)*[0]
        # for ix in range(a.index(0), a.index(0)+len(a)):
        for ix in range(len(a)):
            index = ix & 0x1f
            # print ix, index, (index-1) & 0x1f
            cnt[index] = a[index] * (cnt[(index-1) & 0x1f] + 1)
            out[index] = 0 if a[(index+1) & 0x1f] else cnt[index]
        top1 = sorted(out)[-1]
        top2 = sorted(out)[-2]
        return ((out.index(top1)) - int(top1/2)) & 0x1f, ((out.index(top2)) - int(top2/2)) & 0x1f

    # set every lane's idelay according to 16-long list v
    def set_idelays(self, v):
        self.leep.reg_write([('idelay_base', v)])

    def find_best_idelay(self, ix, idelay_dict):
        lane = [idelay_dict[jx][ix] for jx in range(32)]  # loop over delays
        return ix if False else self.top2idelay(lane, ix % 2)[0]

    def adc_idelay1(self, dbg1=0):
        print('test pattern %s' % self.set_test_mode('00001100'))
        print('Type 1 (firmware) idelay scan')
        if True:  # not needed after powerup, but will clear old values if re-scanning
            self.set_idelays(16*[0])

        self.leep.reg_write([('scanner_debug', dbg1), ('scan_trigger_we', 3)])
        banyan_status = self.leep.reg_read([('banyan_status')])
        print("banyan_status 1 %x" % banyan_status[0])
        time.sleep(0.002)

        rlist1 = self.leep.reg_read([('banyan_status'), ('idelay_base')])
        idelay_mirror = rlist1[1]
        print("banyan_status 2 %x" % rlist1[0])
        scanner_result = self.leep.reg_read([("scanner_result")])[0]
        print("idelay  scan   " + "  ".join(self.chan_list))
        for jx in range(32):
            for kx in [3]:  # or range(4) for debug
                bb = " ".join(["%2.2x" % scanner_result[lx*128 + jx*4 + kx] for lx in range(16)])
                print("idelay %2.2d  Rx %s" % (jx, bb))
        print("idelay mirror " + " ".join(["%2d" % (x & 0x1f) for x in idelay_mirror]))
        print("idelay mflags " + " ".join(["%2d" % (x >> 5) for x in idelay_mirror]))
        # Check this one last time before we start resetting BUFRs
        if self.mmcm_status(verbose=True) != 1:
            return False
        for i in range(4):
            self.adc_reg(verbose=True)
            time.sleep(0.002)
        return all([2 == (x >> 5) for x in idelay_mirror])  # all channels scan success!

    def adc_idelay0(self):
        print('test pattern %s' % self.set_test_mode('00001100'))
        print('Type 0 (software) idelay scan')
        print("idelay  scan   " + "  ".join(self.chan_list))
        idelay_dict = {}
        for idelay in range(33):
            rx_pats = self.adc_reg_hilo()
            self.set_idelays(16*[idelay % 32])
            if idelay == 0:
                continue
            bb = " ".join(["%2.2x" % x for x in rx_pats])
            print("idelay %2.2d  Rx %s" % ((idelay - 1), bb))
            idelay_dict[idelay - 1] = rx_pats
        idelay_bests = [self.find_best_idelay(ix, idelay_dict) for ix in range(16)]
        print("idelay  best  " + " ".join(['%2d' % v for v in idelay_bests]))
        self.set_idelays(idelay_bests)
        if True:
            bstat, rlist1 = self.leep.reg_read([('banyan_status'), ('idelay_base')])
            print("idelay mirror " + " ".join(["%2d" % (x & 0x1f) for x in rlist1]))
            print("idelay mflags " + " ".join(["%2d" % (x >> 5) for x in rlist1]))
            print("banyan_status 0 0x%x" % bstat)
        # Check this one last time before we start resetting BUFRs
        if self.mmcm_status(verbose=True) != 1:
            return False
        for i in range(4):
            self.adc_reg(verbose=True)
            time.sleep(0.002)
        return True  # ???

    def adc_bufr_reset1(self, adc_values, name, adc, ic_reset, iserdes_reset):
        success = False
        for ix in range(40):  # 0.75 ** 40 = 1e-5 expected failure rate
            if adc_values[adc] == 0x4339 or adc_values[adc] == 0xa19c:
                success = True
                break
            self.reset_pulse(ic_reset)
            iserdes_reset()
            adc_values = self.adc_reg(verbose=True)
            if adc_values[adc] == 0x4339 or adc_values[adc] == 0xa19c:
                success = True
                break
        else:
            print('ERROR: %s sync failed' % name)
        print('%s sync stopped after %d iterations' % (name, ix))
        return success, adc_values

    def adc_bufr_reset(self):
        print('test pattern %s' % self.set_test_mode('00001100'))
        adc_values = self.adc_reg(verbose=True)
        print('0x%x %s %s' % (adc_values[0], adc_values[0] != 0x4339, adc_values[0] != 0xa19c))
        s1, adc_values = self.adc_bufr_reset1(
            adc_values, 'BUFR 1', 0, 'U3_clk_reset_r', self.U3_adc_iserdes_reset)
        s2, adc_values = self.adc_bufr_reset1(
            adc_values, 'BUFR 2', 4, 'U2_clk_reset_r', self.U2_adc_iserdes_reset)
        return s1 and s2

    def adc_bitslip(self):
        print('bitslip: test pattern %s' % self.set_test_mode('00001100'))
        index = 0
        bitslip = self.bitslip_calc()
        print(format(bitslip, '016b'))
        time.sleep(0.002)
        while index <= 8 and bitslip != 0:
            self.leep.reg_write([('bitslip', bitslip)])
            self.leep.reg_write([('bitslip', 0)])
            time.sleep(0.001)
            bitslip = self.bitslip_calc()
            print(format(bitslip, '016b'))
            index = index+1
        print("bitslip %s after %d iteration(s)" % ("success" if bitslip == 0 else "failure", index))
        for i in range(10):
            self.adc_reg(verbose=True)
            time.sleep(0.002)
        return bitslip == 0 and index == 1

    def adc_twos_comp(self, twoscomp):
        for adc in [self.U2_adc_spi, self.U3_adc_spi]:
            value = '00000011' if twoscomp else '00000010'
            self.spi_write(adc, 0x14, value)
            # print 'reg0x14', value

    def dac_sethld_reg(self, SET, HLD):
        return format(((SET & 0xf) << 4) + (HLD & 0xf), '08b')

    def dac_smp_reg(self, SMP):
        return format(SMP, '08b')

    def seeksethldsmp(self, SET, HLD, SMP, display=0):
        self.spi_write(self.dac_spi, 0x4, self.dac_sethld_reg(SET, HLD))
        self.spi_write(self.dac_spi, 0x5, self.dac_smp_reg(SMP))
        seek_reg = self.spi_readn([self.dac_spi], 0x6)
        SEEK = seek_reg[0][2] & 0x1
        if display:
            print('working SMP %02d SET %02d HLD %02d SEEK %d' % (SMP, SET, HLD, SEEK))
        return SEEK

    def dac_timing(self, SET=None, HLD=None, SMP=None):
        def log_step(_s, _smp, _seek, _set, _hld):
            print('Step %d: SMP %02d  SEEK %d  SET %02d  HLD %02d' % (_s, SMP, SEEK, SET, HLD))

        if SET and HLD and SMP:
            print("DAC Timing: Skipping timing search and pushing default values")
            self.seeksethldsmp(SET=SET, HLD=HLD, SMP=SMP, display=1)
            return

        # step 1 - Record SEEK for SMP=SET=HLD=0
        SMP = 0
        SET = 0
        HLD = 0
        SEEK = self.seeksethldsmp(SET, HLD, SMP)
        log_step(1, SMP, SEEK, SET, HLD)
        SEEK_000 = SEEK

        # step 2 - Sweep HLD until SEEK toggles; Hold time
        SEEK = SEEK_000
        HLD_TIME = 15  # Default if not found
        HLD += 1
        while HLD < 16:
            SEEK = self.seeksethldsmp(SET, HLD, SMP)
            if SEEK != SEEK_000:
                HLD_TIME = HLD
                break
            HLD += 1
        log_step(2, SMP, SEEK, SET, HLD)
        print("AD9781 Hold time: %d" % HLD_TIME)

        # step 3 - Sweep SET until SEEK toggles; Setup time
        SMP = 0
        SET = 0
        HLD = 0
        SEEK = SEEK_000
        SET_TIME = 15
        SET += 1
        while SET < 16:
            SEEK = self.seeksethldsmp(SET, HLD, SMP)
            if SEEK != SEEK_000:
                SET_TIME = SET
                break
            SET += 1
        log_step(3, SMP, SEEK, SET, HLD)
        print("AD9781 Setup time: %d" % SET_TIME)

        # step 4 - Find HLD and SET for each SMP
        SET = 0
        HLD = 0
        SMP = 0
        SEEK_ARR = [0]*32
        SET_ARR = [0]*32
        HLD_ARR = [0]*32
        while SMP < 32:
            SEEK_SMP = self.seeksethldsmp(SET, HLD, SMP)
            SEEK_ARR[SMP] = SEEK_SMP

            # Find ideal Hold for this SMP
            HLD_OK = 15  # Default if not found
            HLD += 1
            while HLD < 16:
                SEEK = self.seeksethldsmp(SET, HLD, SMP)
                if SEEK != SEEK_SMP:
                    HLD_OK = HLD
                    break
                HLD += 1
            HLD_ARR[SMP] = HLD_OK

            # Find ideal Setup for this SMP
            HLD = 0
            SET_OK = 15  # Default if not found
            SET += 1
            while SET < 16:
                SEEK = self.seeksethldsmp(SET, HLD, SMP)
                if SEEK != SEEK_SMP:
                    SET_OK = SET
                    break
                SET += 1
            SET_ARR[SMP] = SET_OK  # Save ideal Setup for this SMP

            # Print timing table
            print("SMP %02d  SEEK %d  SET %02d  HLD %02d" % (SMP, SEEK_ARR[SMP], SET_ARR[SMP], HLD_ARR[SMP]))
            SMP += 1

        # Identify first valid window
        p_seek = SEEK_ARR[0]
        vstart = vstop = None
        for _smp, _seek in enumerate(SEEK_ARR):
            if not vstart and (_seek == 1 and p_seek == 0):
                vstart = _smp
            if vstart and (_seek == 0 and p_seek == 1) or _smp == 31:
                vstop = _smp
                break
        p_seek = _seek

        if not vstart or not vstop:
            print("DAC Timing: No valid window found")
            return

        # Build valid window tuple: SMP, SEEK, SET, HLD
        print("Valid window: %d : %d" % (vstart, vstop))
        vwin_tup = list(zip(list(range(vstart, vstop)), SEEK_ARR[vstart:vstop],
                        SET_ARR[vstart:vstop], HLD_ARR[vstart:vstop]))
        # print("DAC Timing: First valid window ", vwin_tup)
        return vwin_tup

    # def raw_buf(self, adc_ch):  unused, bit-rotten, deleted; see all_adcs.py instead.

    def pntest_kernel(self, data):
        cnt = 0
        p9 = self.pn9
        offset = p9.index(data[0]) if data[0] in p9 else (p9.index(data[1])-1 if data[1] in p9 else 0)
        pn9l = len(p9)
        for i, d in enumerate(data):
            p = p9[(i+offset) % pn9l]
            if p != d:
                cnt += 1
            if d-p and False:
                print("%d %04x %04x %d" % (i, d, p, p-d))
            # print('chan', chan, 'error:', cnt)
        return cnt

    def buf_read_raw(self, addr, count=None, debug=None):
        if not count:
            count = 2**self.cirbuf_aw
        waveaddr = {1: 0x16, 2: 0x17}
        if addr in waveaddr:
            addr = waveaddr[addr]
        if addr in self.read_regmap:
            addr = self.read_regmap[addr]
        alist = count*[addr]
        result = self.reg_read(alist)
        return [r[2] for r in result]

    def pntest(self):
        print("pntest using circular buffer wave0")
        self.set_test_mode('00000110')
        self.adc_twos_comp(twoscomp=False)
        cntlist = []
        for chan in range(8):
            sys.stdout.write('pseudo-random test channel %d (%s)' %
                             (chan, self.channels[chan]))
            sys.stdout.flush()
            self.reg_write([{'wave0_src': chan}])
            # time.sleep(0.05)
            self.buf_read_raw('wave0_out', count=2**self.cirbuf_aw)
            self.buf_read_raw('wave0_out', count=2**self.cirbuf_aw)
            data = self.buf_read_raw('wave0_out', count=2**self.cirbuf_aw)
            # print data[0][0:2].encode('hex')
            # print data[0][2:4].encode('hex')
            data = [struct.unpack('!H', r[2:4])[0] for r in data]
            cnt = self.pntest_kernel(data)
            cntlist.append(cnt)
            sys.stdout.write('fail %d\n' % cnt if cnt else 'pass\n')
            sys.stdout.flush()
        return cntlist

    def pntest2(self, quiet=False, slow_chain=True):
        # first check the configuration to see if banyan_mem is in this FPGA build
        b_status = self.leep.reg_read(["banyan_status"])[0]
        npt = 1 << ((b_status >> 24) & 0x3f)
        if npt < 512:
            return []
        if npt > 4096:
            npt = 4096
        if not quiet:
            print("pntest2 using banyan_mem npt=%d" % npt)
        sys.stdout.flush()
        self.set_test_mode('00000110')
        self.adc_twos_comp(twoscomp=False)
        self.leep.reg_write([('banyan_mask', 0xff)])
        from get_raw_adcs import collect
        (dataset, timestamp) = collect(self.leep, npt, print_minmax=False,
                                       allow_clk_frozen=True, slow_chain=slow_chain)
        cntlist = []
        for chan in range(8):
            if not quiet:
                sys.stdout.write('pseudo-random test channel %d (%s)' % (chan, self.channels[chan]))
                sys.stdout.flush()
            data = [x + 65536 if x < 0 else x for x in dataset[chan]]
            cnt = self.pntest_kernel(data)
            cntlist.append(cnt)
            if not quiet:
                sys.stdout.write('fail %d\n' % cnt if cnt else 'pass\n')
                sys.stdout.flush()
        return cntlist

    def mmcm_step(self, count):
        cmd = 1 if count > 0 else 3
        pstep_one = [('adc_mmcm', cmd)] + 3*[('adc_mmcm', 0)]

        self.leep.reg_write(abs(count) * pstep_one)

    def pntest3(self, pstep):
        for kx in range(int(56 * 10 / pstep)):
            r = self.pntest2(quiet=True)
            print("%3d " % (kx*pstep) + "  ".join(["%5d" % x for x in r]))
            self.mmcm_step(pstep)

    def pntest4(self):
        pstep = 5
        ok = 0
        print("Scanning adc_clk mmcm phase")
        self.leep.reg_write([("clk_status_we", 1)])  # arm clock fault detector
        for kx in range(15):  # range(56*10/pstep):
            r = self.pntest2(quiet=True)
            print("%2d " % (kx*pstep) + "  ".join(["%5d" % x for x in r]))
            if all(x == 0 for x in r):
                ok += 1
            else:
                ok = 0
            if ok == 5:
                self.mmcm_step(-2 * pstep)
                print("Found safe mmcm phase %d" % ((kx - 2) * pstep))
                self.leep.reg_write([("clk_status_we", 2)])  # mark clock as good
                c_status = self.mmcm_status(verbose=True)
                return c_status == 2
            self.mmcm_step(pstep)
        print("Error: Finished full mmcm phase scan without finding eye")
        return False

    def ad7794_read_channel(self, chan):
        config = self.ad7794.configuration_register(chan)
        # print('chan', chan, 'config', format(config, '06x'), 'reading')
        self.ad7794_write(0x2, config)
        self.ad7794_write(0x1, 0x200aff)
        time.sleep(0.3)
        return self.ad7794_read(0x3)[3]

    def ad7794_calibrate(self):
        # Internal temp sensor; assume datasheet sensitivity for now
        # TODO: Properly calibrate temp sensor
        self.ad7794.calibrate(chan=6, v1=0, v2=0, t1=0, t2=0, override=(1/(0.81e-3), -273.15))

        # TODO: Calibrate thermistor bridges
        for c in [0, 1, 2, 5]:
            self.ad7794.calibrate(chan=c, v1=0, v2=0, t1=0, t2=0, override=(1/(0.81e-3), -273.15))

    def ad7794_value(self):
        return [self.ad7794_read_channel(i) for i in [0, 1, 2, 5, 6, 7]]

    def ad7794_print(self):
        sys.stdout.write("AD7794 Zest temperatures\n")
        for c in [0, 1, 2, 5, 6]:
            counts = self.ad7794_read_channel(c)
            if c == 6:
                v = self.ad7794.conv_deg(counts, c)
                sys.stdout.write("IntT: %5.3f C\n" % (v))
            else:
                v = self.ad7794.conv_volt(counts, c)
                sys.stdout.write("CH %d: %5.3f V\n" % (c+1, v))
            sys.stdout.flush()
        return True

    def amc7823_read(self, addr):
        return self.amc_read(pg=0, saddr=addr)[4] & 0xfff

    def amc7823_adcread(self, addr):
        return self.amc7823_read(addr=addr)

    def amc7823_adcread_volt(self, addr):
        adcs = self.amc7823_adcread(addr=addr)
        v = adcs * 2.5 / 2**12
        return v

    def amc7823_adcread_volt_all(self):
        return [self.amc7823_adcread_volt(addr) for addr in range(9)]

    def amc7823_string(self, check_channels=[]):
        ss = "AMC7823 housekeeping voltages\n"
        amc_labels = {
            0: 'Spare (J14-9)',
            1: 'V2P2V_MON (0.5 * V2P2V)',
            2: 'V3P7V_MON (0.5 * V3P7V)',
            3: 'V12P0V_MON (0.1776 * V12P0V)',
            4: 'microphone',
            5: 'LO_MON',
            6: 'I_MON current * 1 Ohm',
            7: 'V_MON (0.5 * VDD3P3V)',
            8: 'On-chip temperature'
        }
        v = self.amc7823_adcread_volt_all()
        amc_minmax = [(0, 3.3), (1.0, 1.2), (1.66, 2.04), (0.85, 2.24),
                      (0.5, 2.7), (0.7, 1.4), (0.28, 0.9), (1.5, 1.8),
                      (0.1, 0.2)]
        rv = True
        for addr in range(9):
            # print '%4.4x' % adcs[addr],
            n = amc_labels[addr] if addr in amc_labels else "."
            too_lo = v[addr] < amc_minmax[addr][0]
            too_hi = v[addr] > amc_minmax[addr][1]
            code = ("<" if too_lo else " ") + (">" if too_hi else " ")
            ss += '%2d  %6.3f V %s %s\n' % (addr, v[addr], code, n)
            if (addr in check_channels) and (too_lo or too_hi):
                rv = False
        return (ss, rv)

    def amc7823_print(self, check_channels=[]):
        (ss, rv) = self.amc7823_string(check_channels)
        sys.stdout.write(ss)
        return rv

    # def read_health_status(leep):
    #     fnames = ["adc", "4xout", "clkout3", "dco", "gtx_tx", "gtx_rx"]
    #     pnames = ["U2", "U3"]
    #     onames = ["crc_errors"]
    #     name_list = [("frequency_"+n) for n in fnames] + \
    #         [("clk_phase_diff_out_"+n) for n in pnames] + \
    #         [(x) for x in onames] + \
    #         [("freq_multi_count[%d]" % ix) for ix in range(8)]
    #     foo = leep.reg_read(name_list)[0]
    #     for ix in range(6):
    #         print("%12s  %.6f * 50 MHz" % (fnames[ix], foo[ix]*0.5**24))
    #     for ix in range(8):
    #         print("freq_multi_count[%d]  %.6f * 50 MHz" % (ix, foo[9+ix]/(2.0**23-5.0)))
    #     describe_phase_diff(foo[6], "U2")
    #     describe_phase_diff(foo[7], "U3")
    #     for ix in range(len(onames)):
    #         print("%s %d" % (onames[ix], foo[8+ix]))


if __name__ == "__main__":

    from argparse import ArgumentParser

    parser = ArgumentParser(description="Zest Digitizer Setup script")

    parser.add_argument('-a', '--address', dest="dev_addr", default=None,
                        help='FPGA carrier URL (leep://<IP> or ca://<PREFIX>)')
    parser.add_argument('-r', '--reset', action='store_true', dest='reset', default=False,
                        help='Run HW reset routines')
    parser.add_argument('-dn', '--dac_normal_mode', action='store_true', dest='dac_normal_mode', default=False,
                        help='Select DAC Normal output mode. Default is Mix mode.')
    parser.add_argument('-s', '--scan', dest='scan', default=None, type=int,
                        help='Run MMCM scan')
    parser.add_argument('--strict', action='store_true', dest='strict', default=False,
                        help='Strict checks on test results')
    parser.add_argument('-t', '--timeout', type=float, default=0.1,
                        help='LEEP network timeout')
    parser.add_argument('-f', '--ref_freq', dest='ref_freq', default=50., type=float,
                        help='Reference oscillator (in MHz)')
    parser.add_argument('-c', '--clk_freq', dest='clk_freq', default=100., type=float,
                        help='Intended ADC clock frequency (in MHz)')

    args = parser.parse_args()

    prc = c_zest(
        args.dev_addr, reset=args.reset,
        dac_nm_mode=args.dac_normal_mode,
        timeout=args.timeout, strict=args.strict,
        ref_freq=args.ref_freq, clk_freq=args.clk_freq*1e6)

    if args.scan:
        prc.pntest3(args.scan)
