From Henry Spencer Subject Re HELP Real Time Clock Standby Mode In article Martin John Gregory writes I am having trouble obtaining the specified standby current drain from a Real Time lowest current drain I can acheive at Vcc is This is three times the specified Made sure that RESET is asserted for Trlh after powerup and AS is low during this Made sure that there is a cycle on AS after the negation of RD or WR during which STBY was Are any of the inputs to the chip coming from TTL Standby drain specs for CMOS chips typically apply only if inputs are pulled all the way down to zero or all the way up to TTL isn't good at doing the former and it won't do the latter at all without help from pullup This sort of thing can easily multiply power consumption by a considerable factor because the CMOS transistors that are supposed to be OFF aren't all the way hard All work is one man's Henry Spencer U of Toronto Zoology Kipling utzoo henry