// Seed: 319970634
module module_0 (
    output id_0,
    input id_1,
    input reg id_2,
    output id_3,
    output logic id_4,
    input logic id_5
);
  initial begin
    if (1) begin
      if (id_1) begin
        id_3 <= id_2;
      end else id_3 = id_2;
    end
  end
endmodule
