Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 69eae12ef9f04b2aa27144478ce129fd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot REG_16bit_SIPO_behav xil_defaultlib.REG_16bit_SIPO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG_SIPO_4Bit
Compiling module xil_defaultlib.REG_16bit_SIPO
Compiling module xil_defaultlib.glbl
Built simulation snapshot REG_16bit_SIPO_behav
