$date
	Fri May 15 20:44:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator4_tb $end
$scope module comp0 $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # e $end
$var wire 1 $ ebar $end
$var wire 1 % eq $end
$var wire 1 & g $end
$var wire 1 ' gbar $end
$var wire 1 ( gt $end
$var wire 1 ) l $end
$var wire 1 * lt $end
$var wire 1 + w1 $end
$var wire 1 , w2 $end
$var wire 1 - w3 $end
$var wire 1 . w4 $end
$var wire 4 / x [3:0] $end
$var wire 4 0 bbar [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 0
b1101 /
0.
0-
0,
0+
x*
1)
x(
1'
0&
x%
1$
0#
b10 "
b0 !
$end
#50
0)
0'
1&
b1100 0
b1001 /
1,
b11 "
b101 !
#100
b1000 /
b1101 0
b10 "
#150
1)
1'
0&
0,
b1101 /
b1000 0
b111 "
#200
0)
0'
1&
b1100 0
b1 /
1+
b11 "
b1101 !
#250
