Altera Nios II. 2001. http://www.altera.com/products/ip/processors/nios2/ni2-index.html.
Bower, J., Luk, W., Mencer, O., Flynn, M. J., and Morf, M. 2006. Dynamic clock-frequencies for FPGAs. Microprocess. Microsyst. 30. 6, 388--397.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Joo M.P. Cardoso , Pedro C. Diniz, Compilation Techniques for Reconfigurable Architectures, Springer Publishing Company, Incorporated, 2008
Seonil Choi , Ju-wook Jang , Sumit Mohanty , Viktor K. Prasanna, Domain-Specific Modeling for Rapid Energy Estimation of Reconfigurable Architectures, The Journal of Supercomputing, v.26 n.3, p.259-281, November 2003[doi>10.1023/A:1025647031327]
Clarke, J., Gaffar, A., and Constantinides, G. 2005. Parameterized logic power consumption models for FPGA-based arithmetic. In Proceedings of the International Conference on Field-Programmable Logic Applications. 626--629.
Jason Cong , Guoling Han , Wei Jiang, Synthesis of an application-specific soft multiprocessor system, Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, February 18-20, 2007, Monterey, California, USA[doi>10.1145/1216919.1216934]
Cosoroaba, A. and Rivoallon, F. 2006. Achieving higher system performance with Virtex-5 family FPGAs. Tech. rep., Xilinx Corporation.
Stephen Craven , Cameron Patterson , Peter Athanas, A Methodology for Generating Application-Specific Heterogeneous Processor Arrays, Proceedings of the 39th Annual Hawaii International Conference on System Sciences, p.251.1, January 04-07, 2006[doi>10.1109/HICSS.2006.15]
Eghan, A. 2006. Applying compact thermal models. Xilinx Xcell J. 59, 38--41.
Esam El-Araby , Ivan Gonzalez , Tarek El-Ghazawi, Exploiting Partial Runtime Reconfiguration for High-Performance Reconfigurable Computing, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.1 n.4, p.1-23, January 2009[doi>10.1145/1462586.1462590]
Tarek El-Ghazawi , Esam El-Araby , Miaoqing Huang , Kris Gaj , Volodymyr Kindratenko , Duncan Buell, The Promise of High-Performance Reconfigurable Computing, Computer, v.41 n.2, p.69-76, February 2008[doi>10.1109/MC.2008.65]
Golub, G. and Kahan, W. 1965. Calculating the singular values and pseudo-inverse of a matrix. SIAM J. Numer. Anal. 2, 3, 205--224.
Golub, G. and Van Loan, C. 1996. Matrix Computations. Johns Hopkins University Press, Baltimore, MD.
Chun Hok Ho , Chi Wai Yu , Philip Leong , Wayne Luk , Steven J. E. Wilton, Floating-point FPGA: architecture and modeling, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.12, p.1709-1718, December 2009[doi>10.1109/TVLSI.2008.2006616]
H. Peter Hofstee, Power Efficient Processor Architecture and The Cell Processor, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.258-262, February 12-16, 2005[doi>10.1109/HPCA.2005.26]
Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]
Harold Ishebabi , Christophe Bobda, Automated architecture synthesis for parallel programs on FPGA multiprocessor systems, Microprocessors & Microsystems, v.33 n.1, p.63-71, February, 2009[doi>10.1016/j.micpro.2008.08.009]
Kapre, N. and Dehon, A. 2009. Performance comparison of single-precision SPICE model-evaluation on FPGA, GPU, Cell, and multi-core processors. In Proceedings of the International Conference on Field Programmable Logic Applications. 65--72.
Ronny Krashinsky , Christopher Batten , Mark Hampton , Steve Gerding , Brian Pharris , Jared Casper , Krste Asanovic, The Vector-Thread Architecture, IEEE Micro, v.24 n.6, p.84-90, November 2004[doi>10.1109/MM.2004.90]
Akash Kumar , Shakith Fernando , Yajun Ha , Bart Mesman , Henk Corporaal, Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-27, July 2008[doi>10.1145/1367045.1367049]
Ian Kuon , Russell Tessier , Jonathan Rose, FPGA Architecture: Survey and Challenges, Foundations and Trends in Electronic Design Automation, v.2 n.2, p.135-253, February 2008[doi>10.1561/1000000005]
Roman Lysecky , Frank Vahid, Design and implementation of a MicroBlaze-based warp processor, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.3, p.1-22, April 2009[doi>10.1145/1509288.1509294]
Matrix Market 2007. http://math.nist.gov/MatrixMarket/.Netlib 2005. http://www.netlib.org/.
Ronen, R., Mendelson, A., Lai, K., Lu, S.-L., Pollack, F., and Shen, J. 2001. Coming challenges in micro-architecture and architecture. Proc. IEEE 89, 3, 325--340.
Salminen, E., Kulmala, A., and Hamalaninen, T. 2005. HIBI-based multiprocessor SoC on FPGA. In Proceedings of the International Symposium on Circuits and Systems. 3351--3354.
Sangiovanni-Vincentelli, A., Chen, L.-K., and Chua, L. O. 1977. An efficient heuristic cluster algorithm for tearing large-scale networks. IEEE Trans. Circ. Syst. 24, 12, 709--717.
Li Shang , Alireza S. Kaviani , Kusuma Bathala, Dynamic power consumption in Virtexâ„¢-II FPGA family, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503072]
The PASM Project: A Study of Reconfigurable Parallel Computing, Proceedings of the 1996 International Symposium on Parallel Architectures, Algorithms and Networks, p.529, June 12-14, 1996
Fei Sun , S. Ravi , A. Raghunathan , N. K. Jha, Application-specific heterogeneous multiprocessor synthesis using extensible processors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1589-1602, September 2006[doi>10.1109/TCAD.2005.858269]
Tinney, W. F. and Hart, C. E. 1967. Power flow solution by Newton's method. IEEE Trans. Power Appl. Syst. 86, 3, 1449--1460.
Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994[doi>10.1109/92.335012]
Todman, T. J., Constantinides, G. A., Wilton, S. J. E., Mencer, O., Luk, W., and Cheung, P. Y. K. 2005. Reconfigurable computing: Architectures and design methods. IEE Proc. Comput. Digital Tech. 152, 2, 193--207.
Keith Underwood, FPGAs vs. CPUs: trends in peak floating-point performance, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968305]
Deepak Unnikrishnan , Jia Zhao , Russell Tessier, Application Specific Customization and Scalability of Soft Multiprocessors, Proceedings of the 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines, p.123-130, April 05-07, 2009[doi>10.1109/FCCM.2009.41]
Virtex-6 Family Overview 2010. http://www.xilinx.com/support/documentation/data sheets/ds150.pdf.
Virtex II FPGA datasheet 2007. http://direct.xilinx.com/bvdocs/publications/ds031.pdf.
Wang, X., Ziavras, S., Nwankpa, C., Johnson, J., and Nagvajara, P. 2007. Parallel solution of Newton's power flow equations on configurable chips. Int. J. Electric Power Energy Syst. 29, 5, 422--431.
Wang, X. and Ziavras, S. G. 2006. Exploiting mixed-mode parallelism for matrix operations on the HERA architecture through reconfiguration. IEE Proc. Comput. Digital Tech. 153, 4, 249--260.
Xilinx 2006. Power vs. performance: The 90 nm inflection point. http://www.xilinx.com/support/documentation/white papers/wp223.pdf.
Xilinx 2010. XPower estimator user guide. http://www.xilinx.com/support/documentation/user guides/ug440.pdf.
Xilinx Microblaze 2001. http://www.xilinx.com/products/design resources/proc central/microblaze.htm.
Ling Zhuo , Viktor K. Prasanna, High-Performance Designs for Linear Algebra Operations on Reconfigurable Hardware, IEEE Transactions on Computers, v.57 n.8, p.1057-1071, August 2008[doi>10.1109/TC.2008.55]
