[
  {
    "author": [
      {
        "given": "Accellera"
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2004"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "SystemVerilog 3.1a Language Reference Manual – Accellera’s Extension to Verilog"
    ],
    "type": null,
    "url": [
      "http://www.eda-stds.org/sv/SystemVerilog_3."
    ]
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "V."
      },
      {
        "family": "Hrishikesh",
        "given": "M.S."
      },
      {
        "family": "Keckler",
        "given": "S.W."
      },
      {
        "family": "Burger",
        "given": "D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc. ISCA"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "248–259"
    ],
    "title": [
      "Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A.V."
      },
      {
        "family": "Ulman",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Addison-Wesley, Narosa"
    ],
    "title": [
      "Principles of Compiler Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ahonen",
        "given": "T."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2006"
    ],
    "genre": [
      "DrTech Thesis,"
    ],
    "pages": [
      "625"
    ],
    "publisher": [
      "Tampere University of Technology. TUT Publication"
    ],
    "title": [
      "Designing Network-Based Single-Chip System Architectures"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Ahonen",
        "given": "T."
      },
      {
        "family": "Virtanen",
        "given": "S."
      },
      {
        "family": "Kylliäinen",
        "given": "J."
      },
      {
        "family": "Truscan",
        "given": "D."
      },
      {
        "family": "Kasanko",
        "given": "T."
      },
      {
        "family": "Sigüenza-Tortosa",
        "given": "D.A."
      },
      {
        "family": "Ristimäki",
        "given": "T."
      },
      {
        "family": "Paakkulainen",
        "given": "J."
      },
      {
        "family": "Nurmi",
        "given": "T."
      },
      {
        "family": "Saastamoinen",
        "given": "I."
      },
      {
        "family": "Isännäinen",
        "given": "H."
      },
      {
        "family": "Lilius",
        "given": "J."
      },
      {
        "family": "Nurmi",
        "given": "J."
      },
      {
        "family": "Isoaho",
        "given": "J."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Case Study In Noc Platform Design",
      "Interconnect-Centric Design for Advanced SoC and NoC",
      "Chapter"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "Nurmi",
        "given": "J."
      },
      {
        "family": "Tenhunen",
        "given": "H."
      },
      {
        "family": "Isoaho",
        "given": "J."
      },
      {
        "family": "Jantsch",
        "given": "A."
      }
    ],
    "pages": [
      "425–453"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "A Brunch from the Coffee Table"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Ahonen",
        "given": "T."
      },
      {
        "family": "Nurmi",
        "given": "J."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. International Conference on Field Programmable Logic and Applications"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "606–611"
    ],
    "title": [
      "Integration of a NoC-Based Multimedia Processing Platform"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ahonen",
        "given": "T."
      },
      {
        "family": "Nurmi",
        "given": "T."
      },
      {
        "family": "Nurmi",
        "given": "J."
      },
      {
        "family": "Isoaho",
        "given": "J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "193–199"
    ],
    "title": [
      "Block-wise Extraction of Rent’s Exponents for an Extensible Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Allan",
        "given": "V."
      },
      {
        "family": "Jones",
        "given": "R."
      },
      {
        "family": "Lee",
        "given": "R."
      },
      {
        "family": "Allan",
        "given": "S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Software Pipelining"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Allen",
        "given": "E."
      },
      {
        "family": "Chase",
        "given": "D."
      },
      {
        "family": "Hallett",
        "given": "J."
      },
      {
        "family": "Luchangco",
        "given": "V."
      },
      {
        "family": "Maessen",
        "given": "J.W."
      },
      {
        "family": "Ryu",
        "given": "S."
      },
      {
        "family": "GL",
        "given": "Sttele",
        "suffix": "Jr"
      },
      {
        "family": "Tobin-Hochstadt",
        "given": "S."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Technical Memo, Sun Microsystems"
    ],
    "date": [
      "2007",
      "March"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "The Fortress Language Specification v. 1.0 β"
    ],
    "type": "article-journal",
    "url": [
      "http://research.sun.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Allen",
        "given": "R."
      },
      {
        "family": "Kennedy",
        "given": "K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Optimizing Compilers for Modern Architectures"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Altera"
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "2007"
    ],
    "title": [
      "company web page"
    ],
    "type": null,
    "url": [
      "http://www.altera.com"
    ]
  },
  {
    "author": [
      {
        "given": "Altera"
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2006"
    ],
    "note": [
      "Virtex-4 Density Comparison. Consulted on 16 February 2007. Altera white paper at"
    ],
    "title": [
      "Stratix II vs"
    ],
    "type": null,
    "url": [
      "http://www.altera.com"
    ]
  },
  {
    "author": [
      {
        "given": "Altera"
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Nios Embedded Processor (visited on January 2007). Available at"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/products/ip/processors/nios/nio-index.html"
    ]
  },
  {
    "author": [
      {
        "given": "Altera"
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Nios II"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/nios2"
    ]
  },
  {
    "author": [
      {
        "given": "Altera"
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "FPU DFPAU (visited on January 2007). Available at"
    ],
    "type": null,
    "url": [
      "http:"
    ]
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "E."
      },
      {
        "family": "Bai",
        "given": "Z."
      },
      {
        "family": "Bischof",
        "given": "C."
      },
      {
        "family": "Demmel",
        "given": "J."
      },
      {
        "family": "Dongarra",
        "given": "Du Croz"
      },
      {
        "family": "J",
        "given": "Greenbaum"
      },
      {
        "family": "A",
        "given": "Hammarling"
      },
      {
        "family": "S",
        "given": "McKenney"
      },
      {
        "family": "A",
        "given": "Sorensen"
      },
      {
        "given": "D."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proc. Supecomputing"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "2–11"
    ],
    "title": [
      "LAPACK: A Portable Linear Algebra Library for High-Performance Computers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Andrews",
        "given": "J."
      },
      {
        "family": "Baker",
        "given": "N."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "25–37"
    ],
    "title": [
      "Xbox 360 System Architecture"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Annaratone",
        "given": "M."
      },
      {
        "family": "Arnould",
        "given": "E."
      },
      {
        "family": "Gross",
        "given": "T."
      },
      {
        "family": "Kung",
        "given": "H.T."
      },
      {
        "family": "Lam",
        "given": "M."
      },
      {
        "family": "Menzilicioglu",
        "given": "O."
      },
      {
        "family": "Webb",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1523–1538"
    ],
    "title": [
      "The Warp Computer: Architecture, Implementation and Performance"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Appel",
        "given": "A.W."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Modern Compiler Implementation in C"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "A.R.C."
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "CAS & ISS). Available at http://www.arc.com/software/simulation/casandiss.html. Verified 2007-01-25"
    ],
    "title": [
      "Cycle-Accurate and Instruction Set Simulator"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "given": "A.R.M."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Advanced RISC Machines Ltd"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "ion 3"
    ],
    "title": [
      "ARM9TDMI, Technical Reference Manual"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "given": "A.R.M."
      }
    ],
    "citation-number": [
      "22."
    ],
    "date": [
      "1995",
      "Version 2.0"
    ],
    "publisher": [
      "Advanced RISC Machines Ltd"
    ],
    "title": [
      "An Introduction to Thumb"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "A.R.M."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "2007",
      "2007-01"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "Jazelle Technology, consulted 18"
    ],
    "type": null,
    "url": [
      "http:"
    ]
  },
  {
    "author": [
      {
        "given": "A.R.M."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at http://www.arm.com/products/ CPUs/VFP9-S.html (visited on January 2007"
    ],
    "title": [
      "VFP9-S coprocessor"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Arnold",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proc. IEEE International Conference on Field-Programmable Technology"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "121–128"
    ],
    "title": [
      "S5: The Architecture and Development Flow of a Software Configurable Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Arnold",
        "given": "M."
      },
      {
        "family": "Corporaal",
        "given": "H."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proc. 9th International Symposium on Hardware/Software Codesign (CODES’01"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "61–66"
    ],
    "title": [
      "Designing Domain Specific Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ashenden",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "The Designer’s Guide to VHDL"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Meister",
        "given": "A.S.I.P."
      }
    ],
    "citation-number": [
      "28."
    ],
    "date": [
      "2007"
    ],
    "type": null,
    "url": [
      "http://www.eda-meister.org"
    ]
  },
  {
    "author": [
      {
        "family": "Athanas",
        "given": "R."
      },
      {
        "family": "Silvermann",
        "given": "H."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "11–18"
    ],
    "title": [
      "Processor Configuration Through Instruction Set Metamorphosis"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Atkins",
        "given": "M."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Micro, October"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "72–78",
      "24–27"
    ],
    "title": [
      "Performance and the i860 Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Babb",
        "given": "J."
      },
      {
        "family": "Frank",
        "given": "M."
      },
      {
        "family": "Lee",
        "given": "V."
      },
      {
        "family": "Waingold",
        "given": "E."
      },
      {
        "family": "Barua",
        "given": "R."
      },
      {
        "family": "Taylor",
        "given": "M."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Devabhaktuni",
        "given": "S."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proc. FCCM"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "134–143"
    ],
    "title": [
      "The RAW Benchmark Suite: Computation Structures for General Purpose Computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Baines",
        "given": "R."
      },
      {
        "family": "Pulley",
        "given": "D."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Communication Magazine"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "105–113"
    ],
    "title": [
      "A Total Cost Approach to Evaluating Different Reconfigurable Architectures for Baseband Processing in Wireless Receivers"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Bakoglu",
        "given": "H.B."
      }
    ],
    "citation-number": [
      "33."
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "489"
    ],
    "publisher": [
      "Addison-Wesley References"
    ],
    "title": [
      "Circuits, Interconnections and Packaging for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bakoglu",
        "given": "H.B."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "308–309"
    ],
    "title": [
      "A System Level Circuit Model for Multiand Single-Chip CPUs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ball",
        "given": "J."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proc. Hot Chips 17"
    ],
    "date": [
      "2005",
      "2005"
    ],
    "location": [
      "Stanford, CA"
    ],
    "title": [
      "The Nios II Family of Configurable Soft-core Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ball",
        "given": "S."
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "3rd edn"
    ],
    "location": [
      "Burlington"
    ],
    "publisher": [
      "Newnes (Elsevier Science"
    ],
    "title": [
      "Embedded Microprocessor Systems: Real World Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ball",
        "given": "T."
      },
      {
        "family": "Larus",
        "suffix": "JR"
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proc. SIGPLAN Conference on Programming Language Design and Implementation (PLDI"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "300–313"
    ],
    "title": [
      "Branch Prediction for Free"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Barat",
        "given": "F."
      },
      {
        "family": "Lauwereins",
        "given": "R."
      },
      {
        "family": "Deconinck",
        "given": "G."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE Transactions on Software Engineering"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "847–862"
    ],
    "title": [
      "Reconfigurable Instruction Set Processors from a Hardware/Software Perspective"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Barua",
        "given": "R."
      },
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proc. ISCA"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "4–15"
    ],
    "title": [
      "Maps: A Compiler-Managed Memory System for Raw Machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Batcher",
        "given": "K."
      },
      {
        "family": "Papachristou",
        "given": "C."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proc. VLSI Test Symposium"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "34–40"
    ],
    "title": [
      "Instruction Randomization Self Test for Processor Cores"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bayraktaroglu",
        "given": "I."
      },
      {
        "family": "Hunt",
        "given": "J."
      },
      {
        "family": "Watkins",
        "given": "D."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "27 2"
    ],
    "title": [
      "Cache Resident Functional Micro-processor Testing: Avoiding High Speed IO Issues"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "B.D.T.I."
      }
    ],
    "citation-number": [
      "42."
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "Technical Report,"
    ],
    "publisher": [
      "Berkeley Design Technologies, Inc"
    ],
    "title": [
      "Choosing a DSP Processor"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "given": "B.D.T.I."
      }
    ],
    "citation-number": [
      "43."
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "Technical Report,"
    ],
    "publisher": [
      "Berkeley Design Technologies, Inc"
    ],
    "title": [
      "Evaluating DSP Processor Performance"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "given": "B.D.T.I."
      }
    ],
    "citation-number": [
      "44."
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Berkeley Design Technology, Inc"
    ],
    "title": [
      "Buyer’s Guide to DSP Processors, 2004 Edition"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "J."
      },
      {
        "family": "Thomas",
        "given": "A."
      },
      {
        "family": "Vorbach",
        "given": "M."
      },
      {
        "family": "Baumgarte",
        "given": "V."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proc. DATE"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "11–12"
    ],
    "title": [
      "An Industrial/ Academic Configurable System-on-Chip Project (CsoC): Coarse-Grain XPP-/ Leon-Based Architecture Integration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bell",
        "given": "G."
      },
      {
        "family": "Strecker",
        "given": "W.D."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proc. the 3rd Annual Symposium on Computer Architecture"
    ],
    "date": [
      "1976"
    ],
    "location": [
      "Pittsburgh"
    ],
    "pages": [
      "1–14"
    ],
    "title": [
      "What Have We Learned from The PDP-11?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bernardi",
        "given": "P."
      },
      {
        "family": "Sanchez",
        "given": "E."
      },
      {
        "family": "Schillaci",
        "given": "M."
      },
      {
        "family": "Squillero",
        "given": "G."
      },
      {
        "family": "Sonza Reorda",
        "given": "M."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proc. DATE"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "412–417"
    ],
    "title": [
      "An Effective Technique for Minimizing the Cost of Processor Software-Based Diagnosis in SoCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Berry",
        "given": "G."
      },
      {
        "family": "Gonthier",
        "given": "G."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Institut National de Recherche en Informatique et en Automatique"
    ],
    "date": [
      "1998",
      "1988-05"
    ],
    "genre": [
      "Technical Report 842,"
    ],
    "location": [
      "France"
    ],
    "note": [
      "Available at",
      "Verified 2007-01-24"
    ],
    "title": [
      "The Esterel Synchronous Programming Language: Design, Semantics, Implementation"
    ],
    "type": "chapter",
    "url": [
      "http://www.inria.fr/rrrt/rr-0842.html."
    ]
  },
  {
    "author": [
      {
        "family": "Bolsen",
        "given": "I."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proc. FPL"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "391–392"
    ],
    "title": [
      "Challenges and Opportunities of FPGA Platforms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bondalapati",
        "given": "K."
      },
      {
        "family": "Prasanna",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1201–1217"
    ],
    "title": [
      "Reconfigurable Computing Systems"
    ],
    "type": "article-journal",
    "volume": [
      "90"
    ]
  },
  {
    "author": [
      {
        "family": "Borgatti",
        "given": "M."
      },
      {
        "family": "Lertora",
        "given": "F."
      },
      {
        "family": "Foret",
        "given": "B."
      },
      {
        "family": "Cali",
        "given": "L."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits (JSSC"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "521–529"
    ],
    "title": [
      "A Reconfigurable System Featuring Dynamically Extensible Embedded Microprocessor, FPGA, and Customizable I/O"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "A",
        "given": "Both"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proc. Conference on European Design Automation"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "72–76"
    ],
    "title": [
      "Hardware-Software-Codesign of Application Specific Microcontrollers with the ASM Environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brahme",
        "given": "D."
      },
      {
        "family": "Abraham",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "475–485"
    ],
    "title": [
      "Functional Testing of Microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "S",
        "given": "Brown"
      },
      {
        "family": "J",
        "given": "Rose"
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEEE Design Test of Computers"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "42–57"
    ],
    "title": [
      "Architecture of FPGAs and CPLDs: A Tutorial"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Brunelli",
        "given": "C."
      }
    ],
    "citation-number": [
      "55."
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "Tampere University of Technology"
    ],
    "title": [
      "Design of a Floating-Point Unit for a RISC Microprocessor, MSc Thesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brunelli",
        "given": "C."
      },
      {
        "family": "Garzia",
        "given": "F."
      },
      {
        "family": "Campi",
        "given": "F."
      },
      {
        "family": "Mucci",
        "given": "C."
      },
      {
        "family": "Nurmi",
        "given": "J."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proc. International Symposium on SoC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "29–32"
    ],
    "title": [
      "A FPGA Implementation of an Open-Source Floating-Point Computation System"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brunelli",
        "given": "C."
      },
      {
        "family": "Cinelli",
        "given": "F."
      },
      {
        "family": "Rossi",
        "given": "D."
      },
      {
        "family": "Nurmi",
        "given": "J."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proc. PRIME"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "229–232"
    ],
    "title": [
      "A VHDL Model and Implementation of a Coarse-Grain Reconfigurable Coprocessor for a RISC Core"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brunelli",
        "given": "C."
      },
      {
        "family": "Garzia",
        "given": "F."
      },
      {
        "family": "Nurmi",
        "given": "J."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Invited paper in Proc. ReCoSoC’06"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Montpellier, France"
    ],
    "pages": [
      "1–7"
    ],
    "title": [
      "A Coarse-Grain Reconfigurable Machine with Floating-Point Arithmetic Capabilities"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Budiu",
        "given": "M."
      },
      {
        "family": "Goldstein",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "Proc. FPGA"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "195–205"
    ],
    "title": [
      "Fast Compilation for Pipelined Reconfigurable Fabrics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burger",
        "given": "D."
      },
      {
        "family": "Goodman",
        "given": "Kagi",
        "suffix": "JR"
      },
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "55–62"
    ],
    "title": [
      "Limited Bandwidth to Affect Processor Design"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "given": "Cadence"
      }
    ],
    "citation-number": [
      "61."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "VCC) Available at http: //www.cadence.com/company/success_stories/success.aspx?xml=philips_ss. verified 2007-01-24"
    ],
    "title": [
      "The Virtual Component Co-Design"
    ],
    "type": null
  },
  {
    "citation-number": [
      "62."
    ],
    "container-title": [
      "CaffeineMark"
    ],
    "date": [
      "2007",
      "2007-01"
    ],
    "issue": [
      "0"
    ],
    "title": [
      "Benchmark Information, consulted 18"
    ],
    "type": "article-journal",
    "url": [
      "http://www.benchmarkhq.ru/cm30/info.html"
    ],
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Gagnon",
        "given": "E."
      }
    ],
    "citation-number": [
      "63."
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "location": [
      "Montreal"
    ],
    "publisher": [
      "McGill University"
    ],
    "title": [
      "A Portable Research Framework for the Execution of Java Bytecode"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Caldwell",
        "given": "A.E."
      },
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Koushanfar",
        "given": "F."
      },
      {
        "family": "Lu",
        "given": "H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Oliver",
        "given": "M."
      },
      {
        "family": "Stroobandt",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "GTX: The MARCO GSRC Technology Extrapolation System. In Proc. DAC"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "693–698"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Callahan",
        "given": "T."
      },
      {
        "family": "Hauser",
        "given": "Wawrzynek",
        "suffix": "JR"
      },
      {
        "given": "J."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "62–69"
    ],
    "title": [
      "The Garp Architecture and C Compiler"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Campi",
        "given": "F."
      },
      {
        "family": "Toma",
        "given": "M."
      },
      {
        "family": "Lodi",
        "given": "A."
      },
      {
        "family": "Cappelli",
        "given": "A."
      },
      {
        "family": "Canegallo",
        "given": "R."
      },
      {
        "family": "Guerrieri",
        "given": "R."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "250–251"
    ],
    "title": [
      "A VLIW Processor with Reconfigurable Instruction Set for Embedded Applications"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Campi",
        "given": "F."
      },
      {
        "family": "Mucci",
        "given": "C."
      },
      {
        "family": "Deledda",
        "given": "A."
      },
      {
        "family": "Vanzolini",
        "given": "L."
      },
      {
        "family": "Ciccarelli",
        "given": "L."
      },
      {
        "family": "Pizzotti",
        "given": "M."
      },
      {
        "family": "Vitkovski",
        "given": "A."
      },
      {
        "family": "Lodi",
        "given": "A."
      },
      {
        "family": "Rolandi",
        "given": "P."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "DATE"
    ],
    "title": [
      "A Dynamically Adaptive DSP for Heterogenous Reconfigurable Platforms"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "8–19"
    ],
    "title": [
      "From Behavior to Structure: High-Level Synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Carlson",
        "given": "C.R."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "High-Level Language Computer Architecture"
    ],
    "date": [
      "1975"
    ],
    "editor": [
      {
        "family": "Chu",
        "given": "Y."
      }
    ],
    "location": [
      "New York, Chapter 3"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "A Survey of High-Level Language Computer Architecture"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "Celoxica"
      }
    ],
    "citation-number": [
      "70."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at",
      "Verified 2007-01-24"
    ],
    "title": [
      "Technical Library"
    ],
    "type": null,
    "url": [
      "http://www.celoxica.com/techlib/"
    ]
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "S.C."
      },
      {
        "family": "Shepard",
        "given": "K.L."
      },
      {
        "family": "Restle",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "102–109"
    ],
    "title": [
      "Uniform-Phase Uniform-Amplitude Resonant-Load Global Clock Distributions"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "P.P."
      },
      {
        "family": "Mahlke",
        "given": "S.A."
      },
      {
        "family": "Chen",
        "given": "W.Y."
      },
      {
        "family": "Water",
        "given": "N.J."
      },
      {
        "family": "Hwu",
        "given": "W.W."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "Proc. 18th Annual Int’l Symposium on Computer Architecture"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "266–275"
    ],
    "title": [
      "IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Charles",
        "given": "P."
      },
      {
        "family": "Donawa",
        "given": "C."
      },
      {
        "family": "Ebcioglu",
        "given": "K."
      },
      {
        "family": "Grothoff",
        "given": "C."
      },
      {
        "family": "Kielstra",
        "given": "A."
      },
      {
        "family": "Saraswat",
        "given": "V."
      },
      {
        "family": "Sarkar",
        "given": "V."
      },
      {
        "family": "Praun",
        "given": "C.",
        "particle": "von"
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "X10: An Object-Oriented Approach to Non-Uniform Cluster Computing. In Proc. OOPSLA"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "519–538"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "L."
      },
      {
        "family": "Bai",
        "given": "X."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "Journal of Electronic Testing: Theory and Applications"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "529–538"
    ],
    "title": [
      "Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "L."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "IEEE Transactions on CAD of Integrated Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "369–380"
    ],
    "title": [
      "Software-Based Self-Testing Methodology for Processor Cores"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "L."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Proc. DAC"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "259–262"
    ],
    "title": [
      "Software-Based Diagnosis for Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "L."
      },
      {
        "family": "Ravi",
        "given": "S."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "Proc. DAC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "548–553"
    ],
    "title": [
      "A Scalable Software-Based Self-Testing Methodology for Programmable Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cherry",
        "given": "S."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "2004",
      "2004-07"
    ],
    "pages": [
      "58–60"
    ],
    "title": [
      "Edholm’s Law of Bandwidth"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chinnery",
        "given": "D.G."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "79."
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Closing the Gap Between ASIC and Custom"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "H",
        "given": "Choi"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "Proc. ICCAD"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "665–671"
    ],
    "title": [
      "Synthesis of Application Specific Instructions for Embedded DSP Software"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ciricescu",
        "given": "S."
      },
      {
        "family": "Essick",
        "given": "R."
      },
      {
        "family": "Lucas",
        "given": "B."
      },
      {
        "family": "May",
        "given": "P."
      },
      {
        "family": "Moat",
        "given": "K."
      },
      {
        "family": "Norris",
        "given": "J."
      },
      {
        "family": "Schuette",
        "given": "M."
      },
      {
        "family": "Saidi",
        "given": "A."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "Proc. Intl Symposium on Microarchitectures (MICRO-36"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "141–150"
    ],
    "title": [
      "The Reconfigurable Streaming Vector Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "W.A."
      },
      {
        "family": "Molnar",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "82."
    ],
    "container-title": [
      "Computers in Biomedical Research"
    ],
    "date": [
      "1974"
    ],
    "editor": [
      {
        "family": "Waxman",
        "given": "B.D."
      },
      {
        "family": "Stacey",
        "given": "R."
      }
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "45–85,"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "Macromodular Computer Systems"
    ],
    "type": "chapter",
    "volume": [
      "IV"
    ]
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "N.T."
      },
      {
        "family": "Zhong",
        "given": "H."
      },
      {
        "family": "Mahlke",
        "given": "S.A."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1258–1270"
    ],
    "title": [
      "Automated Custom Instruction Generation for Domain-Specific Processor Acceleration"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Coates",
        "given": "B."
      },
      {
        "family": "Lexau",
        "given": "J."
      },
      {
        "family": "Jones",
        "given": "I."
      },
      {
        "family": "Fairbanks",
        "given": "S."
      },
      {
        "family": "Sutherland",
        "given": "I.E."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "Proc. Async’01"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "173–182"
    ],
    "title": [
      "FLEETzero: An Asynchronous Switching Experiment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cocke",
        "given": "J."
      },
      {
        "family": "Markstein",
        "given": "V."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "48–55"
    ],
    "title": [
      "The Evolution of RISC Technology at IBM"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Comer",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "86."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Network Systems Design Using Network Processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cooley",
        "given": "J."
      },
      {
        "family": "Tukey",
        "given": "J."
      }
    ],
    "citation-number": [
      "87."
    ],
    "container-title": [
      "Mathematics of Computation"
    ],
    "date": [
      "1965"
    ],
    "note": [
      "492 References"
    ],
    "pages": [
      "297–301"
    ],
    "title": [
      "An Algorithm for the Machine Calculation of Complex Fourier Series"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Cooper",
        "given": "K.D."
      },
      {
        "family": "Harvey",
        "given": "T.J."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "Proc. ASPLOS-VIII, October"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "2–11"
    ],
    "title": [
      "Computer-Controlled Memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corno",
        "given": "F."
      },
      {
        "family": "Sonza Reorda",
        "given": "M."
      },
      {
        "family": "Squillero",
        "given": "G."
      },
      {
        "family": "Violante",
        "given": "M."
      }
    ],
    "citation-number": [
      "89."
    ],
    "container-title": [
      "Proc. DATE"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "209–213"
    ],
    "title": [
      "On the Test of Microprocessor IP Cores"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corno",
        "given": "F."
      },
      {
        "family": "Cumani",
        "given": "G."
      },
      {
        "family": "Sonza Reorda",
        "given": "M."
      },
      {
        "family": "Squillero",
        "given": "G."
      }
    ],
    "citation-number": [
      "90."
    ],
    "container-title": [
      "Proc. DATE"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1006–1011"
    ],
    "title": [
      "Fully Automatic Test Program Generation for Microprocessor Cores"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corno",
        "given": "F."
      },
      {
        "family": "Sanchez",
        "given": "E."
      },
      {
        "family": "Reorda",
        "given": "M.S."
      },
      {
        "family": "Squillero",
        "given": "G."
      }
    ],
    "citation-number": [
      "91."
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "102–109"
    ],
    "title": [
      "Automatic Test Program Generation: A Case Study"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Corporaal",
        "given": "H."
      }
    ],
    "citation-number": [
      "92."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Chichester"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Microprocessor Architectures: From VLIW to TTA"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "CoWare"
      }
    ],
    "citation-number": [
      "93."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at http://www.coware.com/ products/processordesigner.php. Verified 2007-01-25"
    ],
    "title": [
      "Processor Designer"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Cramer",
        "given": "T."
      },
      {
        "family": "Friedman",
        "given": "R."
      },
      {
        "family": "Miller",
        "given": "T."
      },
      {
        "family": "Seberger",
        "given": "D."
      },
      {
        "family": "Wilson",
        "given": "R."
      },
      {
        "family": "Wolczko",
        "given": "M."
      }
    ],
    "citation-number": [
      "94."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "–",
      "36–43"
    ],
    "title": [
      "Compiling Java Just in Time"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Cronquist",
        "given": "D.C."
      },
      {
        "family": "Franklin",
        "given": "P."
      },
      {
        "family": "Berg",
        "given": "S.G."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "95."
    ],
    "container-title": [
      "Proc. IEEE Workshop on FPGAs for Custom Computing Machines (FCCM"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "116–125"
    ],
    "title": [
      "Specifying and Compiling Applications for RaPiD"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Day",
        "given": "J.D."
      },
      {
        "family": "Zimmermann",
        "given": "H."
      }
    ],
    "citation-number": [
      "96."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "1334–134"
    ],
    "title": [
      "The OSI reference model"
    ],
    "type": "paper-conference",
    "volume": [
      "71"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "97."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "41–49"
    ],
    "title": [
      "The Density Advantage of Reconfigurable Computing"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "citation-number": [
      "98."
    ],
    "container-title": [
      "Proc. DAC"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "pages": [
      "610–615"
    ],
    "title": [
      "Reconfigurable Computing: What, Why and Implications for Design Automation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Adams",
        "given": "J."
      },
      {
        "family": "DeLorimier",
        "given": "M."
      },
      {
        "family": "Kapre",
        "given": "N."
      },
      {
        "family": "Matsuda",
        "given": "Y."
      },
      {
        "family": "Naeimi",
        "given": "H."
      },
      {
        "family": "Vanier",
        "given": "M."
      },
      {
        "family": "Wrighton",
        "given": "M."
      }
    ],
    "citation-number": [
      "99."
    ],
    "container-title": [
      "Proc. IEEE Symposium on FCCM"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "13–23"
    ],
    "title": [
      "Design Patterns for Reconfigurable Computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Micheli G",
        "particle": "De"
      }
    ],
    "citation-number": [
      "100."
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "DATE"
    ],
    "title": [
      "Hardware Synthesis from C/C++ Models"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Dezan",
        "given": "C."
      },
      {
        "family": "Jegot",
        "given": "C."
      },
      {
        "family": "Pottier",
        "given": "B."
      },
      {
        "family": "Gouyen",
        "given": "C."
      },
      {
        "family": "Lagadec",
        "given": "L."
      }
    ],
    "citation-number": [
      "101."
    ],
    "container-title": [
      "Proc. Hawaii International Conference on System Sciences"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "The Case Study of Block Turbo Decoders on a Framework for Portable Synthesis on FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dimitroulakos",
        "given": "G."
      },
      {
        "family": "Galanis",
        "given": "M."
      },
      {
        "family": "Goutis",
        "given": "C."
      }
    ],
    "citation-number": [
      "102."
    ],
    "container-title": [
      "Proc. FPL"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "630–635"
    ],
    "title": [
      "Performance Improvements Using Coarse-grain Reconfigurable Logic in Embedded SOCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ditzel",
        "given": "D.R."
      },
      {
        "family": "Patterson",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "103."
    ],
    "container-title": [
      "Proc. the 7th Annual Symposium on Computer Architecture. La Baule, France"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "97–104"
    ],
    "title": [
      "Retrospective on High-Level Language Computer Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ditzel",
        "given": "D.R."
      },
      {
        "family": "McLellan",
        "given": "H.R."
      }
    ],
    "citation-number": [
      "104."
    ],
    "container-title": [
      "Proc. the 1st International Symposium on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1982"
    ],
    "location": [
      "Palo Alto, California"
    ],
    "pages": [
      "48–56"
    ],
    "title": [
      "Register Allocation for Free: The C Machine Stack Cache"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ditzel",
        "given": "D.R."
      },
      {
        "family": "McLellan",
        "given": "H.R."
      },
      {
        "family": "Berenbaum",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "105."
    ],
    "container-title": [
      "Proc. ASPLOS 1987"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "158–163"
    ],
    "title": [
      "Design Tradeoffs to Support the C Programming Language in the CRISP Microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ditzel",
        "given": "D.R."
      },
      {
        "family": "McLellan",
        "given": "H.R."
      },
      {
        "family": "Berenbaum",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "106."
    ],
    "container-title": [
      "Proc. the 14th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Pittsburgh"
    ],
    "pages": [
      "309–319"
    ],
    "title": [
      "The Hardware Architecture of the CRISP Microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Donath",
        "given": "W."
      }
    ],
    "citation-number": [
      "107."
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1981"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "152–155"
    ],
    "title": [
      "Wire Length Distribution for Placements of Computer Logic"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Doran",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "108."
    ],
    "date": [
      "1975",
      "1975"
    ],
    "editor": [
      {
        "family": "Chu",
        "given": "Y."
      }
    ],
    "location": [
      "New York, Chapter 4"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "Architecture of Stack Machines",
      "High-Level Language Computer Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dunn",
        "given": "D."
      }
    ],
    "citation-number": [
      "109."
    ],
    "container-title": [
      "Information Week"
    ],
    "date": [
      "2005",
      "December 6"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "Sun Offers Servers Based on 8-Core Processors"
    ],
    "type": "article-journal",
    "url": [
      "http://www.informationweek.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Earnest",
        "given": "E.D."
      }
    ],
    "citation-number": [
      "110."
    ],
    "container-title": [
      "Proc. of the International Workshop on High-Level Language Computer Architecture"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "64–71"
    ],
    "title": [
      "Twenty Years of Burroughs High-Level Language Machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eatherton",
        "given": "W."
      }
    ],
    "citation-number": [
      "111."
    ],
    "container-title": [
      "Keynote Address, in Symposium on Architectures for Networking and Communications Systems (ANCS"
    ],
    "date": [
      "2005"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "The Push of Network Processing to the Top of the Pyramid"
    ],
    "type": "paper-conference",
    "url": [
      "http:"
    ]
  },
  {
    "author": [
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "Cronquist",
        "given": "D."
      },
      {
        "family": "Franklin",
        "given": "P."
      }
    ],
    "citation-number": [
      "112."
    ],
    "container-title": [
      "Proc. Field Programmable Logic and Applications FPL"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "RaPiD – Reconfigurable PipeLined Datapath"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eble",
        "given": "J.C."
      },
      {
        "family": "De",
        "given": "V.K."
      },
      {
        "family": "Davis",
        "given": "J.A."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "113."
    ],
    "container-title": [
      "Proc. VMIC Conference"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "40–45"
    ],
    "title": [
      "Optimal Multilevel Interconnect Technologies for Gigascale Integration (GSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eble",
        "given": "J.C."
      },
      {
        "family": "De",
        "given": "V.K."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "114."
    ],
    "container-title": [
      "Proc. Biennial University Government/Industry/University Microelectronics Symposium"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "147–154"
    ],
    "title": [
      "A First Generation Generic System Simulator (GENESYS) and Its Relation to the NTRS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Edelstein",
        "given": "D.C."
      },
      {
        "family": "Sai-Halasz",
        "given": "G.A."
      },
      {
        "family": "Mii",
        "given": "Y.J."
      }
    ],
    "citation-number": [
      "115."
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "383–401"
    ],
    "title": [
      "VLSI On-Chip Interconnection Performance Simulations and Measurements"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Edwards",
        "given": "D.A."
      },
      {
        "family": "Bardsley",
        "given": "A."
      }
    ],
    "citation-number": [
      "116."
    ],
    "container-title": [
      "The Computer Journal"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "EEMBC Benchmark Suite"
    ],
    "pages": [
      "117",
      "12–18"
    ],
    "title": [
      "Balsa: An Asynchronous Hardware Synthesis Language"
    ],
    "type": "article-journal",
    "url": [
      "http://www.eembc.org/"
    ],
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Elbischger",
        "given": "P."
      }
    ],
    "citation-number": [
      "118."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Austria"
    ],
    "publisher": [
      "Graz University of Technology"
    ],
    "title": [
      "Performance and Architectural Analysis of a Digital Signal Processor, MSc Thesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ltd",
        "given": "Elixent"
      }
    ],
    "citation-number": [
      "119."
    ],
    "date": [
      "2007"
    ],
    "type": null,
    "url": [
      "http://www.elixent.com"
    ]
  },
  {
    "author": [
      {
        "family": "Endecott",
        "given": "P."
      }
    ],
    "citation-number": [
      "120."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "publisher": [
      "University of Manchester"
    ],
    "title": [
      "SCALP: A Superscalar Asynchronous Low-Power Processor"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Espasa",
        "given": "R."
      },
      {
        "family": "Ardanaz",
        "given": "F."
      },
      {
        "family": "Emer",
        "given": "J."
      },
      {
        "family": "Felix",
        "given": "S."
      },
      {
        "family": "Gago",
        "given": "J."
      },
      {
        "family": "Gramunt",
        "given": "R."
      },
      {
        "family": "Hernandez",
        "given": "I."
      },
      {
        "family": "Juan",
        "given": "T."
      },
      {
        "family": "Lowney",
        "given": "G."
      },
      {
        "family": "Mattina",
        "given": "M."
      },
      {
        "family": "Seznec",
        "given": "A."
      }
    ],
    "citation-number": [
      "121."
    ],
    "container-title": [
      "Proc. ISCA"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "281–292"
    ],
    "title": [
      "Tarantula: A Vector Extension to the Alpha Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Estrin",
        "given": "G."
      }
    ],
    "citation-number": [
      "122."
    ],
    "container-title": [
      "Proc. Westem Joint Computer Conference, Am. Inst"
    ],
    "date": [
      "1960"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "33–40"
    ],
    "publisher": [
      "Electrical Engineers"
    ],
    "title": [
      "Organization of Computer Systems: The Fixed-Plus Variable Structure Computer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eysenck",
        "given": "H.J."
      }
    ],
    "citation-number": [
      "123."
    ],
    "container-title": [
      "Personality and Individual Differences"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "773–790"
    ],
    "location": [
      "References"
    ],
    "pages": [
      "494"
    ],
    "title": [
      "Dimensions of personality: 16, 5, or 3? – Criteria for a Taxonomic Paradigm"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Fagin",
        "given": "B."
      },
      {
        "family": "Patt",
        "given": "Y."
      },
      {
        "family": "Sirni",
        "given": "V."
      },
      {
        "family": "Despain",
        "given": "A."
      }
    ],
    "citation-number": [
      "124."
    ],
    "container-title": [
      "Proc. the 18th IEEE Microprogramming Workshop"
    ],
    "date": [
      "1985"
    ],
    "title": [
      "Compiling Prolog into Microcode: A Case Study Using the NCR/32-000"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Farfeleder",
        "given": "S."
      },
      {
        "family": "A",
        "given": "Steiner"
      },
      {
        "family": "E",
        "given": "Brandner"
      },
      {
        "given": "F."
      }
    ],
    "citation-number": [
      "125."
    ],
    "container-title": [
      "Proc. the 2006 ACM SIGPLAN/ SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES’06), ACM 2006"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "145–152"
    ],
    "title": [
      "Effective Compiler Generation by Architecture desacription"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fisher",
        "given": "J.A."
      },
      {
        "family": "Faraboschi",
        "given": "P."
      },
      {
        "family": "Young",
        "given": "C."
      }
    ],
    "citation-number": [
      "126."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers for Elsevier"
    ],
    "title": [
      "Embedded Computing, A VLIW Approach to Architecture, Compilers, and Tools"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Flynn",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "127."
    ],
    "container-title": [
      "IEEE Computer, October"
    ],
    "date": [
      "1980"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "5–22"
    ],
    "title": [
      "Directions and Issues in Architecture and Language"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Flynn",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "128."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Jones and Bartlett Publishers"
    ],
    "title": [
      "Computer Architecture: Pipelined and Parallel Processor Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Flynn",
        "given": "M.J."
      },
      {
        "family": "Hung",
        "given": "P."
      },
      {
        "family": "Rudd",
        "given": "K.W."
      }
    ],
    "citation-number": [
      "129."
    ],
    "container-title": [
      "IEEE Micro, July–August"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "11–22"
    ],
    "title": [
      "Deep-Submicron Microprocessor Design Issues"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Fort",
        "given": "B."
      },
      {
        "family": "Capalija",
        "given": "D."
      },
      {
        "family": "Vranesic",
        "given": "Z.G."
      },
      {
        "family": "Brown",
        "given": "S.D."
      }
    ],
    "citation-number": [
      "130."
    ],
    "container-title": [
      "Proc. IEEE Symposium on Fieldprogrammable Custom Computing Machines"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "131–142"
    ],
    "title": [
      "A Multithreaded Soft Processor for SoPC Area Reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Franz",
        "given": "G."
      },
      {
        "family": "Simar",
        "given": "R."
      }
    ],
    "citation-number": [
      "131."
    ],
    "container-title": [
      "TI white paper SPRY061"
    ],
    "date": [
      "2004"
    ],
    "note": [
      "available at",
      "visited on January 2007"
    ],
    "title": [
      "Comparing Fixed and Floating-Point DSPs"
    ],
    "type": "chapter",
    "url": [
      "http://www.ti.com/etechsept04fltgptwhpaper"
    ]
  },
  {
    "author": [
      {
        "family": "Frigo",
        "given": "J."
      },
      {
        "family": "Gokhale",
        "given": "M."
      },
      {
        "family": "Lavenier",
        "given": "D."
      }
    ],
    "citation-number": [
      "132."
    ],
    "container-title": [
      "Proc. FPGA"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "134–140"
    ],
    "title": [
      "Evaluation of the Streams-C C-to-FPGA Compiler: An Applications Perspective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Furber",
        "given": "S.B."
      }
    ],
    "citation-number": [
      "133."
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "ARM System-on-Chip Architecture, Addison-Wesley"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Furber",
        "given": "S.B."
      },
      {
        "family": "Garside",
        "given": "J.D."
      },
      {
        "family": "Riocreux",
        "given": "P."
      },
      {
        "family": "Temple",
        "given": "S."
      },
      {
        "family": "Day",
        "given": "P."
      },
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Paver",
        "given": "N.C."
      }
    ],
    "citation-number": [
      "134."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "243–256"
    ],
    "title": [
      "AMULET2e: An Asynchronous Embedded Controller"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "Research",
        "given": "Gaisler"
      }
    ],
    "citation-number": [
      "135."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "visited on January 2007)."
    ],
    "type": null,
    "url": [
      "http://www.gaisler.com"
    ]
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Vahid",
        "given": "F."
      },
      {
        "family": "Narayan",
        "given": "S."
      },
      {
        "family": "Gong",
        "given": "J."
      }
    ],
    "citation-number": [
      "136."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Specification and Design of Embedded Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Zhu",
        "given": "J."
      },
      {
        "family": "Dömer",
        "given": "R."
      },
      {
        "family": "Gerstlauer",
        "given": "A."
      },
      {
        "family": "Zhao",
        "given": "S."
      }
    ],
    "citation-number": [
      "137."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "SpecC: Specification Language and Methodology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Galanis",
        "given": "M."
      },
      {
        "family": "Theodoridis",
        "given": "G."
      },
      {
        "family": "Tragoudas",
        "given": "S."
      },
      {
        "family": "Soudris",
        "given": "D."
      },
      {
        "family": "Goutis",
        "given": "C."
      }
    ],
    "citation-number": [
      "138."
    ],
    "container-title": [
      "Proc. FPL"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "868–873"
    ],
    "title": [
      "Mapping DSP Applications to a High-Performance Reconfigurable Coarse-Grain Data-Path"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gao",
        "given": "G."
      },
      {
        "family": "Wong",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "Q."
      }
    ],
    "citation-number": [
      "139."
    ],
    "container-title": [
      "Proc. ACM SIGPLAN Conference on Programming Language Design and Implementation"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "204–218"
    ],
    "title": [
      "A Timed Petri-Net Model for Fine-Grain Loop Scheduling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garside",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "140."
    ],
    "container-title": [
      "Proc. IFIP Working Conference on Asynchronous Design Methodologies"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Manchester, England"
    ],
    "title": [
      "A CMOS VLSI Implementation of an Asynchronous ALU"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garside",
        "given": "J.D."
      },
      {
        "family": "Temple",
        "given": "S."
      },
      {
        "family": "Mehra",
        "given": "R."
      }
    ],
    "citation-number": [
      "141."
    ],
    "container-title": [
      "Proc. Async’96"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "The AMULET2e Cache System"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garside",
        "given": "J.D."
      },
      {
        "family": "Furber",
        "given": "S.B."
      },
      {
        "family": "Chung",
        "given": "S.-H."
      }
    ],
    "citation-number": [
      "142."
    ],
    "container-title": [
      "Proc. Async’99"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "51–59"
    ],
    "title": [
      "AMULET3 Revealed"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Geannopoulos",
        "given": "G."
      },
      {
        "family": "Dai",
        "given": "X."
      }
    ],
    "citation-number": [
      "143."
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "400–401"
    ],
    "title": [
      "An Adaptive Digital Deskewing Circuit for Clock Distribution Networks ISSCC Digest of Technical Papers"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gehringer",
        "given": "E.F."
      },
      {
        "family": "Colwell",
        "given": "R.P."
      }
    ],
    "citation-number": [
      "144."
    ],
    "container-title": [
      "Proc. the 13th Annual International Symposium on Computer Architecture. Tokyo"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "92–101"
    ],
    "title": [
      "Fast object-oriented procedure calls: Lessons from the Intel 432"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Genutis",
        "given": "M."
      },
      {
        "family": "Kazanavicius",
        "given": "E."
      }
    ],
    "citation-number": [
      "145."
    ],
    "container-title": [
      "Kaunas University of Technology, ISSN 1392-2114 Ultragarsas"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "39"
    ],
    "title": [
      "Benchmarking in DSP"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Gerlach",
        "given": "J."
      },
      {
        "family": "Rosenstiel",
        "given": "W."
      }
    ],
    "citation-number": [
      "146."
    ],
    "container-title": [
      "Proc. 3rd Workshop on System Design Automation (SDA2000), Rathen"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Germany"
    ],
    "title": [
      "System Level Design Using the SystemC Modeling Platform"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Geurts",
        "given": "W."
      },
      {
        "family": "Goossens",
        "given": "G."
      },
      {
        "family": "Lanneer",
        "given": "D."
      },
      {
        "family": "Praet",
        "given": "J.",
        "particle": "Van"
      }
    ],
    "citation-number": [
      "147."
    ],
    "container-title": [
      "Proc. Signal Processing Conference (GSPx"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Design of Application-Specific Instruction-Set Processors for Multi-Media, Using a Retargetable Compilation Flow"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Geuskens",
        "given": "B."
      },
      {
        "family": "Rose",
        "given": "K."
      }
    ],
    "citation-number": [
      "148."
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Modeling Microprocessor Performance"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "149."
    ],
    "date": [
      "2005"
    ],
    "editor": [
      {
        "family": "Ghenassia",
        "given": "F."
      }
    ],
    "location": [
      "Dordrecht, The Netherlands"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Transaction Level Modeling with SystemC – TLM Concepts and Applications for Embedded Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gilbert",
        "given": "D.A."
      },
      {
        "family": "Garside",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "150."
    ],
    "container-title": [
      "Proc. Async’97"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "2–11"
    ],
    "title": [
      "A Result Forwarding Mechanism for Asynchronous Pipelined Systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gizopoulos",
        "given": "D."
      },
      {
        "family": "Paschalis",
        "given": "A."
      },
      {
        "family": "Zorian",
        "given": "Y."
      }
    ],
    "citation-number": [
      "151."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "36–950"
    ],
    "title": [
      "An Effective Built-in Self-test Scheme for Parallel Multipliers"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Gizopoulos",
        "given": "D."
      },
      {
        "family": "Paschalis",
        "given": "A."
      },
      {
        "family": "Zorian",
        "given": "Y."
      }
    ],
    "citation-number": [
      "152."
    ],
    "collection-title": [
      "Frontiers in Electronic Testing series"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Embedded Processor-Based Self-Test"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Glaskowsky",
        "given": "P."
      }
    ],
    "citation-number": [
      "153."
    ],
    "date": [
      "2000",
      "August 28"
    ],
    "genre": [
      "Microprocessor Report,"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "10–13"
    ],
    "title": [
      "Pentium 4 (Partially) Previewed"
    ],
    "type": "report",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Glaskowsky",
        "given": "P."
      }
    ],
    "citation-number": [
      "154."
    ],
    "date": [
      "2001",
      "January 8"
    ],
    "genre": [
      "Microprocessor Report,"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Athlon Edges Out Pentium 4"
    ],
    "type": "report",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Glossner",
        "given": "J."
      },
      {
        "family": "Hokenek",
        "given": "E."
      },
      {
        "family": "Mondgibl",
        "given": "M."
      }
    ],
    "citation-number": [
      "155."
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "White Paper,"
    ],
    "publisher": [
      "Sandbridge Technology Inc"
    ],
    "title": [
      "An Overview of the Sandbridge Processor Technology"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Glossner",
        "given": "J."
      },
      {
        "family": "Moudgill",
        "given": "M."
      },
      {
        "family": "Iancu",
        "given": "D."
      },
      {
        "family": "Nacer",
        "given": "G."
      },
      {
        "family": "Jintukar",
        "given": "S."
      },
      {
        "family": "Stanley",
        "given": "S."
      },
      {
        "family": "Samori",
        "given": "M."
      },
      {
        "family": "Raja",
        "given": "T."
      },
      {
        "family": "Schulte",
        "given": "M."
      }
    ],
    "citation-number": [
      "156."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York, USA"
    ],
    "note": [
      "157. GNU project web pages at"
    ],
    "publisher": [
      "Sandbridge Technologies Inc., White Plains"
    ],
    "title": [
      "The Sandbridge Sandblaster Convergence Platform"
    ],
    "type": "webpage",
    "url": [
      "http://www.gnu.org/"
    ]
  },
  {
    "author": [
      {
        "family": "Gokhale",
        "given": "M.B."
      },
      {
        "family": "Stone",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "158."
    ],
    "container-title": [
      "Proc. IEEE Workshop on FPGAs for Custom Computing Machines (FCCM"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "126–135"
    ],
    "title": [
      "NAPA C: Compiling for a Hybrid RISC/FPGA Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "S.C."
      },
      {
        "family": "Schmit",
        "given": "H."
      },
      {
        "family": "Budiu",
        "given": "M."
      },
      {
        "family": "Cadambi",
        "given": "S."
      },
      {
        "family": "Moe",
        "given": "M."
      },
      {
        "family": "Taylor",
        "given": "R.R."
      }
    ],
    "citation-number": [
      "159."
    ],
    "container-title": [
      "IEEE Computer, April"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "70–77"
    ],
    "title": [
      "PipeRench: A Reconfigurable Architecture and Compiler"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Gordon",
        "given": "M.I."
      },
      {
        "family": "Thies",
        "given": "W."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      }
    ],
    "citation-number": [
      "160."
    ],
    "container-title": [
      "Proc. International Conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "151–162"
    ],
    "title": [
      "Exploiting Coarse-Grained Task, Data, and Pipeline Parallelism in Stream Programs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gordon",
        "given": "M.I."
      },
      {
        "family": "Thies",
        "given": "W."
      },
      {
        "family": "Karczmarek",
        "given": "M."
      },
      {
        "family": "Lin",
        "given": "J."
      },
      {
        "family": "Meli",
        "given": "A.S."
      },
      {
        "family": "Lamb",
        "given": "A.A."
      },
      {
        "family": "Leger",
        "given": "C."
      },
      {
        "family": "Wong",
        "given": "J."
      },
      {
        "family": "Hoffmann",
        "given": "H."
      },
      {
        "family": "Maze",
        "given": "D."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      }
    ],
    "citation-number": [
      "161."
    ],
    "container-title": [
      "Proc. ASPLOS"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "291–303"
    ],
    "title": [
      "A Stream Compiler for Communication-Exposed Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "162."
    ],
    "date": [
      "2005"
    ],
    "editor": [
      {
        "family": "Gries",
        "given": "M."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Building ASIPS: The MESCAL Methodology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gronowski",
        "given": "P.E."
      },
      {
        "family": "Bowhill",
        "given": "W.J."
      },
      {
        "family": "Preston",
        "given": "R.P."
      },
      {
        "family": "Gowan",
        "given": "M.K."
      },
      {
        "family": "Allmon",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "163."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "676–686"
    ],
    "title": [
      "High-performance Microprocessor Design"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Gross",
        "given": "T."
      },
      {
        "family": "O’Hallaron",
        "given": "D.R."
      }
    ],
    "citation-number": [
      "164."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "The MIT Press"
    ],
    "title": [
      "iWarp, Anatomy of a Parallel Computing System"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gschwind",
        "given": "M."
      },
      {
        "family": "Hofstee",
        "given": "P."
      },
      {
        "family": "Flachs",
        "given": "B."
      },
      {
        "family": "Hopkins",
        "given": "M."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Yamazaki",
        "given": "T."
      }
    ],
    "citation-number": [
      "165."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "–",
      "10–24"
    ],
    "title": [
      "Synergistic Processing in CELL’s Multicore Architecture"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "T.V.K."
      },
      {
        "family": "Sharma",
        "given": "P."
      },
      {
        "family": "Balakrishnan",
        "given": "M."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "166."
    ],
    "container-title": [
      "Proc. International Conference on VLSI Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "98–103"
    ],
    "title": [
      "Processor Evaluation in an Embedded Systems Design Environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "167."
    ],
    "container-title": [
      "Proc. International Conference on VLSI Design"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "461–466"
    ],
    "title": [
      "SPARK: A High-Level Synthesis Framework for Applying Parallelizing Compiler Transformations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gurumurthy",
        "given": "S."
      },
      {
        "family": "Vasudevan",
        "given": "S."
      },
      {
        "family": "Abraham",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "168."
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "294–303"
    ],
    "title": [
      "Automated Mapping of Pre-Computed Module-Level Test Sequences to Processor Instructions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gurumurthy",
        "given": "S."
      },
      {
        "family": "Vasudevan",
        "given": "S."
      },
      {
        "family": "Abraham",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "169."
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "27 3"
    ],
    "title": [
      "Automatic Generation of Instruction Sequences Targeting Hard-to-Detect Structural Faults in a Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gutnik",
        "given": "V."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "170."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "174–175"
    ],
    "title": [
      "Active GHz Clock Network Using Distributed PLLs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gwennap",
        "given": "L."
      }
    ],
    "citation-number": [
      "171."
    ],
    "date": [
      "1999",
      "October"
    ],
    "genre": [
      "Microprocessor Report,"
    ],
    "issue": [
      "14"
    ],
    "pages": [
      "1–2"
    ],
    "title": [
      "Coppermine Outruns Athlon"
    ],
    "type": "report",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "T."
      }
    ],
    "citation-number": [
      "172."
    ],
    "date": [
      "1996",
      "January"
    ],
    "note": [
      "URL"
    ],
    "publisher": [
      "BYTE"
    ],
    "title": [
      "AMD K6 Takes On Intel P6"
    ],
    "type": null,
    "url": [
      "http://www.byte.com/art/9601/sec7/art1.htm"
    ]
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "T.R."
      }
    ],
    "citation-number": [
      "173."
    ],
    "date": [
      "2004",
      "May 31"
    ],
    "genre": [
      "Microprocessor Report,"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Tensilica Tackles Bottlenecks"
    ],
    "type": "report",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Hamada",
        "given": "M."
      },
      {
        "family": "Hara",
        "given": "H."
      },
      {
        "family": "Fujita",
        "given": "T."
      },
      {
        "family": "The",
        "given": "Chen Kong"
      },
      {
        "family": "Shimazawa",
        "given": "T."
      },
      {
        "family": "Kawabe",
        "given": "N."
      },
      {
        "family": "Kitahara",
        "given": "T."
      },
      {
        "family": "Kikuchi",
        "given": "Y."
      },
      {
        "family": "Nishikawa",
        "given": "T."
      },
      {
        "family": "Takahashi",
        "given": "M."
      },
      {
        "family": "Oowaki",
        "given": "Y."
      }
    ],
    "citation-number": [
      "174."
    ],
    "container-title": [
      "Proc. Custom Integrated Circuits Conference"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "527–530"
    ],
    "title": [
      "A Conditional Clocking Flip-Flop for Low Power H.264/MPEG-4 Audio/Visual Codec LSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Solutions",
        "given": "Handshake"
      }
    ],
    "citation-number": [
      "175."
    ],
    "date": [
      "2007"
    ],
    "title": [
      "company web page, consulted 31 August 2006 Avialable at"
    ],
    "type": null,
    "url": [
      "http://www.handshakesolutions.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Handy",
        "given": "J."
      }
    ],
    "citation-number": [
      "176."
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "San Diego"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "The Cache Memory Book"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Group",
        "given": "Hardware/Software Codesign"
      }
    ],
    "citation-number": [
      "177."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at http: //embedded.eecs.berkeley.edu/research/hsc/. Verified 2007-01-24"
    ],
    "title": [
      "Polis: A Framework for Hardware-Software Co-Design of Embedded Systems"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Harju",
        "given": "L."
      }
    ],
    "citation-number": [
      "178."
    ],
    "date": [
      "2006"
    ],
    "genre": [
      "DrTech Thesis,"
    ],
    "pages": [
      "604"
    ],
    "publisher": [
      "Tampere University of Technology. TUT Publication"
    ],
    "title": [
      "Programmable Receiver Architectures for Multimode Mobile Terminals"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Hartenstein",
        "given": "R."
      }
    ],
    "citation-number": [
      "179."
    ],
    "container-title": [
      "Invited Paper, Proc. the International Conference on Innovative Systems in Silicon, October"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "The Microprocessor is No More General Purpose"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hartenstein",
        "given": "R."
      }
    ],
    "citation-number": [
      "180."
    ],
    "container-title": [
      "Proc. DATE"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "642–649"
    ],
    "title": [
      "A Decade of Reconfigurable Computing: A Visionary Retrospective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hartenstein",
        "given": "R."
      },
      {
        "family": "Hertz",
        "given": "M."
      },
      {
        "family": "Hoffmann",
        "given": "T."
      },
      {
        "family": "Nageldinger",
        "given": "U."
      }
    ],
    "citation-number": [
      "181."
    ],
    "container-title": [
      "Proc. SPIE"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "150–161"
    ],
    "title": [
      "Using the Kress Array for Reconfigurable Computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hassitt",
        "given": "A."
      },
      {
        "family": "Lageschulte",
        "given": "J.W."
      },
      {
        "family": "Lyon",
        "given": "L.E."
      }
    ],
    "citation-number": [
      "182."
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1973"
    ],
    "pages": [
      "199–212"
    ],
    "title": [
      "Implementation of a High Level Language Machine"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Hayes",
        "given": "I.J."
      },
      {
        "family": "Jones",
        "given": "C.B."
      }
    ],
    "citation-number": [
      "183."
    ],
    "date": [
      "1990"
    ],
    "genre": [
      "Technical Report 148,"
    ],
    "location": [
      "Australia"
    ],
    "publisher": [
      "Key Centre for Software Technology, Department of Computer Science, University of Queensland"
    ],
    "title": [
      "Specifications Are Not (Necessarily) Executable"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Hellestrand",
        "given": "G."
      }
    ],
    "citation-number": [
      "184."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "103–105"
    ],
    "title": [
      "The Engineering of Supersystems"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Jouppi",
        "given": "N."
      },
      {
        "family": "Baskett",
        "given": "F."
      },
      {
        "family": "Gill",
        "given": "J."
      }
    ],
    "citation-number": [
      "185."
    ],
    "date": [
      "1981"
    ],
    "genre": [
      "Technical Report No. 223,"
    ],
    "publisher": [
      "Computer Systems Laboratory, Stanford University"
    ],
    "title": [
      "MIPS: A VLSI Processor Architecture"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Gross",
        "given": "T.R."
      }
    ],
    "citation-number": [
      "186."
    ],
    "container-title": [
      "Proc. the 9th Annual Symposium on Principles of Programming Languages"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "120–127"
    ],
    "title": [
      "Code Generation and Reorganization in the Presence of Pipeline Constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Patterson",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "187."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Computer Architecture; A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Patterson",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "188."
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "3rd edn"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Elsevier Morgan Kaufmann"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Henriksson",
        "given": "T."
      }
    ],
    "citation-number": [
      "189."
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "location": [
      "Sweden"
    ],
    "publisher": [
      "Department of Electrical Engineering, Linköping University"
    ],
    "title": [
      "Intra-Packet Data-Flow Protocol Processor"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Henriksson",
        "given": "T."
      },
      {
        "family": "Nordqvist",
        "given": "U."
      },
      {
        "family": "Liu",
        "given": "D."
      }
    ],
    "citation-number": [
      "190."
    ],
    "container-title": [
      "Proc. Intl Symp. on Communication Systems, Networks and Digital Signal Processing (CSNDSP"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "284–289"
    ],
    "title": [
      "Specification of a Configurable General-Purpose Protocol Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hetherington",
        "given": "G."
      },
      {
        "family": "Fryars",
        "given": "T."
      },
      {
        "family": "Tamarapalli",
        "given": "N."
      },
      {
        "family": "Kassab",
        "given": "M."
      },
      {
        "family": "Hassan",
        "given": "A."
      },
      {
        "family": "Rajski",
        "given": "J."
      }
    ],
    "citation-number": [
      "191."
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "358–367"
    ],
    "title": [
      "Logic BIST for Large Industrial Designs: Real Issues and Case Studies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Heuring",
        "given": "V.P."
      },
      {
        "family": "Jordan",
        "given": "H.F."
      }
    ],
    "citation-number": [
      "192."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "California"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Computer Systems Design and Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Heysters",
        "given": "P."
      },
      {
        "family": "Rauwerda",
        "given": "G.K."
      },
      {
        "family": "Smit",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "193."
    ],
    "container-title": [
      "Design & Reuse Industry Articles"
    ],
    "date": [
      "2007"
    ],
    "note": [
      "available at http://www.us.design- reuse.com/articles/ article12159.html (visited on January 2007"
    ],
    "title": [
      "A Flexible, Low Power, High Performance DSP IP Core for Programmable Systems-on-Chip"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hirnschrott",
        "given": "U."
      }
    ],
    "citation-number": [
      "194."
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "publisher": [
      "Vienna University of Technology"
    ],
    "title": [
      "Software and Compiler Optimization Techniques for Reducing Energy Consumption of Embedded DSP Cores"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Hirnschrott",
        "given": "U."
      },
      {
        "family": "Krall",
        "given": "A."
      }
    ],
    "citation-number": [
      "195."
    ],
    "container-title": [
      "Proc. 2003 International Symposium on Systemon-Chip"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Tampere, Finland"
    ],
    "pages": [
      "131–134"
    ],
    "title": [
      "VLIW Operation Refinement for Reducing Energy Consumption"
    ],
    "type": "paper-conference",
    "volume": [
      "SOC’03"
    ]
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "R."
      },
      {
        "family": "Mai",
        "given": "K.W."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "196."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "490–504"
    ],
    "title": [
      "The Future of Wires"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Hoffmann",
        "given": "A."
      },
      {
        "family": "Kogel",
        "given": "T."
      },
      {
        "family": "Nohl",
        "given": "A."
      },
      {
        "family": "Braun",
        "given": "G."
      },
      {
        "family": "Schliebusch",
        "given": "O."
      },
      {
        "family": "Wahlen",
        "given": "O."
      },
      {
        "family": "Wieferink",
        "given": "A."
      },
      {
        "family": "Meyr",
        "given": "H."
      }
    ],
    "citation-number": [
      "197."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1338–1354"
    ],
    "title": [
      "A Novel Methodology for the Design of Application-Specific Instruction-Set Processors (ASIPs) Using a Machine Description Language"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Hoffmann",
        "given": "H."
      },
      {
        "family": "Strumpen",
        "given": "V."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "198."
    ],
    "container-title": [
      "Technical Memo MIT-LCS-TM-636"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "LCS, MIT"
    ],
    "title": [
      "Stream Algorithms and Architecture"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hofstee",
        "given": "H.P."
      }
    ],
    "citation-number": [
      "199."
    ],
    "container-title": [
      "Invited paper in Proc. HPCA-11"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "258–262"
    ],
    "title": [
      "Power Efficient Processor Architecture and the Cell Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hormdee",
        "given": "D."
      }
    ],
    "citation-number": [
      "200."
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "publisher": [
      "University of Manchester"
    ],
    "title": [
      "Copy-Back Cache Organisation for an Asynchronous Microprocessor"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Hosler",
        "given": "M.M."
      },
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Fry",
        "given": "T.W."
      },
      {
        "family": "Kao",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "201."
    ],
    "container-title": [
      "Proc. the 5th IEEE Symposium on Field-Programmable Custom Computing"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "87–96"
    ],
    "title": [
      "The Chimaera Reconfigurable Functional Unit"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hsi",
        "given": "C.G."
      },
      {
        "family": "Tucker",
        "given": "S.G."
      }
    ],
    "citation-number": [
      "202."
    ],
    "container-title": [
      "Proc. ICCD"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "49–55"
    ],
    "title": [
      "Figures of Merit for System Path Time Estimation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "I.E.E.E."
      }
    ],
    "citation-number": [
      "203."
    ],
    "date": [
      "2005"
    ],
    "publisher": [
      "Verilog Hardware Description Language"
    ],
    "title": [
      "Std 1364-2005"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "I.E.E.E."
      }
    ],
    "citation-number": [
      "204."
    ],
    "date": [
      "2005"
    ],
    "publisher": [
      "SystemC Language Reference Manual"
    ],
    "title": [
      "Std 1666-2005"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "I.E.E.E."
      }
    ],
    "citation-number": [
      "205."
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Std 1800-2005, System Verilog: Unified Hardware Design, Specification and Verification Language"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "P1800",
        "given": "I.E.E.E."
      }
    ],
    "citation-number": [
      "206."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at http://www.eda.org/sv/. Verified 2007-01-24"
    ],
    "title": [
      "System Verilog Technical Committee Page"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "Inria"
      }
    ],
    "citation-number": [
      "207."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at",
      "Verified 2007-01-24"
    ],
    "title": [
      "About Esterel Language"
    ],
    "type": null,
    "url": [
      "http://www-sop.inria.fr/"
    ]
  },
  {
    "citation-number": [
      "208."
    ],
    "date": [
      "2005"
    ],
    "note": [
      "ITRS. Available at"
    ],
    "title": [
      "International Technology Roadmap for Semiconductors"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net/"
    ]
  },
  {
    "author": [
      {
        "given": "IPFlex"
      }
    ],
    "citation-number": [
      "209."
    ],
    "date": [
      "2007"
    ],
    "type": null,
    "url": [
      "www.ipflex.com"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "M."
      },
      {
        "family": "Higaki",
        "given": "S."
      },
      {
        "family": "Sato",
        "given": "J."
      },
      {
        "family": "Shiomi",
        "given": "A."
      },
      {
        "family": "Takeuchi",
        "given": "Y."
      },
      {
        "family": "Kitajima",
        "given": "A."
      },
      {
        "family": "Imai",
        "given": "M."
      }
    ],
    "citation-number": [
      "210."
    ],
    "container-title": [
      "Proc. International Conference on Computer Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "430–436"
    ],
    "title": [
      "PEAS-III: An ASIP Design Environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jacome",
        "given": "M.F."
      },
      {
        "family": "Veciana",
        "given": "G.",
        "particle": "de"
      }
    ],
    "citation-number": [
      "211."
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "40–50"
    ],
    "title": [
      "Design Challenges for New Application-Specific Processors"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Jantsch",
        "given": "A."
      },
      {
        "family": "Öberg",
        "given": "J."
      },
      {
        "family": "Hemani",
        "given": "A."
      }
    ],
    "citation-number": [
      "212."
    ],
    "container-title": [
      "Proc. Norchip Conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "93–100"
    ],
    "title": [
      "Is There a Niche for a General Protocol Processor Core?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jeong",
        "given": "C.H."
      },
      {
        "family": "Park",
        "given": "W.C."
      },
      {
        "family": "Han",
        "given": "T.D."
      },
      {
        "family": "Kim",
        "given": "S.D."
      }
    ],
    "citation-number": [
      "213."
    ],
    "container-title": [
      "Proc. AP-ASIC"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "104–107"
    ],
    "title": [
      "Cost/Performance Trade-off in Floating-Point Unit Design for 3D Geometry Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jeong",
        "given": "C.H."
      },
      {
        "family": "Park",
        "given": "W.C."
      },
      {
        "family": "Kim",
        "given": "S.W."
      },
      {
        "family": "Han",
        "given": "T.D."
      }
    ],
    "citation-number": [
      "214."
    ],
    "container-title": [
      "Proc. AP-ASIC"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "327–330"
    ],
    "title": [
      "The Design and Implementation of CalmlRISC32 Floating-Point Unit"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "R.C."
      }
    ],
    "citation-number": [
      "215."
    ],
    "container-title": [
      "EETimes, February"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "Intel’s Teraflops Chip Uses Mesh Architecture to Emulate Mainframe"
    ],
    "type": "article-journal",
    "url": [
      "http:"
    ],
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Kambe",
        "given": "K."
      },
      {
        "family": "Inoue",
        "given": "M."
      },
      {
        "family": "Fujiwara",
        "given": "H."
      }
    ],
    "citation-number": [
      "216."
    ],
    "container-title": [
      "Proc. IEEE Asian Test Symposium"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "152–157"
    ],
    "title": [
      "Efficient Template Generation for Instruction-Based Self-Test of Processor Cores"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kane",
        "given": "G."
      }
    ],
    "citation-number": [
      "217."
    ],
    "date": [
      "1989"
    ],
    "publisher": [
      "MIPS RISC Architecture, Prentice Hall"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kanellos",
        "given": "M."
      }
    ],
    "citation-number": [
      "218."
    ],
    "date": [
      "2006"
    ],
    "note": [
      "in ZDnet, February 10 Available at"
    ],
    "title": [
      "Intel shows off its quad core"
    ],
    "type": null,
    "url": [
      "http://news.zdnet.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Kapasi",
        "given": "U.J."
      },
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Rixner",
        "given": "S."
      },
      {
        "family": "Owens",
        "given": "J.D."
      },
      {
        "family": "Khailany",
        "given": "B."
      }
    ],
    "citation-number": [
      "219."
    ],
    "container-title": [
      "Proc. ICCD"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "282–288"
    ],
    "title": [
      "The Imagine Stream Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kastrup",
        "given": "B."
      },
      {
        "family": "Wel",
        "given": "A.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "220."
    ],
    "container-title": [
      "Proc. International Symposium on SoC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1"
    ],
    "title": [
      "Moustique: Smaller Than an ASIC and Fully Programmable"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kathail",
        "given": "V."
      },
      {
        "family": "Aditya",
        "given": "S."
      },
      {
        "family": "Schreiber",
        "given": "R."
      },
      {
        "family": "Rau",
        "given": "B.R."
      },
      {
        "family": "Cronquist",
        "given": "D.C."
      },
      {
        "family": "Sivaraman",
        "given": "M."
      }
    ],
    "citation-number": [
      "221."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "39–47"
    ],
    "title": [
      "PICO: Automatically Designing Custom Computers"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Kawaguchi",
        "given": "H."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "222."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "807–811"
    ],
    "title": [
      "A Reduced Clock-Swing Flip-Flop (RCSFF) for 63% Power Reduction"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Keating",
        "given": "M."
      }
    ],
    "citation-number": [
      "223."
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Reuse Methodology Manual for System-on-a-Chip Designs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kessels",
        "given": "J."
      },
      {
        "family": "Peeters",
        "given": "A."
      },
      {
        "family": "Kramer",
        "given": "T."
      },
      {
        "family": "Timm",
        "given": "V."
      }
    ],
    "citation-number": [
      "224."
    ],
    "container-title": [
      "Principles of Asynchronous Circuit Design: A Systems Perspective Kluwer"
    ],
    "date": [
      "2001"
    ],
    "editor": [
      {
        "family": "Furber",
        "given": "S."
      },
      {
        "family": "Sparsø",
        "given": "J."
      }
    ],
    "pages": [
      "221–248"
    ],
    "title": [
      "Descale"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "225."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1523–1543"
    ],
    "title": [
      "System-Level Design: Orthogonalization of Concerns and Platform-Based Design"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Shah",
        "given": "N."
      }
    ],
    "citation-number": [
      "226."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "On line at",
      "soc-prog-plat-np.pdf. Last checked 24-01-2007"
    ],
    "title": [
      "A Survey of Programmable Platforms – Network Procs"
    ],
    "type": null,
    "url": [
      "http://www.eecs.berkeley.edu/~mihal/ee244/lectures/"
    ]
  },
  {
    "author": [
      {
        "family": "Kiatisevi",
        "given": "P."
      },
      {
        "family": "Azuara",
        "given": "L."
      },
      {
        "family": "Dorsch",
        "given": "R."
      },
      {
        "family": "Wunderlich",
        "given": "H.J."
      }
    ],
    "citation-number": [
      "227."
    ],
    "container-title": [
      "Proc. International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "2935–2938"
    ],
    "title": [
      "Development of an Audio Player as System-on-a-Chip Using an Open Source Platform"
    ],
    "type": "paper-conference",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Kienhuis",
        "given": "B."
      },
      {
        "family": "Deprettere",
        "given": "E."
      },
      {
        "family": "Vissers",
        "given": "K."
      },
      {
        "family": "Wolf",
        "given": "P.",
        "particle": "Van Der"
      }
    ],
    "citation-number": [
      "228."
    ],
    "container-title": [
      "Proc. Application-Specific Systems, Architectures and Processors (ASAP"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "338–349"
    ],
    "title": [
      "An Approach for Quantitative Analysis of Application Specific Data-Flow Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kienhuis",
        "given": "B."
      },
      {
        "family": "Deprettere",
        "given": "E."
      },
      {
        "family": "Wolf",
        "given": "P.",
        "particle": "Van Der"
      },
      {
        "family": "Vissers",
        "given": "K."
      }
    ],
    "citation-number": [
      "229."
    ],
    "container-title": [
      "Lecture Notes in Computer Science, January"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "18–37"
    ],
    "title": [
      "A Methodology to Design Programmable Embedded Systems – The Y-Chart Approach"
    ],
    "type": "article-journal",
    "volume": [
      "2268"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "H.S."
      },
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "230."
    ],
    "container-title": [
      "Proc. ISCA"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "71–81"
    ],
    "title": [
      "An ISA and Microarchitecture for Instruction Level Distributed Processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J.S."
      },
      {
        "family": "Taylor",
        "given": "M.B."
      },
      {
        "family": "Miller",
        "given": "J."
      },
      {
        "family": "Wentzlatff",
        "given": "D."
      }
    ],
    "citation-number": [
      "231."
    ],
    "container-title": [
      "Proc. ISLPED"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "424–427"
    ],
    "title": [
      "Energy Characterization of a Tiled Architecture Processor with On-Chip Networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Klein",
        "given": "M."
      }
    ],
    "citation-number": [
      "232."
    ],
    "container-title": [
      "XCELL Journal, Xilinx"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "ue 52"
    ],
    "location": [
      "Spring"
    ],
    "title": [
      "The Virtex-4 Power Play"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "KleinOsowski",
        "given": "A.J."
      },
      {
        "family": "Lilja",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "233."
    ],
    "container-title": [
      "Computer Architecture Letters"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Kojima",
        "given": "H."
      },
      {
        "family": "Tanaka",
        "given": "S."
      },
      {
        "family": "Sasaki",
        "given": "K."
      }
    ],
    "citation-number": [
      "234."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "432–435"
    ],
    "title": [
      "Half-Swing Clocking Scheme for 75% Power Saving in Clocking Circuitry"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Kongetira",
        "given": "P."
      },
      {
        "family": "Aingaran",
        "given": "K."
      },
      {
        "family": "Olukotun",
        "given": "K."
      }
    ],
    "citation-number": [
      "235."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "21–29"
    ],
    "title": [
      "Niagara: A 32-Way Multithreaded Sparc Processor"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "PJ",
        "given": "Koopman",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "236."
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Chichester, England"
    ],
    "publisher": [
      "Ellis Horwood"
    ],
    "title": [
      "Stack Computers: The New Wave"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kozyrakis",
        "given": "C.E."
      },
      {
        "family": "Patterson",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "237."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "24–32"
    ],
    "title": [
      "New Direction for Computer Architecture Research"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Krall",
        "given": "A."
      },
      {
        "family": "Hirnschrott",
        "given": "U."
      },
      {
        "family": "Panis",
        "given": "C."
      },
      {
        "family": "Pryanishnikov",
        "given": "I."
      }
    ],
    "citation-number": [
      "238."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "Special Issue on Embedded Systems: Architecture, Design and Tools, July/August,"
    ],
    "pages": [
      "67–78"
    ],
    "title": [
      "xDSPcore –A Compiler Based Configurable Digital Signal Processor"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Kranitis",
        "given": "N."
      },
      {
        "family": "Paschalis",
        "given": "A."
      },
      {
        "family": "Gizopoulos",
        "given": "D."
      },
      {
        "family": "Zorian",
        "given": "Y."
      }
    ],
    "citation-number": [
      "239."
    ],
    "container-title": [
      "Journal of Electronic Testing: Theory and Applications"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "19"
    ],
    "note": [
      "Special Issue on 20th IEEE VLSI Test Symposium 2002"
    ],
    "pages": [
      "103–112,"
    ],
    "title": [
      "Instruction-Based Self-Testing of Processor Cores"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Kranitis",
        "given": "N."
      },
      {
        "family": "Paschalis",
        "given": "A."
      },
      {
        "family": "Gizopoulos",
        "given": "D."
      },
      {
        "family": "Xenoulis",
        "given": "G."
      }
    ],
    "citation-number": [
      "240."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "461–475"
    ],
    "title": [
      "Software-Based Self-Testing of Embedded Processors"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Kranitis",
        "given": "N."
      },
      {
        "family": "Merentitis",
        "given": "A."
      },
      {
        "family": "Laoutaris",
        "given": "N."
      },
      {
        "family": "Theodorou",
        "given": "G."
      },
      {
        "family": "Paschalis",
        "given": "A."
      },
      {
        "family": "Gizopoulos",
        "given": "D."
      },
      {
        "family": "Halatsis",
        "given": "C."
      }
    ],
    "citation-number": [
      "241."
    ],
    "container-title": [
      "Optimal Periodic Testing of Intermittent Faults In Embedded Pipelined Processor Applications. In Proc. DATE"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "65–70"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krashinsky",
        "given": "R."
      },
      {
        "family": "Batten",
        "given": "C."
      },
      {
        "family": "Hampton",
        "given": "M."
      },
      {
        "family": "Gerding",
        "given": "S."
      },
      {
        "family": "Pharris",
        "given": "B."
      },
      {
        "family": "Casper",
        "given": "J."
      },
      {
        "family": "Asanovic",
        "given": "K."
      }
    ],
    "citation-number": [
      "242."
    ],
    "container-title": [
      "Proc, ISCA"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "52–63"
    ],
    "title": [
      "The Vector-Thread Architecture"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Krewell",
        "given": "K."
      }
    ],
    "citation-number": [
      "243."
    ],
    "date": [
      "2004",
      "November 1"
    ],
    "genre": [
      "Microprocessor Report,"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "Intel Cancels 4GHz P4"
    ],
    "type": "report",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Krstic",
        "given": "A."
      },
      {
        "family": "Chen",
        "given": "L."
      },
      {
        "family": "Lai",
        "given": "W.C."
      },
      {
        "family": "Cheng",
        "given": "K.T."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "citation-number": [
      "244."
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "18–26"
    ],
    "title": [
      "Embedded Software-Based Self-Test for Programmable Core-Based Designs"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Kubiatowicz",
        "given": "J."
      }
    ],
    "citation-number": [
      "245."
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "publisher": [
      "MIT"
    ],
    "title": [
      "Integrated Shared-Memory and Message-Passing Communication in the Alewife Multiprocessor"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Kuo",
        "given": "S."
      },
      {
        "family": "Gan",
        "given": "W.S."
      }
    ],
    "citation-number": [
      "246."
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "501"
    ],
    "publisher": [
      "Pearson References"
    ],
    "title": [
      "Digital Signal Processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kurd",
        "given": "N.A."
      },
      {
        "family": "Barkarullah",
        "given": "J.S."
      },
      {
        "family": "Dizon",
        "given": "R.O."
      },
      {
        "family": "Fletcher",
        "given": "T.D."
      },
      {
        "family": "Madland",
        "given": "P.D."
      }
    ],
    "citation-number": [
      "247."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1647–1653"
    ],
    "title": [
      "A Multigigahertz Clocking Scheme for the Pentium® 4 Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Kylliäinen",
        "given": "J."
      },
      {
        "family": "Nurmi",
        "given": "J."
      },
      {
        "family": "Kuulusa",
        "given": "M."
      }
    ],
    "citation-number": [
      "248."
    ],
    "container-title": [
      "Proc. International Symposium on SoC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "17–22"
    ],
    "title": [
      "COFFEE – A Core for Free"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lafond",
        "given": "S."
      },
      {
        "family": "Lilius",
        "given": "J."
      }
    ],
    "citation-number": [
      "249."
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "TUCS Technical Report,"
    ],
    "issue": [
      "597"
    ],
    "title": [
      "An Energy Consumption Model for Java Virtual Machine"
    ],
    "type": "report",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "W.C."
      },
      {
        "family": "Krstic",
        "given": "A."
      },
      {
        "family": "Cheng",
        "given": "K.T."
      }
    ],
    "citation-number": [
      "250."
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "6–14"
    ],
    "title": [
      "Functionally Testable Path Delay Faults on a Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Landman",
        "given": "B.S."
      },
      {
        "family": "Russo",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "251."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1971"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1469–1479"
    ],
    "title": [
      "On a Pin Versus Block Relationship for Partitions of Logic Graphs"
    ],
    "type": "article-journal",
    "volume": [
      "C20"
    ]
  },
  {
    "author": [
      {
        "family": "Lapsley",
        "given": "P."
      },
      {
        "family": "Bier",
        "given": "J."
      },
      {
        "family": "Shoham",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "E.A."
      }
    ],
    "citation-number": [
      "252."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "DSP Processor Fundamentals, Architectures and Features"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rosa A",
        "particle": "La"
      },
      {
        "family": "C",
        "given": "Passerone"
      },
      {
        "family": "L",
        "given": "Lavagno"
      }
    ],
    "citation-number": [
      "253."
    ],
    "container-title": [
      "Proc. the Conference on Compilers"
    ],
    "date": [
      "2002"
    ],
    "note": [
      "Architectures and Synthesis for Embedded Systems (CASES"
    ],
    "title": [
      "A Software Development Toolchain for a Reconfigurable Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rosa A",
        "particle": "La"
      },
      {
        "family": "L",
        "given": "Lavagno"
      },
      {
        "family": "M",
        "given": "Lazarescu"
      },
      {
        "family": "C",
        "given": "Passerone"
      }
    ],
    "citation-number": [
      "254."
    ],
    "container-title": [
      "Proc. Workshop on Wireless Reconfigurable Terminals and Platforms (WiRTeP"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "An Optimizing C Front-End for Hardware Synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Lattice"
      }
    ],
    "citation-number": [
      "255."
    ],
    "date": [
      "2007"
    ],
    "title": [
      "company web page"
    ],
    "type": null,
    "url": [
      "http://www.latticesemi.com"
    ]
  },
  {
    "author": [
      {
        "given": "Lattice"
      }
    ],
    "citation-number": [
      "256."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Mico32. Available at"
    ],
    "type": null,
    "url": [
      "http://www.latticesemi.com/products/"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "family": "Barua",
        "given": "R."
      },
      {
        "family": "Frank",
        "given": "M."
      },
      {
        "family": "Srikrishna",
        "given": "D."
      },
      {
        "family": "Babb",
        "given": "J."
      },
      {
        "family": "Sarkar",
        "given": "V."
      },
      {
        "family": "Amarashinghe",
        "given": "S."
      }
    ],
    "citation-number": [
      "257."
    ],
    "container-title": [
      "Proc. ASPLOS"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "46–54"
    ],
    "title": [
      "Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "family": "Puppin",
        "given": "D."
      },
      {
        "family": "Swenson",
        "given": "S."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      }
    ],
    "citation-number": [
      "258."
    ],
    "container-title": [
      "Proc. MICRO-35"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "111–122"
    ],
    "title": [
      "Convergent Scheduling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leibson",
        "given": "S."
      }
    ],
    "citation-number": [
      "259."
    ],
    "container-title": [
      "Portable Design, February"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Lower SoC operating frequencies to cut power dissipation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Leibson",
        "given": "S."
      }
    ],
    "citation-number": [
      "260."
    ],
    "container-title": [
      "URL"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "The HP 9100 Project: An Exothermic Reaction"
    ],
    "type": "chapter",
    "url": [
      "http://www.hp9825.com/html/the_9100_part_2.html"
    ]
  },
  {
    "author": [
      {
        "family": "Leibson",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "J."
      }
    ],
    "citation-number": [
      "261."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2005",
      "July"
    ],
    "pages": [
      "51–59"
    ],
    "title": [
      "Configurable Processors: A New Era in Chip Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lenoski",
        "given": "D."
      },
      {
        "family": "Laudon",
        "given": "J."
      },
      {
        "family": "Gharachorloo",
        "given": "K."
      },
      {
        "family": "Weber",
        "given": "W.D."
      },
      {
        "family": "Gupta",
        "given": "A."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Lam",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "262."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "63–79"
    ],
    "title": [
      "The Stanford DASH Multiprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "DM",
        "given": "Lewis"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "263."
    ],
    "container-title": [
      "International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "12–20"
    ],
    "title": [
      "The StratixTM Routing and Logic Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Y."
      },
      {
        "family": "Callahan",
        "given": "T."
      },
      {
        "family": "Darnell",
        "given": "E."
      },
      {
        "family": "Harr",
        "given": "R."
      },
      {
        "family": "Kurkure",
        "given": "U."
      },
      {
        "family": "Stockwood",
        "given": "J."
      }
    ],
    "citation-number": [
      "264."
    ],
    "container-title": [
      "Proc. DAC"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "507–512"
    ],
    "title": [
      "Hardware–Software Co-Design of Embedded Reconfigurable Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liao",
        "given": "S.Y."
      }
    ],
    "citation-number": [
      "265."
    ],
    "container-title": [
      "Proc. 8th International Workshop on Hardware/Software Codesign 502 References"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Towards a New Standard for System-Level Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liljeberg",
        "given": "P."
      },
      {
        "family": "Plosila",
        "given": "J."
      },
      {
        "family": "Isoaho",
        "given": "J."
      }
    ],
    "citation-number": [
      "266."
    ],
    "container-title": [
      "Integration. The VLSI Journal"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "43–67"
    ],
    "title": [
      "Self-Timed Communication Platform for Implementing High-Performance Systems-on-Chip"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Lindholm",
        "given": "T."
      },
      {
        "family": "Yellin",
        "given": "F."
      }
    ],
    "citation-number": [
      "267."
    ],
    "date": [
      "1997"
    ],
    "edition": [
      "2nd edn"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The Java Virtual Machine Specification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lines",
        "given": "A."
      }
    ],
    "citation-number": [
      "268."
    ],
    "container-title": [
      "Proc. Async’07"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "The Vortex: An Asynchronous Superscalar Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lipasti",
        "given": "M.H."
      },
      {
        "family": "Shen",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "269."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1997",
      "September"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "59–66"
    ],
    "title": [
      "Superspeculative Microarchitecture for Beyond AD 2000"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Lodi",
        "given": "A."
      },
      {
        "family": "Campi",
        "given": "F."
      },
      {
        "family": "Toma",
        "given": "M."
      },
      {
        "family": "Cappelli",
        "given": "A."
      },
      {
        "family": "Canegallo",
        "given": "R."
      },
      {
        "family": "Guerrieri",
        "given": "R."
      }
    ],
    "citation-number": [
      "270."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits (JSSC"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1876–1886"
    ],
    "title": [
      "A VLIW Processor with Reconfigurable Instruction Set for Embedded Applications"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Lodi",
        "given": "A."
      },
      {
        "family": "Cappelli",
        "given": "A."
      },
      {
        "family": "Bocchi",
        "given": "M."
      },
      {
        "family": "Mucci",
        "given": "C."
      },
      {
        "family": "Innocenti",
        "given": "M."
      },
      {
        "family": "Bartolomeis",
        "given": "C.",
        "particle": "De"
      },
      {
        "family": "Ciccarelli",
        "given": "L."
      },
      {
        "family": "Giansante",
        "given": "R."
      },
      {
        "family": "Deledda",
        "given": "A."
      },
      {
        "family": "FCampi",
        "given": "F."
      },
      {
        "family": "Toma",
        "given": "M."
      },
      {
        "family": "Guerrieri",
        "given": "R."
      }
    ],
    "citation-number": [
      "271."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits (JSSC"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "85–96"
    ],
    "title": [
      "XiSystem: A XiRisc-based SoC with a Reconfigurable I/O Module"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Lodi",
        "given": "A."
      },
      {
        "family": "Mucci",
        "given": "C."
      },
      {
        "family": "Bocchi",
        "given": "M."
      },
      {
        "family": "Cappelli",
        "given": "A."
      },
      {
        "family": "Dominicis",
        "given": "M.",
        "particle": "De"
      },
      {
        "family": "Ciccarelli",
        "given": "L."
      }
    ],
    "citation-number": [
      "272."
    ],
    "container-title": [
      "Proc. FPL"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "581–588"
    ],
    "title": [
      "A Multi-Context Pipelined Array for Embedded System"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Paaske",
        "given": "T."
      },
      {
        "family": "Jayasena",
        "given": "N."
      },
      {
        "family": "Ho",
        "given": "R."
      },
      {
        "family": "Dally",
        "given": "W."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "273."
    ],
    "container-title": [
      "Proc. ISCA"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "161–171"
    ],
    "title": [
      "Smart Memories: A Modular Reconfigurable Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      },
      {
        "family": "Hutchings",
        "given": "B."
      },
      {
        "family": "Andrews",
        "given": "D."
      },
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "Hartenstein",
        "given": "R."
      },
      {
        "family": "Mencer",
        "given": "O."
      },
      {
        "family": "Morris",
        "given": "J."
      },
      {
        "family": "Palem",
        "given": "K."
      },
      {
        "family": "Prasanna",
        "given": "V.K."
      },
      {
        "family": "Spaanenburg",
        "given": "H.A.E."
      }
    ],
    "citation-number": [
      "274."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "38–43"
    ],
    "title": [
      "Seeking Solutions in Configurable Computing"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "A.J."
      },
      {
        "family": "Burns",
        "given": "S.M."
      },
      {
        "family": "Lee",
        "given": "T.K."
      },
      {
        "family": "Borkovic",
        "given": "D."
      },
      {
        "family": "Hazewindus",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "275."
    ],
    "container-title": [
      "ARVLSI: Decennial Caltech Conference on VLSI"
    ],
    "date": [
      "1989"
    ],
    "editor": [
      {
        "family": "Seitz CL",
        "particle": "ed."
      }
    ],
    "pages": [
      "351–373,"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "The Design of an Asynchronous Microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Matsumoto",
        "given": "C."
      }
    ],
    "citation-number": [
      "276."
    ],
    "container-title": [
      "EETimes, iApplianceWeb"
    ],
    "date": [
      "2002",
      "September"
    ],
    "note": [
      "Available at",
      "Last checked 24-01-2007"
    ],
    "title": [
      "Net Processors Face Programming Trade-Offs"
    ],
    "type": "article-journal",
    "url": [
      "http://www.iapplianceweb.com/"
    ]
  },
  {
    "author": [
      {
        "family": "McCalpin",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "277."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at http://www.cs.virginia.edu/stream. Last checked 12-03-2007"
    ],
    "title": [
      "STREAM: Sustainable Memory Bandwidth in High Performance Computers"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "McClellan",
        "given": "J."
      },
      {
        "family": "Schafer",
        "given": "R."
      },
      {
        "family": "Yoder",
        "given": "M."
      }
    ],
    "citation-number": [
      "278."
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "DSP First, A Multimedia Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      },
      {
        "family": "Tseng",
        "given": "C.W."
      }
    ],
    "citation-number": [
      "279."
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "336–343"
    ],
    "title": [
      "Stuck-Fault Tests vs. Actual Defects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McFarling",
        "given": "S."
      }
    ],
    "citation-number": [
      "280."
    ],
    "date": [
      "1993",
      "1993-06"
    ],
    "genre": [
      "DEC WRL TN-36,"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "Combining Branch Predictors"
    ],
    "type": null,
    "url": [
      "http://citeseer.ist.psu.edu/mcfarling93combining.html"
    ]
  },
  {
    "author": [
      {
        "family": "McLaughlin",
        "given": "L."
      }
    ],
    "citation-number": [
      "281."
    ],
    "container-title": [
      "Technology Review, Massachusetts Institute of Technology"
    ],
    "date": [
      "2006",
      "July 11"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "1,000 Cores on a Chip: Rapport’s Kilocore Chip Makes Quick Work of Video Processing"
    ],
    "type": "article-journal",
    "url": [
      "http:"
    ]
  },
  {
    "author": [
      {
        "family": "Mei",
        "given": "B."
      },
      {
        "family": "Vernalde",
        "given": "S."
      },
      {
        "family": "Verkest",
        "given": "D."
      },
      {
        "family": "DeMan",
        "given": "H."
      },
      {
        "family": "Lauwereins",
        "given": "R."
      }
    ],
    "citation-number": [
      "282."
    ],
    "container-title": [
      "Proc. IEEE International Conference on Field-Programmable Technology"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "DRESC: A Retargetable Compiler for Coarse-Grained Reconfigurable Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mei",
        "given": "B."
      },
      {
        "family": "Vernalde",
        "given": "S."
      },
      {
        "family": "Verkest",
        "given": "D."
      },
      {
        "family": "DeMan",
        "given": "H."
      },
      {
        "family": "Lauwereins",
        "given": "R."
      }
    ],
    "citation-number": [
      "283."
    ],
    "container-title": [
      "Proc. FPL"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "61–70"
    ],
    "title": [
      "ADRES: An Architecture with Tightly Coupled VLIW Processor and Corse-Grained Reconfigurable Matrix"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mei",
        "given": "B."
      },
      {
        "family": "Veredas",
        "given": "F."
      },
      {
        "family": "Masschelein",
        "given": "B."
      }
    ],
    "citation-number": [
      "284."
    ],
    "container-title": [
      "Proc. FPL"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "622–625"
    ],
    "title": [
      "Mapping an H.264 Decoder onto the ADRES Reconfigurable Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Metzgen",
        "given": "P."
      }
    ],
    "citation-number": [
      "285."
    ],
    "container-title": [
      "Invited presentation in International Symposium on System-on-Chip"
    ],
    "date": [
      "2004"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "Optimizing a High-Performance 32-bit Processor for Programmable Logic"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.cs.tut.fi/soc/Metzgen04.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Meyer",
        "given": "J."
      },
      {
        "family": "Downing",
        "given": "T."
      }
    ],
    "citation-number": [
      "286."
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "O’Reilly and Associates, Inc"
    ],
    "title": [
      "Java Virtual Machine"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mihal",
        "given": "A."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "287."
    ],
    "container-title": [
      "Networks on Chip"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "Jantsch",
        "given": "A."
      },
      {
        "family": "Tenhunen",
        "given": "H."
      }
    ],
    "pages": [
      "39–59"
    ],
    "publisher": [
      "Kluwer Academic Publishers Chapter"
    ],
    "title": [
      "Mapping Concurrent Applications onto Architectural Platforms"
    ],
    "type": "chapter",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Mii",
        "given": "Y."
      }
    ],
    "citation-number": [
      "288."
    ],
    "container-title": [
      "Proc. SPIE 1805"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "332–341"
    ],
    "title": [
      "Performance Considerations for the Scaling of Sub-Micron On-Chip Interconnections"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CPU",
        "particle": "miniMIPS"
      }
    ],
    "citation-number": [
      "289."
    ],
    "date": [
      "2007"
    ],
    "type": null,
    "url": [
      "www.opencores.org/projects/minimips"
    ]
  },
  {
    "author": [
      {
        "family": "Mirsky",
        "given": "E."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "290."
    ],
    "container-title": [
      "Proc. IEEE Symposium on FPGAs for Custom Computing Machines (FCCM’96"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "157–166"
    ],
    "title": [
      "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction and Deployable Resources"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Miyamori",
        "given": "T."
      },
      {
        "family": "Olukotun",
        "given": "U."
      }
    ],
    "citation-number": [
      "291."
    ],
    "container-title": [
      "Proc. ACM/SIGDA International Symposium on FPGAs for Custom Computing Machines (FCCM"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "2–11"
    ],
    "title": [
      "REMARC: Reconfigurable Multimedia Array Coprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mizuno",
        "given": "H."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "292."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "404–405"
    ],
    "title": [
      "A Noise-Immune GHz-Clock Distribution Scheme Using Synchronous Distributed Oscillators"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G.E."
      }
    ],
    "citation-number": [
      "293."
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1965",
      "April 19"
    ],
    "pages": [
      "114–117"
    ],
    "title": [
      "Cramming More Components onto Integrated Circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Moretti",
        "given": "G."
      }
    ],
    "citation-number": [
      "294."
    ],
    "date": [
      "2004"
    ],
    "note": [
      "EDN. Available at",
      "Verified 2006-08-18"
    ],
    "title": [
      "The Search for the Perfect Language"
    ],
    "type": null,
    "url": [
      "http://www.edn.com/article/CA376625.html."
    ]
  },
  {
    "citation-number": [
      "295."
    ],
    "date": [
      "2007"
    ],
    "title": [
      "MorphICs Technology inc"
    ],
    "type": null,
    "url": [
      "http://www.morphics.com"
    ]
  },
  {
    "author": [
      {
        "family": "Technologies",
        "given": "Morpho"
      }
    ],
    "citation-number": [
      "296."
    ],
    "date": [
      "2007"
    ],
    "type": null,
    "url": [
      "http://www.morphotech.com"
    ]
  },
  {
    "author": [
      {
        "given": "Motorola"
      }
    ],
    "citation-number": [
      "297."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Austin, Texas"
    ],
    "publisher": [
      "Motorola Inc"
    ],
    "title": [
      "DSP56000 – 24 Bit Digital Signal Processor Family Manual, DSP56KFAMUM/AD"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Moulton",
        "given": "P."
      }
    ],
    "citation-number": [
      "298."
    ],
    "container-title": [
      "7th Annual Workshop on Microprogramming"
    ],
    "date": [
      "1974"
    ],
    "location": [
      "Palo Alto, California"
    ],
    "pages": [
      "74–79"
    ],
    "title": [
      "Microprogrammed Subprocessors for Compilation and Execution of High-Level Languages"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Mucci",
        "given": "C."
      },
      {
        "family": "Chiesa",
        "given": "C."
      },
      {
        "family": "Lodi",
        "given": "A."
      },
      {
        "family": "Toma",
        "given": "M."
      },
      {
        "family": "Campi",
        "given": "F."
      }
    ],
    "citation-number": [
      "299."
    ],
    "container-title": [
      "Proc. International Symposium on System-on-Chip"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "69–73"
    ],
    "title": [
      "A C-Based Algorithm Development Flow for a Reconfigurable Processor Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mucci",
        "given": "C."
      },
      {
        "family": "Campi",
        "given": "F."
      },
      {
        "family": "Deledda",
        "given": "A."
      },
      {
        "family": "Fazzi",
        "given": "A."
      },
      {
        "family": "Ferri",
        "given": "M."
      },
      {
        "family": "Bocchi",
        "given": "M."
      }
    ],
    "citation-number": [
      "300."
    ],
    "container-title": [
      "Proc. 9th IEEE International Parallel and Distributed Processing Symposium (IPDPS"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "A Cycle-Accurate ISS for a Dynamically Reconfigurable Processor Architecture"
    ],
    "type": "paper-conference",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Mucci",
        "given": "C."
      },
      {
        "family": "Bocchi",
        "given": "M."
      },
      {
        "family": "Gagliardi",
        "given": "P."
      },
      {
        "family": "Cappelli",
        "given": "A."
      },
      {
        "family": "Innocenti",
        "given": "M."
      },
      {
        "family": "Giansante",
        "given": "R."
      },
      {
        "family": "Lodi",
        "given": "A."
      },
      {
        "family": "Toma",
        "given": "M."
      },
      {
        "family": "Campi",
        "given": "F."
      },
      {
        "family": "Guerrieri",
        "given": "R."
      }
    ],
    "citation-number": [
      "301."
    ],
    "container-title": [
      "Proc. Workshop on Wireless Reconfigurable Terminals and Platforms (WiRTeP"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "A C-Based Programming Environment for a Heterogeneous Reconfigurable System"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mukund",
        "given": "M."
      }
    ],
    "citation-number": [
      "302."
    ],
    "container-title": [
      "International Journal of Foundations of Computer Science"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "443–478"
    ],
    "title": [
      "Petri Nets and Step Transition Systems"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S.D."
      },
      {
        "family": "Hammond",
        "given": "G."
      }
    ],
    "citation-number": [
      "303."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "344–345, 472"
    ],
    "title": [
      "The Implementation of the Next-Generation 64b Itanium Microprocessor"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Nagarajan",
        "given": "R."
      },
      {
        "family": "Sankaralingam",
        "given": "K."
      },
      {
        "family": "Burger",
        "given": "D."
      },
      {
        "family": "Keckler",
        "given": "S.W."
      }
    ],
    "citation-number": [
      "304."
    ],
    "container-title": [
      "Proc. MICRO-34"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "40–51"
    ],
    "title": [
      "A Design Space Evaluation of Grid Processor Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Najjar",
        "given": "W.A."
      },
      {
        "family": "Bohm",
        "given": "W."
      },
      {
        "family": "Draper",
        "given": "B.A."
      },
      {
        "family": "Hammes",
        "given": "J."
      },
      {
        "family": "Rinker",
        "given": "R."
      },
      {
        "family": "Beveridge",
        "given": "Chawathe",
        "suffix": "JR"
      },
      {
        "family": "M",
        "given": "Ross"
      },
      {
        "given": "C."
      }
    ],
    "citation-number": [
      "305."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "63–69"
    ],
    "title": [
      "High-Level Language Abstraction for Reconfigurable Computing"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Nanya",
        "given": "T."
      },
      {
        "family": "Ueno",
        "given": "Y."
      },
      {
        "family": "Kagotani",
        "given": "H."
      },
      {
        "family": "Kuwako",
        "given": "M."
      },
      {
        "family": "Takamura",
        "given": "A."
      }
    ],
    "citation-number": [
      "306."
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "50–63"
    ],
    "title": [
      "TITAC: Design of a Quasi-Delay-Insensitive Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "citation-number": [
      "307."
    ],
    "date": [
      "2007"
    ],
    "title": [
      "NEC DRP Product Family"
    ],
    "type": null,
    "url": [
      "http://www.necel.com/drp/en/index.html"
    ]
  },
  {
    "author": [
      {
        "family": "Nedovic",
        "given": "N."
      },
      {
        "family": "Walker",
        "given": "W.W."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      },
      {
        "family": "Aleksic",
        "given": "M."
      }
    ],
    "citation-number": [
      "308."
    ],
    "container-title": [
      "Proc. ESSCIRC"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "399–402"
    ],
    "title": [
      "A Low Power Symmetrically Pulsed Dual Edge-Triggered Flip-Flop"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Noakes",
        "given": "M."
      }
    ],
    "citation-number": [
      "309."
    ],
    "container-title": [
      "Proc. ISCA"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "224–235"
    ],
    "title": [
      "The J-Machine Multicomputer: An Architectural Evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nurmi",
        "given": "J."
      },
      {
        "family": "Eerola",
        "given": "V."
      },
      {
        "family": "Ofner",
        "given": "E."
      },
      {
        "family": "Gierlinger",
        "given": "A."
      },
      {
        "family": "Jernej",
        "given": "J."
      },
      {
        "family": "Karema",
        "given": "T."
      },
      {
        "family": "Raitaaho",
        "given": "T."
      }
    ],
    "citation-number": [
      "310."
    ],
    "container-title": [
      "Proc. ICASSP, April"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "429–432"
    ],
    "title": [
      "A DSP Core for Speech Coding Applications"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Nurmi",
        "given": "J."
      },
      {
        "family": "Tenhunen",
        "given": "H."
      },
      {
        "family": "Isoaho",
        "given": "J."
      },
      {
        "given": "Jantsch"
      }
    ],
    "citation-number": [
      "311."
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "given": "A."
      }
    ],
    "location": [
      "Amsterdam"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Interconnect-Centric Design for Advanced SoC and NoC"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nurmi",
        "given": "T."
      },
      {
        "family": "Virtanen",
        "given": "S."
      },
      {
        "family": "Isoaho",
        "given": "J."
      },
      {
        "family": "Tenhunen",
        "given": "H."
      }
    ],
    "citation-number": [
      "312."
    ],
    "container-title": [
      "Proc. Norchip Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "294–301"
    ],
    "title": [
      "Physical Modeling and System Level Performance Characterization of a Protocol Processor Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nurmi",
        "given": "T."
      },
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Pamunuwa",
        "given": "D."
      },
      {
        "family": "Ahonen",
        "given": "T."
      },
      {
        "family": "Zheng",
        "given": "L.R."
      },
      {
        "family": "Isoaho",
        "given": "J."
      },
      {
        "family": "Tenhunen",
        "given": "H."
      }
    ],
    "citation-number": [
      "313."
    ],
    "container-title": [
      "Interconnect-Centric Design for Advanced SoC and NoC",
      "Chapter"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "Nurmi",
        "given": "J."
      },
      {
        "family": "Tenhunen",
        "given": "H."
      },
      {
        "family": "Isoaho",
        "given": "J."
      },
      {
        "family": "Jantsch",
        "given": "A."
      }
    ],
    "pages": [
      "55–84"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Global Interconnect Analysis"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Nuzman",
        "given": "D."
      },
      {
        "family": "Zaks",
        "given": "Rosen I."
      },
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "314."
    ],
    "container-title": [
      "Proc. ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "132–143"
    ],
    "title": [
      "Auto-Vectorization of Interleaved Data for SIMD"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "O’Mahony",
        "given": "F."
      },
      {
        "family": "Yue",
        "given": "C.P."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Wong",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "315."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "428–429"
    ],
    "title": [
      "10GHz Clock Distribution Using Coupled Standing-Wave Oscillators"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "O.M.G."
      }
    ],
    "citation-number": [
      "316."
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "Document formal/05-04-01,"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "The Unified Modeling Language Specification, Version 1.4, September"
    ],
    "type": null,
    "url": [
      "http://www.omg.org/"
    ]
  },
  {
    "author": [
      {
        "family": "OpenRISC",
        "given": "C.P.U."
      }
    ],
    "citation-number": [
      "317."
    ],
    "date": [
      "2007"
    ],
    "type": null,
    "url": [
      "http://www.bsemi.com"
    ]
  },
  {
    "author": [
      {
        "family": "Organick",
        "given": "E.I."
      }
    ],
    "citation-number": [
      "318."
    ],
    "date": [
      "1973"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "Computer Systems Organization: The B5700/B6700 Series"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Organick",
        "given": "E.I."
      },
      {
        "family": "Hinds",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "319."
    ],
    "date": [
      "1977"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "North-Holland"
    ],
    "title": [
      "Architecture and Programming of the B1700/B1800 Series"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Technologies",
        "given": "Pact X.P.P."
      }
    ],
    "citation-number": [
      "320."
    ],
    "date": [
      "2007"
    ],
    "type": null,
    "url": [
      "http//:www.pactxpp.com"
    ]
  },
  {
    "author": [
      {
        "family": "Palacharla",
        "given": "S."
      }
    ],
    "citation-number": [
      "321."
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "publisher": [
      "University of Wisconsin-Madison"
    ],
    "title": [
      "Complexity-Effective Superscalar Processors"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Pangrle",
        "given": "B."
      },
      {
        "family": "Kapoor",
        "given": "S."
      }
    ],
    "citation-number": [
      "322."
    ],
    "container-title": [
      "EE Times/EEdesign"
    ],
    "date": [
      "2004",
      "November"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "Managing Leakage Power at 90 nm and Below"
    ],
    "type": "article-journal",
    "url": [
      "http://www.eedesign.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Panis",
        "given": "C."
      }
    ],
    "citation-number": [
      "323."
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "location": [
      "Finland"
    ],
    "publisher": [
      "Tampere University of Technology"
    ],
    "title": [
      "Scalable DSP Core Architecture Addressing Compiler Requirements"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Panis",
        "given": "C."
      },
      {
        "family": "Hirnschrott",
        "given": "U."
      },
      {
        "family": "Krall",
        "given": "A."
      },
      {
        "family": "Laure",
        "given": "G."
      },
      {
        "family": "Lazian",
        "given": "W."
      },
      {
        "family": "Nurmi",
        "given": "J."
      }
    ],
    "citation-number": [
      "324."
    ],
    "container-title": [
      "Proc. IEEE Annual Symposium on VLSI (ISVLSI-04"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Lafayette, Louisiana, USA"
    ],
    "pages": [
      "317–320"
    ],
    "title": [
      "FSEL –Selective Predicated Execution for a Configurable DSP Core"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Panis",
        "given": "C."
      },
      {
        "family": "Grünbacher",
        "given": "H."
      },
      {
        "family": "Nurmi",
        "given": "J."
      }
    ],
    "citation-number": [
      "325."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2004",
      "July"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1094–1100"
    ],
    "title": [
      "A Scaleable Instruction Buffer and Align Unit for xDSPcore"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Parvathala",
        "given": "P."
      },
      {
        "family": "Maneparambil",
        "given": "K."
      },
      {
        "family": "Lindsay",
        "given": "W."
      }
    ],
    "citation-number": [
      "326."
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "590–598"
    ],
    "title": [
      "FRITS – A Microprocessor Functional BIST Method"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paschalis",
        "given": "A."
      },
      {
        "family": "Gizopoulos",
        "given": "D."
      },
      {
        "family": "Kranitis",
        "given": "N."
      },
      {
        "family": "Psarakis",
        "given": "M."
      },
      {
        "family": "Zorian",
        "given": "Y."
      }
    ],
    "citation-number": [
      "327."
    ],
    "container-title": [
      "Proc. IEEE DATE"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "117–121"
    ],
    "title": [
      "An Effective BIST Architecture for Fast Multiplier Cores"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paschalis",
        "given": "A."
      },
      {
        "family": "Gizopoulos",
        "given": "D."
      },
      {
        "family": "Kranitis",
        "given": "N."
      },
      {
        "family": "Psarakis",
        "given": "M."
      },
      {
        "family": "Zorian",
        "given": "Y."
      }
    ],
    "citation-number": [
      "328."
    ],
    "container-title": [
      "Proc. DATE"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "92–96"
    ],
    "title": [
      "Deterministic Software-Based Self-Testing of Embedded Processor Cores"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paschalis",
        "given": "A."
      },
      {
        "family": "Gizopoulos",
        "given": "D."
      }
    ],
    "citation-number": [
      "329."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "88–99"
    ],
    "title": [
      "Effective Software-Based Self-Test Strategies for On-Line Periodic Testing of Embedded Processors"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Bardeen",
        "given": "J."
      },
      {
        "family": "Brattain",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "330."
    ],
    "date": [
      "1948"
    ],
    "genre": [
      "US Patent 2,524,035"
    ],
    "title": [
      "Three-electrode circuit element utilizing semiconductive materials"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Kilby",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "331."
    ],
    "date": [
      "1959"
    ],
    "genre": [
      "US Patent 3,138,743"
    ],
    "title": [
      "Miniaturized electronic circuits"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Hoff",
        "given": "M.E."
      },
      {
        "family": "Mazor",
        "given": "S."
      },
      {
        "family": "Faggin",
        "given": "F."
      }
    ],
    "citation-number": [
      "332."
    ],
    "date": [
      "1973"
    ],
    "genre": [
      "US Patent 3,821,715"
    ],
    "title": [
      "Memory system for a multi-chip digital computer"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Wiggins",
        "given": "R.H."
      },
      {
        "family": "Brantingham",
        "given": "G.L."
      }
    ],
    "citation-number": [
      "333."
    ],
    "date": [
      "1978"
    ],
    "genre": [
      "US Patent 4,209,836"
    ],
    "title": [
      "Speech synthesis integrated circuit device"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D.A."
      },
      {
        "family": "Ditzel",
        "given": "D.R."
      }
    ],
    "citation-number": [
      "334."
    ],
    "container-title": [
      "Computer Architecture News"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "25–33"
    ],
    "title": [
      "The Case for the Reduced Instruction Set Computer"
    ],
    "type": "article-journal",
    "volume": [
      "8 October"
    ]
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D.A."
      },
      {
        "family": "Hennessy",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "335."
    ],
    "container-title": [
      "IEEE Computer November"
    ],
    "date": [
      "1985"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "142–143"
    ],
    "title": [
      "The Open Channel: Response to ‘Computers, Complexity, and Controversy"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D.A."
      },
      {
        "family": "Hennessy",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "336."
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "3rd edn"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Computer Organization and Design: The Hardware/Software Interface"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Plana",
        "given": "L.A."
      },
      {
        "family": "Riocreux",
        "given": "P.A."
      },
      {
        "family": "Bainbridge",
        "given": "W.J."
      },
      {
        "family": "Bardsley",
        "given": "A."
      },
      {
        "family": "Garside",
        "given": "J.D."
      },
      {
        "family": "Temple",
        "given": "S."
      }
    ],
    "citation-number": [
      "337."
    ],
    "container-title": [
      "Proc. Async’02"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "201–210"
    ],
    "title": [
      "SPA – A Synthesisable Amulet Core for Smartcard Applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Model",
        "given": "Plasma C.P.U."
      }
    ],
    "citation-number": [
      "338."
    ],
    "date": [
      "2007"
    ],
    "type": null,
    "url": [
      "http://www.opencores.org/projects/mips"
    ]
  },
  {
    "author": [
      {
        "family": "Pnevmatikatos",
        "given": "D.N."
      },
      {
        "family": "Sohi",
        "given": "G.S."
      }
    ],
    "citation-number": [
      "339."
    ],
    "container-title": [
      "Proc. the 21st Annual International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "120–129"
    ],
    "title": [
      "Guarded Execution and Branch Prediction in Dynamic ILP Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PowerPC",
        "given": "F.P.U."
      }
    ],
    "citation-number": [
      "340."
    ],
    "date": [
      "2007"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/xlnx/xebiz/designResources/"
    ]
  },
  {
    "author": [
      {
        "family": "Psarakis",
        "given": "M."
      },
      {
        "family": "Gizopoulos",
        "given": "D."
      },
      {
        "family": "Hatzimihail",
        "given": "M."
      },
      {
        "family": "Paschalis",
        "given": "A."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Ravi",
        "given": "S."
      }
    ],
    "citation-number": [
      "341."
    ],
    "container-title": [
      "Proc. DAC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "393–398"
    ],
    "title": [
      "Systematic Software-Based Self-Test for Pipelined Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "342."
    ],
    "container-title": [
      "Proc. Field Programmable Logic and Applications Conference (FPL"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "277–285"
    ],
    "title": [
      "Silicon Platforms for the Next Generation Wireless systems – What Role Does Reconfigurable Hardware Play?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "343."
    ],
    "container-title": [
      "Proc. ICASSP"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "275–278"
    ],
    "title": [
      "Reconfigurable Computing: The solution to Low Power Programmable DSP"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Nikolic",
        "given": "B."
      }
    ],
    "citation-number": [
      "344."
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Upper Saddle River, NJ, USA"
    ],
    "publisher": [
      "Prentice Hall/Pearson Education International"
    ],
    "title": [
      "Digital Integrated Circuits –a Design Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Radetzki",
        "given": "M."
      },
      {
        "family": "Nebel",
        "given": "W."
      }
    ],
    "citation-number": [
      "345."
    ],
    "container-title": [
      "Proc. Forum on Design Languages (FDL"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Synthesizing Hardware from Object-Oriented Descriptions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rau",
        "given": "B.R."
      }
    ],
    "citation-number": [
      "346."
    ],
    "date": [
      "1995",
      "November"
    ],
    "genre": [
      "Technical Report HPL-94-115,"
    ],
    "publisher": [
      "Hewlett Packard"
    ],
    "title": [
      "Iterative Modulo Scheduling"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Microelectronics",
        "given": "Raza"
      },
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "347."
    ],
    "date": [
      "2007"
    ],
    "type": null,
    "url": [
      "http://www.razamicroelectronics.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Razdan",
        "given": "R."
      },
      {
        "family": "Smith",
        "given": "M."
      }
    ],
    "citation-number": [
      "348."
    ],
    "container-title": [
      "Proc. Microarchitecture (MICRO-27"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "172–180"
    ],
    "title": [
      "A High Performance Microarchitecture with Hardware-Programmable Functional Units"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Restle",
        "given": "P.J."
      },
      {
        "family": "Carter",
        "given": "C.A."
      },
      {
        "family": "Eckhardt",
        "given": "J.P."
      },
      {
        "family": "Krauter",
        "given": "B.L."
      },
      {
        "family": "McCredie",
        "given": "B.D."
      },
      {
        "family": "Jenkins",
        "given": "K.A."
      },
      {
        "family": "Weger",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "349."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "144–145"
    ],
    "title": [
      "The Clock Distribution of the Power4 Microprocessor"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Release",
        "given": "Reuters Press"
      }
    ],
    "citation-number": [
      "350."
    ],
    "date": [
      "1989",
      "January 19"
    ],
    "title": [
      "Unisys Introduces Micro A Computer"
    ],
    "type": null,
    "url": [
      "http://query.nytimes.com/gst/fullpage.html?res="
    ]
  },
  {
    "author": [
      {
        "family": "Ristimäki",
        "given": "T."
      }
    ],
    "citation-number": [
      "351."
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "DrTech Thesis,"
    ],
    "pages": [
      "573"
    ],
    "publisher": [
      "Tampere University of Technology. TUT Publication"
    ],
    "title": [
      "Reconfigurable IP Blocks: a MIMD Approach"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Ristimäki",
        "given": "T."
      },
      {
        "family": "Nurmi",
        "given": "J."
      }
    ],
    "citation-number": [
      "352."
    ],
    "container-title": [
      "Proc. IFIP VLSI-SOC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "228–232"
    ],
    "title": [
      "Reprogrammable Algorithm Accelerator IP Block"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rizk",
        "given": "H."
      },
      {
        "family": "Papachristou",
        "given": "C."
      },
      {
        "family": "Wolff",
        "given": "F."
      }
    ],
    "citation-number": [
      "353."
    ],
    "container-title": [
      "Journal of Electronic Testing: Theory and Applications"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "71–87"
    ],
    "title": [
      "A Self Test Program Design Technique for Embedded DSP Cores"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Rivaton",
        "given": "A."
      },
      {
        "family": "Quevremont",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Q."
      },
      {
        "family": "Wolkotte",
        "given": "P."
      },
      {
        "family": "Smit",
        "given": "G."
      }
    ],
    "citation-number": [
      "354."
    ],
    "container-title": [
      "Proc. Int’l Symposium on SOC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "74–77"
    ],
    "title": [
      "Implementing Non Power-of-Two FFTs on Coarse-Grain Reconfigurable Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rixner",
        "given": "S."
      },
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Kapasi",
        "given": "U.J."
      },
      {
        "family": "Khailany",
        "given": "B."
      },
      {
        "family": "López-Lagunas",
        "given": "A."
      },
      {
        "family": "Mattson",
        "given": "P.R."
      },
      {
        "family": "Owens",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "355."
    ],
    "container-title": [
      "Proc. MICRO-31"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "3–13"
    ],
    "title": [
      "A Bandwidth-Efficient Architecture for Media Processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rowen",
        "given": "C."
      },
      {
        "family": "Leibson",
        "given": "S."
      }
    ],
    "citation-number": [
      "356."
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Engineering the Complex SOC"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rudd",
        "given": "K.W."
      }
    ],
    "citation-number": [
      "357."
    ],
    "date": [
      "1999"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "VLIW Processors: Efficient Exploiting Instruction Level Parallelism"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Rusu",
        "given": "S."
      },
      {
        "family": "Tam",
        "given": "S."
      },
      {
        "family": "Muljono",
        "given": "H."
      },
      {
        "family": "Ayers",
        "given": "D."
      },
      {
        "family": "Chang",
        "given": "J."
      }
    ],
    "citation-number": [
      "358."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "17–25"
    ],
    "title": [
      "A 65 nm Dual-Core Multi-Threaded Xeon® Processor with 16MB L3 Cache"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Sai-Halasz",
        "given": "G."
      }
    ],
    "citation-number": [
      "359."
    ],
    "container-title": [
      "Proc. ICCD"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "230–233"
    ],
    "title": [
      "Directions in Future High-End Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sai-Halasz",
        "given": "G."
      }
    ],
    "citation-number": [
      "360."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Performance Trends in High-End Processors"
    ],
    "type": "article-journal",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "Sanchez",
        "given": "J."
      },
      {
        "family": "Gonzales",
        "given": "A."
      }
    ],
    "citation-number": [
      "361."
    ],
    "container-title": [
      "Proc. MICRO-33"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "124–133"
    ],
    "title": [
      "Modulo Scheduling for a Fully-Distributed Clustered VLIW Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sanchez",
        "given": "E."
      },
      {
        "family": "Sonza Reorda",
        "given": "M."
      },
      {
        "family": "Squillero",
        "given": "G."
      }
    ],
    "citation-number": [
      "362."
    ],
    "container-title": [
      "Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "494–502"
    ],
    "title": [
      "On the Transformation of Manufacturing Test Sets into On-Line Test Sets for Microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "363."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "February"
    ],
    "publisher": [
      "EEDesign of EETimes"
    ],
    "title": [
      "Defining Platform-Based Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sato",
        "given": "T."
      },
      {
        "family": "Watanabe",
        "given": "H."
      },
      {
        "family": "Shiba",
        "given": "K."
      }
    ],
    "citation-number": [
      "364."
    ],
    "container-title": [
      "Proc. IEEE VLSI-TSA International Symposium VLSI Design, Automation and Test"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "323–324"
    ],
    "title": [
      "Implementation of Dynamically Reconfigurable Processor DAPDNA-2"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Scholz",
        "given": "B."
      },
      {
        "family": "Eckstein",
        "given": "E."
      }
    ],
    "citation-number": [
      "365."
    ],
    "container-title": [
      "Proc. Joint Conference on Languages, Compilers and Tools for Embedded Systems"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "139–148"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Register Allocation for Irregular Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schumacher",
        "given": "G."
      },
      {
        "family": "Nebel",
        "given": "W."
      }
    ],
    "citation-number": [
      "366."
    ],
    "container-title": [
      "Proc. EURO-DAC Design Automation Conference with EURO-VHDL’95"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "428–435"
    ],
    "title": [
      "Inheritance Concept for Signals in Object-Oriented Extensions to VHDL"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schumacher",
        "given": "G."
      },
      {
        "family": "Nebel",
        "given": "W."
      }
    ],
    "citation-number": [
      "367."
    ],
    "container-title": [
      "Proc. DATE"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "234–241"
    ],
    "title": [
      "Object-Oriented Modelling of Parallel Hardware Systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schutten",
        "given": "R."
      },
      {
        "family": "Bergeron",
        "given": "J."
      }
    ],
    "citation-number": [
      "368."
    ],
    "container-title": [
      "Synopsys, Inc. article at SOCcentral"
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Verified 2007-01-25"
    ],
    "title": [
      "Transaction-Level Modeling: SystemC on/or SystemVerilog"
    ],
    "type": "chapter",
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Schöberl",
        "given": "M."
      }
    ],
    "citation-number": [
      "369."
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "location": [
      "Austria"
    ],
    "publisher": [
      "Vienna University of Technology"
    ],
    "title": [
      "JOP: A Java Optimized Processor for Embedded Real-Time Systems"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "forum",
        "given": "S.D.R."
      }
    ],
    "citation-number": [
      "370."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "web page at"
    ],
    "type": "webpage",
    "url": [
      "http://www.sdrforum.org/"
    ]
  },
  {
    "author": [
      {
        "family": "Semeria",
        "given": "L."
      },
      {
        "family": "Sato",
        "given": "K."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "371."
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "743–756"
    ],
    "title": [
      "Synthesis of Hardware Models in C with Pointers and Complex Data Structures"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Shah",
        "given": "N."
      },
      {
        "family": "Plishker",
        "given": "W."
      },
      {
        "family": "Ravindran",
        "given": "K."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "372."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "45–54"
    ],
    "title": [
      "NPClick: A Productive Software Development Approach for Network Processors"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "J."
      },
      {
        "family": "Abraham",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "373."
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "990–999"
    ],
    "title": [
      "Native Mode Functional Test Generation for Microprocessors with Applications to Self-Test and Design Validation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "J.P."
      },
      {
        "family": "Lipasti",
        "given": "M.H."
      }
    ],
    "citation-number": [
      "374."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Modern Processor Design, Fundamentals of Superscalar Processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shoemaker",
        "given": "D."
      },
      {
        "family": "Honoré",
        "given": "F."
      },
      {
        "family": "Metcalf",
        "given": "C."
      },
      {
        "family": "Ward",
        "given": "S."
      }
    ],
    "citation-number": [
      "375."
    ],
    "container-title": [
      "Journal of Supercomputing"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "285–302"
    ],
    "title": [
      "NuMesh: An Architecture Optimized for Scheduled Communication"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Silc",
        "given": "J."
      },
      {
        "family": "Robic",
        "given": "B."
      },
      {
        "family": "Ungerer",
        "given": "T."
      }
    ],
    "citation-number": [
      "376."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Computer Architecture: From Dataflow to Superscalar and Beyond"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sima",
        "given": "D."
      },
      {
        "family": "Fountain",
        "given": "T."
      },
      {
        "family": "Karsuk",
        "given": "P."
      }
    ],
    "citation-number": [
      "377."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Advanced Computer Architectures: A Design Space Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "A."
      },
      {
        "family": "Srinivasan",
        "given": "S."
      }
    ],
    "citation-number": [
      "378."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Thomson"
    ],
    "title": [
      "Digital Signal Processing"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "M.H."
      },
      {
        "family": "Lu",
        "given": "G."
      },
      {
        "family": "Kurdahi",
        "given": "F.G."
      },
      {
        "family": "Bagherzadeh",
        "given": "N."
      },
      {
        "family": "Lang",
        "given": "T."
      },
      {
        "family": "Heaton",
        "given": "R."
      },
      {
        "family": "Filho",
        "given": "E.M.C."
      }
    ],
    "citation-number": [
      "379."
    ],
    "container-title": [
      "Proc. NATO Symposium on System Concepts and Integration"
    ],
    "date": [
      "1998",
      "April"
    ],
    "location": [
      "Monterey, CA"
    ],
    "title": [
      "MorphoSys: An Integrated Re-Configurable Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "M.H."
      },
      {
        "family": "Lu",
        "given": "G."
      },
      {
        "family": "Kurdahi",
        "given": "F.J."
      },
      {
        "family": "Bagherzadeh",
        "given": "N."
      },
      {
        "family": "Chaves Filho",
        "given": "E.M."
      }
    ],
    "citation-number": [
      "380."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "465–481"
    ],
    "title": [
      "MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "V."
      },
      {
        "family": "Inoue",
        "given": "M."
      },
      {
        "family": "Saluja",
        "given": "K.K."
      },
      {
        "family": "Fujiwara",
        "given": "H."
      }
    ],
    "citation-number": [
      "381."
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1203–1215"
    ],
    "title": [
      "Instruction-Based Self-Testing of Delay Faults in Pipelined Processors"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Smit",
        "given": "G."
      },
      {
        "family": "Heysters",
        "given": "P."
      },
      {
        "family": "Rosien",
        "given": "M."
      },
      {
        "family": "Molenkamp",
        "given": "B."
      }
    ],
    "citation-number": [
      "382."
    ],
    "container-title": [
      "Proc. International Symposium on SoC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "29–32"
    ],
    "title": [
      "Lessons Learned from Designing the Montium, a Coarse Grained Reconfigurable Processing Tile"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smotherman",
        "given": "M."
      }
    ],
    "citation-number": [
      "383."
    ],
    "container-title": [
      "40th Annual Southeast ACM Conference"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Understanding EPIC Architectures and Implementations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Snider",
        "given": "G."
      }
    ],
    "citation-number": [
      "384."
    ],
    "container-title": [
      "Proc. FPGA"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "177–186"
    ],
    "title": [
      "Performance-Constrained Pipelining of Software Loops onto Reconfigurable Hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sohi",
        "given": "G.S."
      },
      {
        "family": "Breach",
        "given": "S.E."
      },
      {
        "family": "Vijaykumar",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "385."
    ],
    "container-title": [
      "Proc. ISCA"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "414–425"
    ],
    "title": [
      "Multiscalar Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sparsø",
        "given": "J."
      },
      {
        "family": "Furber",
        "given": "S."
      }
    ],
    "citation-number": [
      "386."
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Principles of Asynchronous Circuit Design –A System Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sproull",
        "given": "R.F."
      },
      {
        "family": "Sutherland",
        "given": "I.E."
      },
      {
        "family": "Molnar",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "387."
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "48–59"
    ],
    "title": [
      "The Counterflow Pipeline Processor Architecture"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Stallings",
        "given": "W."
      }
    ],
    "citation-number": [
      "388."
    ],
    "date": [
      "2006"
    ],
    "edition": [
      "7th edn"
    ],
    "location": [
      "Upper Saddle River"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Computer Organization and Architecture: Designing for Performance"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "StarCore"
      }
    ],
    "citation-number": [
      "389."
    ],
    "container-title": [
      "Motorola Inc"
    ],
    "date": [
      "2001",
      "November"
    ],
    "issue": [
      "ion 3"
    ],
    "title": [
      "SC140 DSP Core Reference Manual"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Stock",
        "given": "F."
      },
      {
        "family": "Koch",
        "given": "A."
      }
    ],
    "citation-number": [
      "390."
    ],
    "container-title": [
      "Proc. FPL, August References 509"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Architecture Exploration and Tools for Pipelined Coarse Grained Reconfigurable Arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stretch",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "391."
    ],
    "date": [
      "2007"
    ],
    "type": null,
    "url": [
      "www.stretchinc.com"
    ]
  },
  {
    "author": [
      {
        "family": "Suh",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "E.G."
      },
      {
        "family": "Crago",
        "given": "S.P."
      },
      {
        "family": "Srinivasan",
        "given": "L."
      },
      {
        "family": "French",
        "given": "M.C."
      }
    ],
    "citation-number": [
      "392."
    ],
    "container-title": [
      "Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing Kernels. In Proc. ISCA"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "410–419"
    ],
    "title": [
      "A Performance Analysis of PIM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "S.U.I.F."
      }
    ],
    "citation-number": [
      "393."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Compiler System. Available at"
    ],
    "type": null,
    "url": [
      "http://suif.standford.edu"
    ]
  },
  {
    "author": [
      {
        "family": "Sullivan",
        "given": "C."
      },
      {
        "family": "Wilson",
        "given": "A."
      },
      {
        "family": "Chappell",
        "given": "S."
      }
    ],
    "citation-number": [
      "394."
    ],
    "container-title": [
      "Proc. ASP-DAC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "349–354"
    ],
    "title": [
      "Using C Based Logic Synthesis to Bridge the Productivity Gap"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Sun"
      }
    ],
    "citation-number": [
      "395."
    ],
    "date": [
      "2007",
      "2006-08-26"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "Java Native Interface Specification, consulted"
    ],
    "type": null,
    "url": [
      "http://java.sun.com/j2se/1.5.0/docs/guide/jni/spec/jniTOC.html"
    ]
  },
  {
    "author": [
      {
        "given": "Sun"
      }
    ],
    "citation-number": [
      "396."
    ],
    "date": [
      "2007",
      "2006-08-26"
    ],
    "genre": [
      "version 1.4.2,"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "Java 2 Platform Specification"
    ],
    "type": null,
    "url": [
      "http://java.sun.com/j2se/1.4.2/docs/api/"
    ]
  },
  {
    "author": [
      {
        "given": "Sun"
      }
    ],
    "citation-number": [
      "397."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "Java ME APIs & Docs, consulted 30 August 2006"
    ],
    "type": null,
    "url": [
      "http://java.sun.com/javame/reference/apis.jsp"
    ]
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I.E."
      }
    ],
    "citation-number": [
      "398."
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "720–738"
    ],
    "title": [
      "Micropipelines"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "399."
    ],
    "container-title": [
      "Proc. SLIP"
    ],
    "date": [
      "1999"
    ],
    "note": [
      "SystemC web pages at"
    ],
    "pages": [
      "109–114 400"
    ],
    "title": [
      "System-Level Performance Modeling with BACPAC – Berkeley Advanced Chip Performance Calculator"
    ],
    "type": "paper-conference",
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Products",
        "given": "SystemC E.D.A."
      }
    ],
    "citation-number": [
      "401."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Category.php?group_id=4&category_id=10. Verified 2007-01-25"
    ],
    "type": null,
    "url": [
      "http://www.systemc.org/docman2/View"
    ]
  },
  {
    "author": [
      {
        "family": "Homepage",
        "given": "SystemVerilog"
      }
    ],
    "citation-number": [
      "402."
    ],
    "date": [
      "2007"
    ],
    "type": null,
    "url": [
      "http://www.systemverilog.org/.Verified"
    ]
  },
  {
    "author": [
      {
        "family": "Säntti",
        "given": "T."
      },
      {
        "family": "Plosila",
        "given": "J."
      }
    ],
    "citation-number": [
      "403."
    ],
    "container-title": [
      "Proc. ISSCS 2005"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Iasi, Romania"
    ],
    "pages": [
      "501–504"
    ],
    "title": [
      "Architecture for an Advanced Java Co-Processor"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Säntti",
        "given": "T."
      },
      {
        "family": "Plosila",
        "given": "J."
      }
    ],
    "citation-number": [
      "404."
    ],
    "container-title": [
      "Proc. International Symposium on SoC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "18–21"
    ],
    "title": [
      "Instruction Folding for an Asynchronous Java Co-Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tabak",
        "given": "D."
      },
      {
        "family": "Lipovski",
        "given": "G.J."
      }
    ],
    "citation-number": [
      "405."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1980"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "180–190"
    ],
    "title": [
      "MOVE Architecture in Digital Controllers"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Takamura",
        "given": "A."
      },
      {
        "family": "Kuwako",
        "given": "M."
      },
      {
        "family": "Imai",
        "given": "M."
      },
      {
        "family": "Fujii",
        "given": "T."
      },
      {
        "family": "Ozawa",
        "given": "M."
      },
      {
        "family": "Fukasaku",
        "given": "I."
      },
      {
        "family": "Ueno",
        "given": "Y."
      },
      {
        "family": "Nanya",
        "given": "T."
      }
    ],
    "citation-number": [
      "406."
    ],
    "container-title": [
      "Proc. ICCD’97"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "288–294"
    ],
    "title": [
      "TITAC-2: A 32-bit Asynchronous Microprocessor Based on Scalable-Delay-Insensitive Model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Talla",
        "given": "S."
      }
    ],
    "citation-number": [
      "407."
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "location": [
      "May"
    ],
    "publisher": [
      "Department of Computer Science, New York University"
    ],
    "title": [
      "Adaptative Explicit Parallel Instruction Computing"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Tam",
        "given": "S."
      },
      {
        "family": "Rusu",
        "given": "S."
      },
      {
        "family": "Nagarji Desai",
        "given": "U."
      },
      {
        "family": "Kim",
        "given": "R."
      },
      {
        "family": "Zhang",
        "given": "Ji"
      },
      {
        "family": "Young",
        "given": "I."
      }
    ],
    "citation-number": [
      "408."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1545–1552"
    ],
    "title": [
      "Clock Generation and Distribution for the First IA-64 Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Tanenbaum",
        "given": "A.S."
      }
    ],
    "citation-number": [
      "409."
    ],
    "date": [
      "2006"
    ],
    "edition": [
      "5th edn"
    ],
    "location": [
      "Upper Saddle River"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Structured Computer Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "M.B."
      }
    ],
    "citation-number": [
      "410."
    ],
    "date": [
      "2004"
    ],
    "note": [
      "Technical Memo, CSAIL/Laboratory for Computer Science, MIT. Available at"
    ],
    "title": [
      "Deionizer: A Tool for Capturing and Embedding I/O Calls"
    ],
    "type": null,
    "url": [
      "http://cag.csail.mit.edu/~mtaylor/deionizer.html"
    ]
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "M.B."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Miller",
        "given": "J."
      },
      {
        "family": "Wentzlaff",
        "given": "D."
      },
      {
        "family": "Ghodrat",
        "given": "F."
      },
      {
        "family": "Greenwald",
        "given": "B."
      },
      {
        "family": "Hoffmann",
        "given": "H."
      },
      {
        "family": "Johnson",
        "given": "P."
      },
      {
        "family": "Lee",
        "given": "J.W."
      },
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "family": "Ma",
        "given": "A."
      },
      {
        "family": "Saraf",
        "given": "A."
      },
      {
        "family": "Seneski",
        "given": "M."
      },
      {
        "family": "Shnidman",
        "given": "N."
      },
      {
        "family": "Strumpen",
        "given": "V."
      },
      {
        "family": "Frank",
        "given": "M."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "411."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "25–35"
    ],
    "title": [
      "The Raw Microprocessor: A Computational Fabric for Software Circuits and General Purpose Programs"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "M.B."
      },
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "412."
    ],
    "container-title": [
      "Proc. HPCA"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "341–353"
    ],
    "title": [
      "Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "M.B."
      },
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "413."
    ],
    "container-title": [
      "IEEE Transctions on Parallel and Distributed Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "145–162"
    ],
    "title": [
      "Scalar Operand Networks"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "given": "Tensilica"
      }
    ],
    "citation-number": [
      "414."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at",
      "Verified 2007-01-25"
    ],
    "title": [
      "Xtensa Instruction Set Simulator (ISS) and Xtensa Modeling Protocol (XTMP"
    ],
    "type": null,
    "url": [
      "http://www.tensilica.com/pdf/"
    ]
  },
  {
    "author": [
      {
        "family": "Thatte",
        "given": "S.M."
      },
      {
        "family": "Abraham",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "415."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1980"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "429–441"
    ],
    "title": [
      "Test Generation for Microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Mathworks",
        "given": "The"
      }
    ],
    "citation-number": [
      "416."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Matlab. Available at",
      "Verified 2007-01-24"
    ],
    "type": null,
    "url": [
      "http://www.mathworks.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Mathworks",
        "given": "The"
      }
    ],
    "citation-number": [
      "417."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Simulink. Available at",
      "Verified 2007-01-24"
    ],
    "type": null,
    "url": [
      "http://www.mathworks.com/"
    ]
  },
  {
    "citation-number": [
      "418."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at",
      "Verified 2007-01-27"
    ],
    "title": [
      "The Open SystemC Initiative",
      "OSCI SystemC TLM 2.0 Draft 1"
    ],
    "type": null,
    "url": [
      "http://www.systemc.org/web/sitedocs/TLM_2_0.html."
    ]
  },
  {
    "citation-number": [
      "419."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Verified 2007-01-24"
    ],
    "title": [
      "The Ptolemy project"
    ],
    "type": null,
    "url": [
      "http://ptolemy.eecs.berkeley.edu/."
    ]
  },
  {
    "citation-number": [
      "420."
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The Real-Time for Java Expert Group",
      "The Real-Time Specification for Java"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Thies",
        "given": "W."
      },
      {
        "family": "Karczmarek",
        "given": "M."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      }
    ],
    "citation-number": [
      "421."
    ],
    "container-title": [
      "Proc. Compiler Construction"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "179–196"
    ],
    "title": [
      "StreamIt: A Language for Streaming Applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "T.I."
      }
    ],
    "citation-number": [
      "422."
    ],
    "date": [
      "2000",
      "October"
    ],
    "location": [
      "Texas Instruments"
    ],
    "title": [
      "TMS320C6000 CPU and Instruction Set Reference Guide"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Todman",
        "given": "T."
      },
      {
        "family": "Constantinides",
        "given": "G."
      },
      {
        "family": "Wilton",
        "given": "S."
      },
      {
        "family": "Mencer",
        "given": "O."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Cheung",
        "given": "P."
      }
    ],
    "citation-number": [
      "423."
    ],
    "container-title": [
      "IEE Proc. Computers and Digital Techniques"
    ],
    "date": [
      "2005",
      "March"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "193–207"
    ],
    "title": [
      "Reconfigurable Computing: Architectures and Design Methods"
    ],
    "type": "article-journal",
    "volume": [
      "152"
    ]
  },
  {
    "author": [
      {
        "family": "Tokumasu",
        "given": "M."
      },
      {
        "family": "Fujii",
        "given": "H."
      },
      {
        "family": "Ohta",
        "given": "M."
      },
      {
        "family": "Fuse",
        "given": "T."
      },
      {
        "family": "Kameyama",
        "given": "A."
      }
    ],
    "citation-number": [
      "424."
    ],
    "container-title": [
      "Proc. Custom Integrated Circuits Conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "129–132"
    ],
    "title": [
      "A New Reduced Clock-Swing Flip-Flop: NAND-Type Keeper Flip-Flop (NDKFF"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Torvalds",
        "given": "L."
      }
    ],
    "citation-number": [
      "425."
    ],
    "container-title": [
      "Open Sources: Voices from the Open Source Revolution"
    ],
    "date": [
      "1999"
    ],
    "editor": [
      {
        "family": "DiBona",
        "given": "C."
      },
      {
        "family": "Ockman",
        "given": "S."
      },
      {
        "family": "Stone",
        "given": "M."
      }
    ],
    "location": [
      "Sebastopol, CA"
    ],
    "publisher": [
      "O’Reilly and Associates, Inc"
    ],
    "title": [
      "The Linux Edge"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Consortium",
        "given": "Trimaran"
      }
    ],
    "citation-number": [
      "426."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "The Trimaran Compiler Infrastructure"
    ],
    "type": null,
    "url": [
      "http://www.trimaran.org"
    ]
  },
  {
    "author": [
      {
        "family": "Truscan",
        "given": "D."
      }
    ],
    "citation-number": [
      "427."
    ],
    "container-title": [
      "Proc. Norchip Conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "225–228"
    ],
    "title": [
      "A UML Profile for the TACO Protocol Processing Platform"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Truscan",
        "given": "D."
      }
    ],
    "citation-number": [
      "428."
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "location": [
      "Turku, Finland References 511"
    ],
    "publisher": [
      "Åbo Akademi University"
    ],
    "title": [
      "Model-Driven Development of Programmable Architectures"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Turley",
        "given": "J."
      }
    ],
    "citation-number": [
      "429."
    ],
    "date": [
      "2004",
      "February 9"
    ],
    "genre": [
      "Microprocessor Report,"
    ],
    "note": [
      "Available at Silicon Hive web site:"
    ],
    "title": [
      "A Microprocessor Report Analysis of Avispa+"
    ],
    "type": "report",
    "url": [
      "www.silicon-hive.com"
    ]
  },
  {
    "author": [
      {
        "family": "Consortium",
        "given": "U.P.C."
      }
    ],
    "citation-number": [
      "430."
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "Technical Report LBNL-59208,"
    ],
    "note": [
      "Available at"
    ],
    "publisher": [
      "Lawrence Berkeley National Laboratory, May"
    ],
    "title": [
      "UPC language specifications v1.2"
    ],
    "type": "report",
    "url": [
      "http://upc.lbl.gov/docs/user/upc_spec_1.2.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Aachen",
        "given": "University",
        "particle": "of"
      }
    ],
    "citation-number": [
      "431."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at http://servus.ert.rwth-aachen.de/lisa/. Verified 2007-01-25"
    ],
    "title": [
      "Lisa Retargetable SW Development Tool Suite"
    ],
    "type": null
  },
  {
    "citation-number": [
      "432."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at http: //www.ics.uci.edu/~specc/. Verified 2007-01-24"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "SpecC System"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Berkel K",
        "particle": "Van"
      },
      {
        "family": "R",
        "given": "Burgess"
      },
      {
        "family": "J",
        "given": "Kessels"
      },
      {
        "family": "M",
        "given": "Roncken"
      },
      {
        "family": "F",
        "given": "Schalij"
      },
      {
        "family": "A",
        "given": "Peeters"
      }
    ],
    "citation-number": [
      "433."
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "22–32"
    ],
    "title": [
      "Asynchronous Circuits for Low Power: A DCC Error Corrector"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Praet J",
        "particle": "Van"
      },
      {
        "family": "G",
        "given": "Goossens"
      },
      {
        "family": "D",
        "given": "Lanneer"
      },
      {
        "family": "Man H",
        "particle": "De"
      }
    ],
    "citation-number": [
      "434."
    ],
    "container-title": [
      "Proc. International Symposium on High-Level Synthesis"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "11–16"
    ],
    "title": [
      "Instruction Set Definition and Instruction Selection for ASIP"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Praet J",
        "particle": "Van"
      },
      {
        "family": "D",
        "given": "Lanneer"
      },
      {
        "family": "W",
        "given": "Geurts"
      },
      {
        "family": "G",
        "given": "Goossens"
      }
    ],
    "citation-number": [
      "435."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2001",
      "July"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "277–307"
    ],
    "title": [
      "Processor Modeling and Code Selection for Retargetable Compilation"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Vassiliadis",
        "given": "S."
      },
      {
        "family": "Wong",
        "given": "S."
      },
      {
        "family": "Gaydadjiev",
        "given": "G."
      },
      {
        "family": "Bertels",
        "given": "K."
      },
      {
        "family": "Kuzmanov",
        "given": "G."
      },
      {
        "family": "Panainte",
        "given": "E.M."
      }
    ],
    "citation-number": [
      "436."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2004",
      "November"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1363–1375"
    ],
    "title": [
      "The MOLEN Polymorphic Processor"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Veen",
        "given": "A.H."
      }
    ],
    "citation-number": [
      "437."
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "1986",
      "December"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Dataflow Machine Architecture"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Homepage",
        "given": "Verilog"
      }
    ],
    "citation-number": [
      "438."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Verified 2007-01-24"
    ],
    "type": null,
    "url": [
      "http://www.verilog.com/."
    ]
  },
  {
    "author": [
      {
        "family": "Virtanen",
        "given": "S."
      }
    ],
    "citation-number": [
      "439."
    ],
    "date": [
      "1999"
    ],
    "genre": [
      "Technical Report 305,"
    ],
    "location": [
      "Turku, Finland"
    ],
    "publisher": [
      "Turku Centre for Computer Science"
    ],
    "title": [
      "On Communications Protocols and Their Characteristics Relevant to Designing Protocol Processing Hardware"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Virtanen",
        "given": "S."
      }
    ],
    "citation-number": [
      "440."
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "location": [
      "Finland"
    ],
    "publisher": [
      "University of Turku"
    ],
    "title": [
      "A Framework for Rapid Design and Evaluation of Protocol Processors"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Virtanen",
        "given": "S."
      },
      {
        "family": "Lundström",
        "given": "T."
      },
      {
        "family": "Lilius",
        "given": "J."
      }
    ],
    "citation-number": [
      "441."
    ],
    "container-title": [
      "Proc. Norchip"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "177–182"
    ],
    "title": [
      "A Processor Design Tool for the TACO Framework"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Virtanen",
        "given": "S."
      },
      {
        "family": "Paakkulainen",
        "given": "J."
      },
      {
        "family": "Nurmi",
        "given": "T."
      }
    ],
    "citation-number": [
      "442."
    ],
    "container-title": [
      "Proc. 8th Euromicro Conference on Digital System Design (DSD"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Capturing Processor Architectures from Protocol Processing Applications: A Case Study"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Virtanen",
        "given": "S."
      },
      {
        "family": "Nurmi",
        "given": "T."
      },
      {
        "family": "Paakkulainen",
        "given": "J."
      },
      {
        "family": "Lilius",
        "given": "J."
      }
    ],
    "citation-number": [
      "443."
    ],
    "container-title": [
      "International Journal of Embedded Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "1–2"
    ],
    "pages": [
      "78–90"
    ],
    "title": [
      "A System-Level Framework for Designing and Evaluating Protocol Processor Architectures"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Virtanen",
        "given": "S."
      },
      {
        "family": "Truscan",
        "given": "D."
      },
      {
        "family": "Lilius",
        "given": "J."
      }
    ],
    "citation-number": [
      "444."
    ],
    "container-title": [
      "Proc. Forum on Specification and Design Languages (FDL"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "SystemC Based Object Oriented System Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vorbach",
        "given": "M."
      },
      {
        "family": "Becker",
        "given": "J."
      }
    ],
    "citation-number": [
      "445."
    ],
    "container-title": [
      "Proc. the Int’l Parallel and Distributed Processing Symposium, April"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Reconfigurable Processor Architectures for Mobile Phones"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "AllianceTM",
        "given": "V.S.I."
      }
    ],
    "citation-number": [
      "446."
    ],
    "date": [
      "2001",
      "April"
    ],
    "genre": [
      "(OCB 2 2.0),"
    ],
    "publisher": [
      "On-Chip Bus Development Working Group"
    ],
    "title": [
      "Virtual Component Interface Standard Version 2"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Waingold",
        "given": "E."
      },
      {
        "family": "Taylor",
        "given": "M."
      },
      {
        "family": "Srikrishna",
        "given": "D."
      },
      {
        "family": "Sarkar",
        "given": "V."
      },
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "family": "Lee",
        "given": "V."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Frank",
        "given": "M."
      },
      {
        "family": "Finch",
        "given": "P."
      },
      {
        "family": "Barua",
        "given": "R."
      },
      {
        "family": "Babb",
        "given": "J."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "447."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "86–93"
    ],
    "title": [
      "Baring It All to Software: Raw Machines"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Wanhammar",
        "given": "L."
      }
    ],
    "citation-number": [
      "448."
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "DSP Integrated Circuits, Academic Press"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Weinhardt",
        "given": "M."
      },
      {
        "family": "Luk",
        "given": "W."
      }
    ],
    "citation-number": [
      "449."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, February"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "234–248"
    ],
    "title": [
      "Pipeline Vectorization"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Wen",
        "given": "C.H.P."
      },
      {
        "family": "Wang",
        "given": "L.C."
      },
      {
        "family": "Cheng",
        "given": "K.T."
      },
      {
        "family": "Yang",
        "given": "K."
      },
      {
        "family": "Liu",
        "given": "W.T."
      },
      {
        "family": "Chen",
        "given": "J.J."
      }
    ],
    "citation-number": [
      "450."
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symposium"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "107–113"
    ],
    "title": [
      "On a Software Based Self-Test Methodology and Its Application"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wen",
        "given": "C.H.P."
      },
      {
        "family": "Wang",
        "given": "L.C."
      },
      {
        "family": "Cheng",
        "given": "K.T."
      },
      {
        "family": "Liu",
        "given": "W.T."
      },
      {
        "family": "Chen",
        "given": "J.J."
      }
    ],
    "citation-number": [
      "451."
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "936–945"
    ],
    "title": [
      "Simulation-Based Target Test Generation Techniques for Improving The Robustness of a Software-Based-Self-Test Methodology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wentzlaff",
        "given": "D."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "452."
    ],
    "container-title": [
      "Proc. International Symposium on Code Generation and Optimization"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Constructing Virtual Architectures on a Tiled Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Whaley",
        "given": "R.C."
      },
      {
        "family": "Petitet",
        "given": "A."
      },
      {
        "family": "Dongarra",
        "given": "J.J."
      }
    ],
    "citation-number": [
      "453."
    ],
    "container-title": [
      "Parallel Computing"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "1–2"
    ],
    "pages": [
      "3–35"
    ],
    "title": [
      "Automated Empirical Optimizations of Software and the ATLAS Project"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Wholey",
        "given": "S."
      },
      {
        "family": "Fahlman",
        "given": "S.F."
      }
    ],
    "citation-number": [
      "454."
    ],
    "container-title": [
      "Proc. ACM Symposium on LISP and Functional Programming"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "150–158"
    ],
    "title": [
      "The Design of an Instruction Set for Common Lisp"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Wikipedia"
      }
    ],
    "citation-number": [
      "455."
    ],
    "date": [
      "2006"
    ],
    "note": [
      "Thread (Computer Science), consulted 5 August 2006. URL http://en.wikipedia.org/wiki/Thread_(computer_science), Simultaneous Multithreading, consulted 5 August. URL"
    ],
    "type": null,
    "url": [
      "http://en.wikipedia.org/wiki/"
    ]
  },
  {
    "author": [
      {
        "given": "Wikipedia"
      }
    ],
    "citation-number": [
      "456."
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Very Long Instruction Word, consulted 14 September 2006"
    ],
    "type": null,
    "url": [
      "http://en.wikipedia.org/wiki/VLIW"
    ]
  },
  {
    "author": [
      {
        "family": "R",
        "given": "Wilson"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "457."
    ],
    "container-title": [
      "SIGPLAN Notices"
    ],
    "date": [
      "1994",
      "1994-12"
    ],
    "pages": [
      "31,"
    ],
    "title": [
      "SUIF: An Infrastructure for Research on Paralelizing and Optimizing Compiler"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wittig",
        "given": "R.D."
      },
      {
        "family": "Chow",
        "given": "P."
      }
    ],
    "citation-number": [
      "458."
    ],
    "container-title": [
      "Proc. IEEE Workshop on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Onechip: An FPGA Processor with Reconfigurable Logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "459."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "FPGA-Based System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "B.P."
      },
      {
        "family": "Mittal",
        "given": "A."
      },
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Starr",
        "given": "G."
      }
    ],
    "citation-number": [
      "460."
    ],
    "date": [
      "2005"
    ],
    "publisher": [
      "John Wiley and Sons"
    ],
    "title": [
      "Nano-CMOS Circuit and Physical Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "S."
      },
      {
        "family": "Vassiliadis",
        "given": "S."
      },
      {
        "family": "Cotofana",
        "given": "S."
      }
    ],
    "citation-number": [
      "461."
    ],
    "container-title": [
      "Proc. the 2nd Workshop on System Architecture Modeling and Simulation (SAMOS"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Future Directions of (Programmable and Reconfigurable) Embedded Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wood",
        "given": "J."
      },
      {
        "family": "Lipa",
        "given": "S."
      },
      {
        "family": "Franzon",
        "given": "P."
      },
      {
        "family": "Steer",
        "given": "M."
      }
    ],
    "citation-number": [
      "462."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "400–401"
    ],
    "title": [
      "Multi-gigahertz Low-Power Low-Skew Rotary Clock Scheme"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Woods",
        "given": "J.V."
      },
      {
        "family": "Day",
        "given": "P."
      },
      {
        "family": "Furber",
        "given": "S.B."
      },
      {
        "family": "Garside",
        "given": "J.D."
      },
      {
        "family": "Paver",
        "given": "N.C."
      },
      {
        "family": "Temple",
        "given": "S."
      }
    ],
    "citation-number": [
      "463."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "385–398"
    ],
    "title": [
      "AMULET1: An Asynchronous ARM Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Xanthopoulos",
        "given": "T."
      },
      {
        "family": "Bailey",
        "given": "D.W."
      },
      {
        "family": "Gangwar",
        "given": "A.K."
      },
      {
        "family": "Gowan",
        "given": "M.K."
      },
      {
        "family": "Jain",
        "given": "A.K."
      },
      {
        "family": "Prewitt",
        "given": "B.K."
      }
    ],
    "citation-number": [
      "464."
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "402–403"
    ],
    "title": [
      "The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "465."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "company web page"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com"
    ]
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "466."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "MicroBlaze. Available at"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/microblaze"
    ]
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "467."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Available at (visited on January 2007"
    ],
    "title": [
      "Microblaze architecture"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/ipcenter/processor_central/microblaze/architecture.htm"
    ]
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "468."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "FPU Available at http://www.xilinx.com/xlnx/xebiz/design Resources/ip_product_details.jsp?key=DO-DI-FPU-SP (visited on January 2007"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yiannacouras",
        "given": "P."
      },
      {
        "family": "Steffan",
        "given": "J.G."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "469."
    ],
    "container-title": [
      "Proc. International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "201–210"
    ],
    "title": [
      "Application-Specific Customization of Soft Processor Microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "Z.C."
      },
      {
        "family": "Furber",
        "given": "S.B."
      },
      {
        "family": "Plana",
        "given": "L.A."
      }
    ],
    "citation-number": [
      "470."
    ],
    "container-title": [
      "Proc. Async’03"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "206–215"
    ],
    "title": [
      "An Investigation into the Security of Self-Timed Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zivkovic",
        "given": "V.D."
      },
      {
        "family": "Lieverse",
        "given": "P."
      }
    ],
    "citation-number": [
      "471."
    ],
    "container-title": [
      "Embedded Processor Design Challenges: Lecture Notes in Computer Science"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "74–88"
    ],
    "publisher": [
      "Springer Verlag"
    ],
    "title": [
      "An overview of Methodologies and Tools in the Field of System Level Design"
    ],
    "type": "chapter",
    "volume": [
      "2268"
    ]
  },
  {
    "citation-number": [
      "472."
    ],
    "container-title": [
      "Index"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Cavium Networks homepage"
    ],
    "type": "chapter",
    "url": [
      "http://www.cavium.com"
    ]
  }
]
