

================================================================
== Vivado HLS Report for 'quantize_activation'
================================================================
* Date:           Sun Dec  1 01:25:08 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.533 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1784|     1784| 17.840 us | 17.840 us |  1784|  1784|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- QUANTIZE_ACTIVATION_LOOP_2   |     1149|     1149|         3|          -|          -|   383|    no    |
        |- QUANTIZE_ACTIVATION_LOOP_3   |      588|      588|        98|          -|          -|     6|    no    |
        | + QUANTIZE_ACTIVATION_LOOP_4  |       96|       96|         6|          -|          -|    16|    no    |
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 50 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 51 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [384 x i40]* %input_0_V, i64 0, i64 0" [./layer.h:127]   --->   Operation 57 'getelementptr' 'input_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%p_Val2_s = load i40* %input_0_V_addr, align 8" [./layer.h:127]   --->   Operation 58 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 7.69>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%p_Val2_s = load i40* %input_0_V_addr, align 8" [./layer.h:127]   --->   Operation 59 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_s, i32 39)" [./layer.h:59->./layer.h:127]   --->   Operation 60 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.87ns)   --->   "%sub_ln703 = sub i40 0, %p_Val2_s" [./layer.h:59->./layer.h:127]   --->   Operation 61 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.56ns)   --->   "%p_Val2_13 = select i1 %tmp_73, i40 %sub_ln703, i40 %p_Val2_s" [./layer.h:59->./layer.h:127]   --->   Operation 62 'select' 'p_Val2_13' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str1843)" [./layer.h:124]   --->   Operation 63 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:128]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%max_val_V_0_0 = phi i40 [ %p_Val2_13, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %p_Val2_16, %._crit_edge.0 ]"   --->   Operation 65 'phi' 'max_val_V_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%j_0_0 = phi i9 [ 1, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %add_ln128, %._crit_edge.0 ]" [./layer.h:128]   --->   Operation 66 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.66ns)   --->   "%icmp_ln128 = icmp eq i9 %j_0_0, -128" [./layer.h:128]   --->   Operation 67 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 383, i64 383, i64 383)"   --->   Operation 68 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0, label %._crit_edge.0" [./layer.h:128]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i9 %j_0_0 to i64" [./layer.h:129]   --->   Operation 70 'zext' 'zext_ln129' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%input_0_V_addr_5 = getelementptr [384 x i40]* %input_0_V, i64 0, i64 %zext_ln129" [./layer.h:129]   --->   Operation 71 'getelementptr' 'input_0_V_addr_5' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (3.25ns)   --->   "%p_Val2_14 = load i40* %input_0_V_addr_5, align 8" [./layer.h:129]   --->   Operation 72 'load' 'p_Val2_14' <Predicate = (!icmp_ln128)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 73 [1/1] (1.82ns)   --->   "%add_ln128 = add i9 %j_0_0, 1" [./layer.h:128]   --->   Operation 73 'add' 'add_ln128' <Predicate = (!icmp_ln128)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [44/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 74 'udiv' 'udiv_ln1148' <Predicate = (icmp_ln128)> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.69>
ST_5 : Operation 75 [1/2] (3.25ns)   --->   "%p_Val2_14 = load i40* %input_0_V_addr_5, align 8" [./layer.h:129]   --->   Operation 75 'load' 'p_Val2_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_14, i32 39)" [./layer.h:59->./layer.h:129]   --->   Operation 76 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.87ns)   --->   "%sub_ln703_34 = sub i40 0, %p_Val2_14" [./layer.h:59->./layer.h:129]   --->   Operation 77 'sub' 'sub_ln703_34' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.56ns)   --->   "%p_Val2_15 = select i1 %tmp_74, i40 %sub_ln703_34, i40 %p_Val2_14" [./layer.h:59->./layer.h:129]   --->   Operation 78 'select' 'p_Val2_15' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.09>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1844) nounwind" [./layer.h:129]   --->   Operation 79 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.53ns)   --->   "%icmp_ln1494 = icmp sgt i40 %p_Val2_15, %max_val_V_0_0" [./layer.h:129]   --->   Operation 80 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.56ns)   --->   "%p_Val2_16 = select i1 %icmp_ln1494, i40 %p_Val2_15, i40 %max_val_V_0_0" [./layer.h:129]   --->   Operation 81 'select' 'p_Val2_16' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:128]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.37>
ST_7 : Operation 83 [43/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 83 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 4.37>
ST_8 : Operation 84 [42/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 84 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 4.37>
ST_9 : Operation 85 [41/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 85 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 4.37>
ST_10 : Operation 86 [40/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 86 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 4.37>
ST_11 : Operation 87 [39/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 87 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 4.37>
ST_12 : Operation 88 [38/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 88 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 4.37>
ST_13 : Operation 89 [37/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 89 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 4.37>
ST_14 : Operation 90 [36/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 90 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 4.37>
ST_15 : Operation 91 [35/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 91 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 4.37>
ST_16 : Operation 92 [34/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 92 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 4.37>
ST_17 : Operation 93 [33/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 93 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 4.37>
ST_18 : Operation 94 [32/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 94 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 4.37>
ST_19 : Operation 95 [31/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 95 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 4.37>
ST_20 : Operation 96 [30/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 96 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 4.37>
ST_21 : Operation 97 [29/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 97 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 4.37>
ST_22 : Operation 98 [28/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 98 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 4.37>
ST_23 : Operation 99 [27/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 99 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 4.37>
ST_24 : Operation 100 [26/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 100 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 4.37>
ST_25 : Operation 101 [25/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 101 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 4.37>
ST_26 : Operation 102 [24/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 102 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 4.37>
ST_27 : Operation 103 [23/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 103 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 4.37>
ST_28 : Operation 104 [22/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 104 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 4.37>
ST_29 : Operation 105 [21/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 105 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 4.37>
ST_30 : Operation 106 [20/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 106 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 4.37>
ST_31 : Operation 107 [19/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 107 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 4.37>
ST_32 : Operation 108 [18/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 108 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 4.37>
ST_33 : Operation 109 [17/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 109 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 4.37>
ST_34 : Operation 110 [16/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 110 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 4.37>
ST_35 : Operation 111 [15/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 111 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 4.37>
ST_36 : Operation 112 [14/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 112 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 4.37>
ST_37 : Operation 113 [13/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 113 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 4.37>
ST_38 : Operation 114 [12/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 114 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 4.37>
ST_39 : Operation 115 [11/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 115 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 4.37>
ST_40 : Operation 116 [10/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 116 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 4.37>
ST_41 : Operation 117 [9/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 117 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 4.37>
ST_42 : Operation 118 [8/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 118 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 4.37>
ST_43 : Operation 119 [7/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 119 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 4.37>
ST_44 : Operation 120 [6/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 120 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 4.37>
ST_45 : Operation 121 [5/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 121 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 4.37>
ST_46 : Operation 122 [4/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 122 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 4.37>
ST_47 : Operation 123 [3/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 123 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 4.37>
ST_48 : Operation 124 [2/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 124 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 4.37>
ST_49 : Operation 125 [1/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 125 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i40 %udiv_ln1148 to i56" [./layer.h:135]   --->   Operation 126 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 127 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:135]   --->   Operation 127 'br' <Predicate = true> <Delay = 1.76>

State 50 <SV = 47> <Delay = 1.76>
ST_50 : Operation 128 [1/1] (0.00ns)   --->   "%jo_0_0 = phi i3 [ 0, %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0 ], [ %add_ln135, %QUANTIZE_ACTIVATION_LOOP_3_end ]" [./layer.h:135]   --->   Operation 128 'phi' 'jo_0_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 129 [1/1] (1.13ns)   --->   "%icmp_ln135 = icmp eq i3 %jo_0_0, -2" [./layer.h:135]   --->   Operation 129 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 130 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 130 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 131 [1/1] (1.65ns)   --->   "%add_ln135 = add i3 %jo_0_0, 1" [./layer.h:135]   --->   Operation 131 'add' 'add_ln135' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %QUANTIZE_ACTIVATION_LOOP_1_end, label %QUANTIZE_ACTIVATION_LOOP_3_begin" [./layer.h:135]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1845) nounwind" [./layer.h:135]   --->   Operation 133 'specloopname' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_50 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str1845)" [./layer.h:135]   --->   Operation 134 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_50 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %jo_0_0, i4 0)" [./layer.h:137]   --->   Operation 135 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_50 : Operation 136 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:136]   --->   Operation 136 'br' <Predicate = (!icmp_ln135)> <Delay = 1.76>
ST_50 : Operation 137 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str1843, i32 %tmp)" [./layer.h:145]   --->   Operation 137 'specregionend' 'empty' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_50 : Operation 138 [1/1] (0.00ns)   --->   "ret i40 %udiv_ln1148" [./layer.h:146]   --->   Operation 138 'ret' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 51 <SV = 48> <Delay = 5.12>
ST_51 : Operation 139 [1/1] (0.00ns)   --->   "%ji_0_0 = phi i5 [ 0, %QUANTIZE_ACTIVATION_LOOP_3_begin ], [ %add_ln136, %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332 ]" [./layer.h:136]   --->   Operation 139 'phi' 'ji_0_0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i5 %ji_0_0 to i7" [./layer.h:136]   --->   Operation 140 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 141 [1/1] (1.36ns)   --->   "%icmp_ln136 = icmp eq i5 %ji_0_0, -16" [./layer.h:136]   --->   Operation 141 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 142 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 142 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 143 [1/1] (1.78ns)   --->   "%add_ln136 = add i5 %ji_0_0, 1" [./layer.h:136]   --->   Operation 143 'add' 'add_ln136' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %QUANTIZE_ACTIVATION_LOOP_3_end, label %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv" [./layer.h:136]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i5 %ji_0_0 to i4" [./layer.h:137]   --->   Operation 145 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_51 : Operation 146 [1/1] (1.87ns)   --->   "%add_ln137 = add i7 %shl_ln, %zext_ln136" [./layer.h:137]   --->   Operation 146 'add' 'add_ln137' <Predicate = (!icmp_ln136)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln137, i2 0)" [./layer.h:139]   --->   Operation 147 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_51 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i9 %shl_ln1 to i64" [./layer.h:139]   --->   Operation 148 'zext' 'zext_ln139' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_51 : Operation 149 [1/1] (0.00ns)   --->   "%input_0_V_addr_6 = getelementptr [384 x i40]* %input_0_V, i64 0, i64 %zext_ln139" [./layer.h:139]   --->   Operation 149 'getelementptr' 'input_0_V_addr_6' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_51 : Operation 150 [2/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr_6, align 8" [./layer.h:139]   --->   Operation 150 'load' 'input_0_V_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_51 : Operation 151 [1/1] (0.00ns)   --->   "%lshr_ln = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %add_ln137, i32 4, i32 6)" [./layer.h:141]   --->   Operation 151 'partselect' 'lshr_ln' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_51 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln139 = or i9 %shl_ln1, 1" [./layer.h:139]   --->   Operation 152 'or' 'or_ln139' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_51 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i9 %or_ln139 to i64" [./layer.h:139]   --->   Operation 153 'zext' 'zext_ln139_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_51 : Operation 154 [1/1] (0.00ns)   --->   "%input_0_V_addr_7 = getelementptr [384 x i40]* %input_0_V, i64 0, i64 %zext_ln139_1" [./layer.h:139]   --->   Operation 154 'getelementptr' 'input_0_V_addr_7' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_51 : Operation 155 [2/2] (3.25ns)   --->   "%input_0_V_load_5 = load i40* %input_0_V_addr_7, align 8" [./layer.h:139]   --->   Operation 155 'load' 'input_0_V_load_5' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_51 : Operation 156 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str1845, i32 %tmp_s)" [./layer.h:144]   --->   Operation 156 'specregionend' 'empty_92' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_51 : Operation 157 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:135]   --->   Operation 157 'br' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 52 <SV = 49> <Delay = 3.25>
ST_52 : Operation 158 [1/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr_6, align 8" [./layer.h:139]   --->   Operation 158 'load' 'input_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_52 : Operation 159 [1/2] (3.25ns)   --->   "%input_0_V_load_5 = load i40* %input_0_V_addr_7, align 8" [./layer.h:139]   --->   Operation 159 'load' 'input_0_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_52 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln139_1 = or i9 %shl_ln1, 2" [./layer.h:139]   --->   Operation 160 'or' 'or_ln139_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i9 %or_ln139_1 to i64" [./layer.h:139]   --->   Operation 161 'zext' 'zext_ln139_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 162 [1/1] (0.00ns)   --->   "%input_0_V_addr_8 = getelementptr [384 x i40]* %input_0_V, i64 0, i64 %zext_ln139_2" [./layer.h:139]   --->   Operation 162 'getelementptr' 'input_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 163 [2/2] (3.25ns)   --->   "%input_0_V_load_6 = load i40* %input_0_V_addr_8, align 8" [./layer.h:139]   --->   Operation 163 'load' 'input_0_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_52 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln139_2 = or i9 %shl_ln1, 3" [./layer.h:139]   --->   Operation 164 'or' 'or_ln139_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln139_3 = zext i9 %or_ln139_2 to i64" [./layer.h:139]   --->   Operation 165 'zext' 'zext_ln139_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 166 [1/1] (0.00ns)   --->   "%input_0_V_addr_9 = getelementptr [384 x i40]* %input_0_V, i64 0, i64 %zext_ln139_3" [./layer.h:139]   --->   Operation 166 'getelementptr' 'input_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 167 [2/2] (3.25ns)   --->   "%input_0_V_load_7 = load i40* %input_0_V_addr_9, align 8" [./layer.h:139]   --->   Operation 167 'load' 'input_0_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 53 <SV = 50> <Delay = 8.51>
ST_53 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %input_0_V_load to i56" [./layer.h:139]   --->   Operation 168 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 169 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i56 %sext_ln1118, %zext_ln135" [./layer.h:139]   --->   Operation 169 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 170 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %mul_ln1118, i32 16, i32 55)" [./layer.h:139]   --->   Operation 170 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i40 %input_0_V_load_5 to i56" [./layer.h:139]   --->   Operation 171 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 172 [1/1] (8.51ns)   --->   "%mul_ln1118_1 = mul i56 %sext_ln1118_2, %zext_ln135" [./layer.h:139]   --->   Operation 172 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 173 [1/1] (0.00ns)   --->   "%p_Val2_17 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %mul_ln1118_1, i32 16, i32 55)" [./layer.h:139]   --->   Operation 173 'partselect' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 174 [1/2] (3.25ns)   --->   "%input_0_V_load_6 = load i40* %input_0_V_addr_8, align 8" [./layer.h:139]   --->   Operation 174 'load' 'input_0_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_53 : Operation 175 [1/2] (3.25ns)   --->   "%input_0_V_load_7 = load i40* %input_0_V_addr_9, align 8" [./layer.h:139]   --->   Operation 175 'load' 'input_0_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 54 <SV = 51> <Delay = 8.53>
ST_54 : Operation 176 [1/1] (2.53ns)   --->   "%icmp_ln1494_26 = icmp sgt i40 %p_Val2_9, 0" [./layer.h:108->./layer.h:139]   --->   Operation 176 'icmp' 'icmp_ln1494_26' <Predicate = true> <Delay = 2.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln108)   --->   "%select_ln108 = select i1 %icmp_ln1494_26, i40 32768, i40 -32768" [./layer.h:108->./layer.h:139]   --->   Operation 177 'select' 'select_ln108' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 178 [1/1] (2.87ns) (out node of the LUT)   --->   "%add_ln108 = add i40 %select_ln108, %p_Val2_9" [./layer.h:108->./layer.h:139]   --->   Operation 178 'add' 'add_ln108' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 179 [1/1] (0.00ns)   --->   "%p_Result_s = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %add_ln108, i32 16, i32 39)" [./layer.h:139]   --->   Operation 179 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %add_ln108, i32 39)" [./layer.h:139]   --->   Operation 180 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i40 %add_ln108 to i16" [./layer.h:139]   --->   Operation 181 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 182 [1/1] (2.42ns)   --->   "%icmp_ln851 = icmp eq i16 %trunc_ln851, 0" [./layer.h:139]   --->   Operation 182 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 183 [1/1] (2.31ns)   --->   "%add_ln700 = add i24 1, %p_Result_s" [./layer.h:139]   --->   Operation 183 'add' 'add_ln700' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i24 %p_Result_s, i24 %add_ln700" [./layer.h:139]   --->   Operation 184 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 185 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %tmp_75, i24 %select_ln851, i24 %p_Result_s" [./layer.h:139]   --->   Operation 185 'select' 'select_ln850' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_76 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %select_ln850, i32 7, i32 23)" [./layer.h:140]   --->   Operation 186 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 187 [1/1] (2.53ns)   --->   "%icmp_ln1494_27 = icmp sgt i40 %p_Val2_17, 0" [./layer.h:108->./layer.h:139]   --->   Operation 187 'icmp' 'icmp_ln1494_27' <Predicate = true> <Delay = 2.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%select_ln108_1 = select i1 %icmp_ln1494_27, i40 32768, i40 -32768" [./layer.h:108->./layer.h:139]   --->   Operation 188 'select' 'select_ln108_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 189 [1/1] (2.87ns) (out node of the LUT)   --->   "%add_ln108_1 = add i40 %select_ln108_1, %p_Val2_17" [./layer.h:108->./layer.h:139]   --->   Operation 189 'add' 'add_ln108_1' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 190 [1/1] (0.00ns)   --->   "%p_Result_0_1 = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %add_ln108_1, i32 16, i32 39)" [./layer.h:139]   --->   Operation 190 'partselect' 'p_Result_0_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_1)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %add_ln108_1, i32 39)" [./layer.h:139]   --->   Operation 191 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln851_1 = trunc i40 %add_ln108_1 to i16" [./layer.h:139]   --->   Operation 192 'trunc' 'trunc_ln851_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 193 [1/1] (2.42ns)   --->   "%icmp_ln851_1 = icmp eq i16 %trunc_ln851_1, 0" [./layer.h:139]   --->   Operation 193 'icmp' 'icmp_ln851_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 194 [1/1] (2.31ns)   --->   "%add_ln700_1 = add i24 1, %p_Result_0_1" [./layer.h:139]   --->   Operation 194 'add' 'add_ln700_1' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_1)   --->   "%select_ln851_1 = select i1 %icmp_ln851_1, i24 %p_Result_0_1, i24 %add_ln700_1" [./layer.h:139]   --->   Operation 195 'select' 'select_ln851_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 196 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln850_1 = select i1 %tmp_77, i24 %select_ln851_1, i24 %p_Result_0_1" [./layer.h:139]   --->   Operation 196 'select' 'select_ln850_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_78 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %select_ln850_1, i32 7, i32 23)" [./layer.h:140]   --->   Operation 197 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i40 %input_0_V_load_6 to i56" [./layer.h:139]   --->   Operation 198 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 199 [1/1] (8.51ns)   --->   "%mul_ln1118_2 = mul i56 %sext_ln1118_3, %zext_ln135" [./layer.h:139]   --->   Operation 199 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 200 [1/1] (0.00ns)   --->   "%p_Val2_18 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %mul_ln1118_2, i32 16, i32 55)" [./layer.h:139]   --->   Operation 200 'partselect' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i40 %input_0_V_load_7 to i56" [./layer.h:139]   --->   Operation 201 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 202 [1/1] (8.51ns)   --->   "%mul_ln1118_3 = mul i56 %sext_ln1118_4, %zext_ln135" [./layer.h:139]   --->   Operation 202 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 203 [1/1] (0.00ns)   --->   "%p_Val2_19 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %mul_ln1118_3, i32 16, i32 55)" [./layer.h:139]   --->   Operation 203 'partselect' 'p_Val2_19' <Predicate = true> <Delay = 0.00>

State 55 <SV = 52> <Delay = 8.53>
ST_55 : Operation 204 [1/1] (2.45ns)   --->   "%icmp_ln887 = icmp slt i24 %select_ln850, -128" [./layer.h:140]   --->   Operation 204 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 205 [1/1] (2.43ns)   --->   "%icmp_ln895 = icmp sgt i17 %tmp_76, 0" [./layer.h:140]   --->   Operation 205 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%trunc_ln140 = trunc i24 %select_ln850 to i8" [./layer.h:140]   --->   Operation 206 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%select_ln887 = select i1 %icmp_ln887, i8 -128, i8 127" [./layer.h:140]   --->   Operation 207 'select' 'select_ln887' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%or_ln887 = or i1 %icmp_ln887, %icmp_ln895" [./layer.h:140]   --->   Operation 208 'or' 'or_ln887' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 209 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_1 = select i1 %or_ln887, i8 %select_ln887, i8 %trunc_ln140" [./layer.h:140]   --->   Operation 209 'select' 'select_ln887_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 210 [1/1] (2.45ns)   --->   "%icmp_ln887_1 = icmp slt i24 %select_ln850_1, -128" [./layer.h:140]   --->   Operation 210 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 211 [1/1] (2.43ns)   --->   "%icmp_ln895_1 = icmp sgt i17 %tmp_78, 0" [./layer.h:140]   --->   Operation 211 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_3)   --->   "%trunc_ln140_1 = trunc i24 %select_ln850_1 to i8" [./layer.h:140]   --->   Operation 212 'trunc' 'trunc_ln140_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_3)   --->   "%select_ln887_2 = select i1 %icmp_ln887_1, i8 -128, i8 127" [./layer.h:140]   --->   Operation 213 'select' 'select_ln887_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_3)   --->   "%or_ln887_1 = or i1 %icmp_ln887_1, %icmp_ln895_1" [./layer.h:140]   --->   Operation 214 'or' 'or_ln887_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 215 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_3 = select i1 %or_ln887_1, i8 %select_ln887_2, i8 %trunc_ln140_1" [./layer.h:140]   --->   Operation 215 'select' 'select_ln887_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 216 [1/1] (2.53ns)   --->   "%icmp_ln1494_28 = icmp sgt i40 %p_Val2_18, 0" [./layer.h:108->./layer.h:139]   --->   Operation 216 'icmp' 'icmp_ln1494_28' <Predicate = true> <Delay = 2.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_2)   --->   "%select_ln108_2 = select i1 %icmp_ln1494_28, i40 32768, i40 -32768" [./layer.h:108->./layer.h:139]   --->   Operation 217 'select' 'select_ln108_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 218 [1/1] (2.87ns) (out node of the LUT)   --->   "%add_ln108_2 = add i40 %select_ln108_2, %p_Val2_18" [./layer.h:108->./layer.h:139]   --->   Operation 218 'add' 'add_ln108_2' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 219 [1/1] (0.00ns)   --->   "%p_Result_0_2 = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %add_ln108_2, i32 16, i32 39)" [./layer.h:139]   --->   Operation 219 'partselect' 'p_Result_0_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_2)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %add_ln108_2, i32 39)" [./layer.h:139]   --->   Operation 220 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln851_2 = trunc i40 %add_ln108_2 to i16" [./layer.h:139]   --->   Operation 221 'trunc' 'trunc_ln851_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 222 [1/1] (2.42ns)   --->   "%icmp_ln851_2 = icmp eq i16 %trunc_ln851_2, 0" [./layer.h:139]   --->   Operation 222 'icmp' 'icmp_ln851_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 223 [1/1] (2.31ns)   --->   "%add_ln700_2 = add i24 1, %p_Result_0_2" [./layer.h:139]   --->   Operation 223 'add' 'add_ln700_2' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_2)   --->   "%select_ln851_2 = select i1 %icmp_ln851_2, i24 %p_Result_0_2, i24 %add_ln700_2" [./layer.h:139]   --->   Operation 224 'select' 'select_ln851_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 225 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln850_2 = select i1 %tmp_79, i24 %select_ln851_2, i24 %p_Result_0_2" [./layer.h:139]   --->   Operation 225 'select' 'select_ln850_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_80 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %select_ln850_2, i32 7, i32 23)" [./layer.h:140]   --->   Operation 226 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 227 [1/1] (2.53ns)   --->   "%icmp_ln1494_29 = icmp sgt i40 %p_Val2_19, 0" [./layer.h:108->./layer.h:139]   --->   Operation 227 'icmp' 'icmp_ln1494_29' <Predicate = true> <Delay = 2.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_3)   --->   "%select_ln108_3 = select i1 %icmp_ln1494_29, i40 32768, i40 -32768" [./layer.h:108->./layer.h:139]   --->   Operation 228 'select' 'select_ln108_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 229 [1/1] (2.87ns) (out node of the LUT)   --->   "%add_ln108_3 = add i40 %select_ln108_3, %p_Val2_19" [./layer.h:108->./layer.h:139]   --->   Operation 229 'add' 'add_ln108_3' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_0_3 = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %add_ln108_3, i32 16, i32 39)" [./layer.h:139]   --->   Operation 230 'partselect' 'p_Result_0_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_3)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %add_ln108_3, i32 39)" [./layer.h:139]   --->   Operation 231 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln851_3 = trunc i40 %add_ln108_3 to i16" [./layer.h:139]   --->   Operation 232 'trunc' 'trunc_ln851_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 233 [1/1] (2.42ns)   --->   "%icmp_ln851_3 = icmp eq i16 %trunc_ln851_3, 0" [./layer.h:139]   --->   Operation 233 'icmp' 'icmp_ln851_3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 234 [1/1] (2.31ns)   --->   "%add_ln700_3 = add i24 1, %p_Result_0_3" [./layer.h:139]   --->   Operation 234 'add' 'add_ln700_3' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_3)   --->   "%select_ln851_3 = select i1 %icmp_ln851_3, i24 %p_Result_0_3, i24 %add_ln700_3" [./layer.h:139]   --->   Operation 235 'select' 'select_ln851_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 236 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln850_3 = select i1 %tmp_81, i24 %select_ln851_3, i24 %p_Result_0_3" [./layer.h:139]   --->   Operation 236 'select' 'select_ln850_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_82 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %select_ln850_3, i32 7, i32 23)" [./layer.h:140]   --->   Operation 237 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>

State 56 <SV = 53> <Delay = 6.02>
ST_56 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1846) nounwind" [./layer.h:136]   --->   Operation 238 'specloopname' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %lshr_ln to i64" [./layer.h:141]   --->   Operation 239 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 240 [1/1] (0.00ns)   --->   "%output_states_0_0_s = getelementptr [6 x i8]* %output_states_0_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 240 'getelementptr' 'output_states_0_0_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 241 [1/1] (0.00ns)   --->   "%output_states_1_0_s = getelementptr [6 x i8]* %output_states_1_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 241 'getelementptr' 'output_states_1_0_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 242 [1/1] (0.00ns)   --->   "%output_states_2_0_s = getelementptr [6 x i8]* %output_states_2_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 242 'getelementptr' 'output_states_2_0_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 243 [1/1] (0.00ns)   --->   "%output_states_3_0_s = getelementptr [6 x i8]* %output_states_3_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 243 'getelementptr' 'output_states_3_0_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 244 [1/1] (0.00ns)   --->   "%output_states_4_0_s = getelementptr [6 x i8]* %output_states_4_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 244 'getelementptr' 'output_states_4_0_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 245 [1/1] (0.00ns)   --->   "%output_states_5_0_s = getelementptr [6 x i8]* %output_states_5_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 245 'getelementptr' 'output_states_5_0_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 246 [1/1] (0.00ns)   --->   "%output_states_6_0_s = getelementptr [6 x i8]* %output_states_6_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 246 'getelementptr' 'output_states_6_0_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 247 [1/1] (0.00ns)   --->   "%output_states_7_0_s = getelementptr [6 x i8]* %output_states_7_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 247 'getelementptr' 'output_states_7_0_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 248 [1/1] (0.00ns)   --->   "%output_states_8_0_s = getelementptr [6 x i8]* %output_states_8_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 248 'getelementptr' 'output_states_8_0_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 249 [1/1] (0.00ns)   --->   "%output_states_9_0_s = getelementptr [6 x i8]* %output_states_9_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 249 'getelementptr' 'output_states_9_0_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 250 [1/1] (0.00ns)   --->   "%output_states_10_0 = getelementptr [6 x i8]* %output_states_10_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 250 'getelementptr' 'output_states_10_0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 251 [1/1] (0.00ns)   --->   "%output_states_11_0 = getelementptr [6 x i8]* %output_states_11_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 251 'getelementptr' 'output_states_11_0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 252 [1/1] (0.00ns)   --->   "%output_states_12_0 = getelementptr [6 x i8]* %output_states_12_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 252 'getelementptr' 'output_states_12_0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 253 [1/1] (0.00ns)   --->   "%output_states_13_0 = getelementptr [6 x i8]* %output_states_13_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 253 'getelementptr' 'output_states_13_0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 254 [1/1] (0.00ns)   --->   "%output_states_14_0 = getelementptr [6 x i8]* %output_states_14_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 254 'getelementptr' 'output_states_14_0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 255 [1/1] (0.00ns)   --->   "%output_states_15_0 = getelementptr [6 x i8]* %output_states_15_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 255 'getelementptr' 'output_states_15_0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 256 [1/1] (0.00ns)   --->   "%output_states_0_1_s = getelementptr [6 x i8]* %output_states_0_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 256 'getelementptr' 'output_states_0_1_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 257 [1/1] (0.00ns)   --->   "%output_states_1_1_s = getelementptr [6 x i8]* %output_states_1_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 257 'getelementptr' 'output_states_1_1_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 258 [1/1] (0.00ns)   --->   "%output_states_2_1_s = getelementptr [6 x i8]* %output_states_2_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 258 'getelementptr' 'output_states_2_1_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 259 [1/1] (0.00ns)   --->   "%output_states_3_1_s = getelementptr [6 x i8]* %output_states_3_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 259 'getelementptr' 'output_states_3_1_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 260 [1/1] (0.00ns)   --->   "%output_states_4_1_s = getelementptr [6 x i8]* %output_states_4_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 260 'getelementptr' 'output_states_4_1_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 261 [1/1] (0.00ns)   --->   "%output_states_5_1_s = getelementptr [6 x i8]* %output_states_5_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 261 'getelementptr' 'output_states_5_1_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 262 [1/1] (0.00ns)   --->   "%output_states_6_1_s = getelementptr [6 x i8]* %output_states_6_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 262 'getelementptr' 'output_states_6_1_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 263 [1/1] (0.00ns)   --->   "%output_states_7_1_s = getelementptr [6 x i8]* %output_states_7_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 263 'getelementptr' 'output_states_7_1_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 264 [1/1] (0.00ns)   --->   "%output_states_8_1_s = getelementptr [6 x i8]* %output_states_8_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 264 'getelementptr' 'output_states_8_1_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 265 [1/1] (0.00ns)   --->   "%output_states_9_1_s = getelementptr [6 x i8]* %output_states_9_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 265 'getelementptr' 'output_states_9_1_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 266 [1/1] (0.00ns)   --->   "%output_states_10_1 = getelementptr [6 x i8]* %output_states_10_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 266 'getelementptr' 'output_states_10_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 267 [1/1] (0.00ns)   --->   "%output_states_11_1 = getelementptr [6 x i8]* %output_states_11_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 267 'getelementptr' 'output_states_11_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 268 [1/1] (0.00ns)   --->   "%output_states_12_1 = getelementptr [6 x i8]* %output_states_12_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 268 'getelementptr' 'output_states_12_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 269 [1/1] (0.00ns)   --->   "%output_states_13_1 = getelementptr [6 x i8]* %output_states_13_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 269 'getelementptr' 'output_states_13_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 270 [1/1] (0.00ns)   --->   "%output_states_14_1 = getelementptr [6 x i8]* %output_states_14_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 270 'getelementptr' 'output_states_14_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 271 [1/1] (0.00ns)   --->   "%output_states_15_1 = getelementptr [6 x i8]* %output_states_15_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 271 'getelementptr' 'output_states_15_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 272 [1/1] (2.45ns)   --->   "%icmp_ln887_2 = icmp slt i24 %select_ln850_2, -128" [./layer.h:140]   --->   Operation 272 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 273 [1/1] (2.43ns)   --->   "%icmp_ln895_2 = icmp sgt i17 %tmp_80, 0" [./layer.h:140]   --->   Operation 273 'icmp' 'icmp_ln895_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_5)   --->   "%trunc_ln140_2 = trunc i24 %select_ln850_2 to i8" [./layer.h:140]   --->   Operation 274 'trunc' 'trunc_ln140_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_5)   --->   "%select_ln887_4 = select i1 %icmp_ln887_2, i8 -128, i8 127" [./layer.h:140]   --->   Operation 275 'select' 'select_ln887_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_5)   --->   "%or_ln887_2 = or i1 %icmp_ln887_2, %icmp_ln895_2" [./layer.h:140]   --->   Operation 276 'or' 'or_ln887_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 277 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_5 = select i1 %or_ln887_2, i8 %select_ln887_4, i8 %trunc_ln140_2" [./layer.h:140]   --->   Operation 277 'select' 'select_ln887_5' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 278 [1/1] (0.00ns)   --->   "%output_states_0_2_s = getelementptr [6 x i8]* %output_states_0_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 278 'getelementptr' 'output_states_0_2_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 279 [1/1] (0.00ns)   --->   "%output_states_1_2_s = getelementptr [6 x i8]* %output_states_1_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 279 'getelementptr' 'output_states_1_2_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 280 [1/1] (0.00ns)   --->   "%output_states_2_2_s = getelementptr [6 x i8]* %output_states_2_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 280 'getelementptr' 'output_states_2_2_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 281 [1/1] (0.00ns)   --->   "%output_states_3_2_s = getelementptr [6 x i8]* %output_states_3_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 281 'getelementptr' 'output_states_3_2_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 282 [1/1] (0.00ns)   --->   "%output_states_4_2_s = getelementptr [6 x i8]* %output_states_4_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 282 'getelementptr' 'output_states_4_2_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 283 [1/1] (0.00ns)   --->   "%output_states_5_2_s = getelementptr [6 x i8]* %output_states_5_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 283 'getelementptr' 'output_states_5_2_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 284 [1/1] (0.00ns)   --->   "%output_states_6_2_s = getelementptr [6 x i8]* %output_states_6_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 284 'getelementptr' 'output_states_6_2_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 285 [1/1] (0.00ns)   --->   "%output_states_7_2_s = getelementptr [6 x i8]* %output_states_7_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 285 'getelementptr' 'output_states_7_2_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 286 [1/1] (0.00ns)   --->   "%output_states_8_2_s = getelementptr [6 x i8]* %output_states_8_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 286 'getelementptr' 'output_states_8_2_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 287 [1/1] (0.00ns)   --->   "%output_states_9_2_s = getelementptr [6 x i8]* %output_states_9_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 287 'getelementptr' 'output_states_9_2_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 288 [1/1] (0.00ns)   --->   "%output_states_10_2 = getelementptr [6 x i8]* %output_states_10_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 288 'getelementptr' 'output_states_10_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 289 [1/1] (0.00ns)   --->   "%output_states_11_2 = getelementptr [6 x i8]* %output_states_11_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 289 'getelementptr' 'output_states_11_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 290 [1/1] (0.00ns)   --->   "%output_states_12_2 = getelementptr [6 x i8]* %output_states_12_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 290 'getelementptr' 'output_states_12_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 291 [1/1] (0.00ns)   --->   "%output_states_13_2 = getelementptr [6 x i8]* %output_states_13_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 291 'getelementptr' 'output_states_13_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 292 [1/1] (0.00ns)   --->   "%output_states_14_2 = getelementptr [6 x i8]* %output_states_14_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 292 'getelementptr' 'output_states_14_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 293 [1/1] (0.00ns)   --->   "%output_states_15_2 = getelementptr [6 x i8]* %output_states_15_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 293 'getelementptr' 'output_states_15_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 294 [1/1] (2.45ns)   --->   "%icmp_ln887_3 = icmp slt i24 %select_ln850_3, -128" [./layer.h:140]   --->   Operation 294 'icmp' 'icmp_ln887_3' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 295 [1/1] (2.43ns)   --->   "%icmp_ln895_3 = icmp sgt i17 %tmp_82, 0" [./layer.h:140]   --->   Operation 295 'icmp' 'icmp_ln895_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_7)   --->   "%trunc_ln140_3 = trunc i24 %select_ln850_3 to i8" [./layer.h:140]   --->   Operation 296 'trunc' 'trunc_ln140_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_7)   --->   "%select_ln887_6 = select i1 %icmp_ln887_3, i8 -128, i8 127" [./layer.h:140]   --->   Operation 297 'select' 'select_ln887_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_7)   --->   "%or_ln887_3 = or i1 %icmp_ln887_3, %icmp_ln895_3" [./layer.h:140]   --->   Operation 298 'or' 'or_ln887_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 299 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_7 = select i1 %or_ln887_3, i8 %select_ln887_6, i8 %trunc_ln140_3" [./layer.h:140]   --->   Operation 299 'select' 'select_ln887_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 300 [1/1] (0.00ns)   --->   "%output_states_0_3_s = getelementptr [6 x i8]* %output_states_0_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 300 'getelementptr' 'output_states_0_3_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 301 [1/1] (0.00ns)   --->   "%output_states_1_3_s = getelementptr [6 x i8]* %output_states_1_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 301 'getelementptr' 'output_states_1_3_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 302 [1/1] (0.00ns)   --->   "%output_states_2_3_s = getelementptr [6 x i8]* %output_states_2_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 302 'getelementptr' 'output_states_2_3_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 303 [1/1] (0.00ns)   --->   "%output_states_3_3_s = getelementptr [6 x i8]* %output_states_3_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 303 'getelementptr' 'output_states_3_3_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 304 [1/1] (0.00ns)   --->   "%output_states_4_3_s = getelementptr [6 x i8]* %output_states_4_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 304 'getelementptr' 'output_states_4_3_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 305 [1/1] (0.00ns)   --->   "%output_states_5_3_s = getelementptr [6 x i8]* %output_states_5_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 305 'getelementptr' 'output_states_5_3_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 306 [1/1] (0.00ns)   --->   "%output_states_6_3_s = getelementptr [6 x i8]* %output_states_6_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 306 'getelementptr' 'output_states_6_3_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 307 [1/1] (0.00ns)   --->   "%output_states_7_3_s = getelementptr [6 x i8]* %output_states_7_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 307 'getelementptr' 'output_states_7_3_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 308 [1/1] (0.00ns)   --->   "%output_states_8_3_s = getelementptr [6 x i8]* %output_states_8_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 308 'getelementptr' 'output_states_8_3_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 309 [1/1] (0.00ns)   --->   "%output_states_9_3_s = getelementptr [6 x i8]* %output_states_9_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 309 'getelementptr' 'output_states_9_3_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 310 [1/1] (0.00ns)   --->   "%output_states_10_3 = getelementptr [6 x i8]* %output_states_10_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 310 'getelementptr' 'output_states_10_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 311 [1/1] (0.00ns)   --->   "%output_states_11_3 = getelementptr [6 x i8]* %output_states_11_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 311 'getelementptr' 'output_states_11_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 312 [1/1] (0.00ns)   --->   "%output_states_12_3 = getelementptr [6 x i8]* %output_states_12_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 312 'getelementptr' 'output_states_12_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 313 [1/1] (0.00ns)   --->   "%output_states_13_3 = getelementptr [6 x i8]* %output_states_13_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 313 'getelementptr' 'output_states_13_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 314 [1/1] (0.00ns)   --->   "%output_states_14_3 = getelementptr [6 x i8]* %output_states_14_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 314 'getelementptr' 'output_states_14_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 315 [1/1] (0.00ns)   --->   "%output_states_15_3 = getelementptr [6 x i8]* %output_states_15_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:141]   --->   Operation 315 'getelementptr' 'output_states_15_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 316 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln137, label %branch63 [
    i4 0, label %branch48
    i4 1, label %branch49
    i4 2, label %branch50
    i4 3, label %branch51
    i4 4, label %branch52
    i4 5, label %branch53
    i4 6, label %branch54
    i4 7, label %branch55
    i4 -8, label %branch56
    i4 -7, label %branch57
    i4 -6, label %branch58
    i4 -5, label %branch59
    i4 -4, label %branch60
    i4 -3, label %branch61
    i4 -2, label %branch62
  ]" [./layer.h:141]   --->   Operation 316 'switch' <Predicate = true> <Delay = 1.42>
ST_56 : Operation 317 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_14_0, align 1" [./layer.h:141]   --->   Operation 317 'store' <Predicate = (trunc_ln137 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 318 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_14_1, align 1" [./layer.h:141]   --->   Operation 318 'store' <Predicate = (trunc_ln137 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 319 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_14_2, align 1" [./layer.h:141]   --->   Operation 319 'store' <Predicate = (trunc_ln137 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 320 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_14_3, align 1" [./layer.h:141]   --->   Operation 320 'store' <Predicate = (trunc_ln137 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 321 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 321 'br' <Predicate = (trunc_ln137 == 14)> <Delay = 0.00>
ST_56 : Operation 322 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_13_0, align 1" [./layer.h:141]   --->   Operation 322 'store' <Predicate = (trunc_ln137 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 323 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_13_1, align 1" [./layer.h:141]   --->   Operation 323 'store' <Predicate = (trunc_ln137 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 324 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_13_2, align 1" [./layer.h:141]   --->   Operation 324 'store' <Predicate = (trunc_ln137 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 325 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_13_3, align 1" [./layer.h:141]   --->   Operation 325 'store' <Predicate = (trunc_ln137 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 326 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 326 'br' <Predicate = (trunc_ln137 == 13)> <Delay = 0.00>
ST_56 : Operation 327 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_12_0, align 1" [./layer.h:141]   --->   Operation 327 'store' <Predicate = (trunc_ln137 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 328 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_12_1, align 1" [./layer.h:141]   --->   Operation 328 'store' <Predicate = (trunc_ln137 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 329 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_12_2, align 1" [./layer.h:141]   --->   Operation 329 'store' <Predicate = (trunc_ln137 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 330 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_12_3, align 1" [./layer.h:141]   --->   Operation 330 'store' <Predicate = (trunc_ln137 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 331 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 331 'br' <Predicate = (trunc_ln137 == 12)> <Delay = 0.00>
ST_56 : Operation 332 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_11_0, align 1" [./layer.h:141]   --->   Operation 332 'store' <Predicate = (trunc_ln137 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 333 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_11_1, align 1" [./layer.h:141]   --->   Operation 333 'store' <Predicate = (trunc_ln137 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 334 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_11_2, align 1" [./layer.h:141]   --->   Operation 334 'store' <Predicate = (trunc_ln137 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 335 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_11_3, align 1" [./layer.h:141]   --->   Operation 335 'store' <Predicate = (trunc_ln137 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 336 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 336 'br' <Predicate = (trunc_ln137 == 11)> <Delay = 0.00>
ST_56 : Operation 337 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_10_0, align 1" [./layer.h:141]   --->   Operation 337 'store' <Predicate = (trunc_ln137 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 338 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_10_1, align 1" [./layer.h:141]   --->   Operation 338 'store' <Predicate = (trunc_ln137 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 339 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_10_2, align 1" [./layer.h:141]   --->   Operation 339 'store' <Predicate = (trunc_ln137 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 340 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_10_3, align 1" [./layer.h:141]   --->   Operation 340 'store' <Predicate = (trunc_ln137 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 341 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 341 'br' <Predicate = (trunc_ln137 == 10)> <Delay = 0.00>
ST_56 : Operation 342 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_9_0_s, align 1" [./layer.h:141]   --->   Operation 342 'store' <Predicate = (trunc_ln137 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 343 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_9_1_s, align 1" [./layer.h:141]   --->   Operation 343 'store' <Predicate = (trunc_ln137 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 344 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_9_2_s, align 1" [./layer.h:141]   --->   Operation 344 'store' <Predicate = (trunc_ln137 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 345 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_9_3_s, align 1" [./layer.h:141]   --->   Operation 345 'store' <Predicate = (trunc_ln137 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 346 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 346 'br' <Predicate = (trunc_ln137 == 9)> <Delay = 0.00>
ST_56 : Operation 347 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_8_0_s, align 1" [./layer.h:141]   --->   Operation 347 'store' <Predicate = (trunc_ln137 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 348 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_8_1_s, align 1" [./layer.h:141]   --->   Operation 348 'store' <Predicate = (trunc_ln137 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 349 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_8_2_s, align 1" [./layer.h:141]   --->   Operation 349 'store' <Predicate = (trunc_ln137 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 350 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_8_3_s, align 1" [./layer.h:141]   --->   Operation 350 'store' <Predicate = (trunc_ln137 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 351 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 351 'br' <Predicate = (trunc_ln137 == 8)> <Delay = 0.00>
ST_56 : Operation 352 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_7_0_s, align 1" [./layer.h:141]   --->   Operation 352 'store' <Predicate = (trunc_ln137 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 353 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_7_1_s, align 1" [./layer.h:141]   --->   Operation 353 'store' <Predicate = (trunc_ln137 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 354 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_7_2_s, align 1" [./layer.h:141]   --->   Operation 354 'store' <Predicate = (trunc_ln137 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 355 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_7_3_s, align 1" [./layer.h:141]   --->   Operation 355 'store' <Predicate = (trunc_ln137 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 356 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 356 'br' <Predicate = (trunc_ln137 == 7)> <Delay = 0.00>
ST_56 : Operation 357 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_6_0_s, align 1" [./layer.h:141]   --->   Operation 357 'store' <Predicate = (trunc_ln137 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 358 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_6_1_s, align 1" [./layer.h:141]   --->   Operation 358 'store' <Predicate = (trunc_ln137 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 359 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_6_2_s, align 1" [./layer.h:141]   --->   Operation 359 'store' <Predicate = (trunc_ln137 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 360 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_6_3_s, align 1" [./layer.h:141]   --->   Operation 360 'store' <Predicate = (trunc_ln137 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 361 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 361 'br' <Predicate = (trunc_ln137 == 6)> <Delay = 0.00>
ST_56 : Operation 362 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_5_0_s, align 1" [./layer.h:141]   --->   Operation 362 'store' <Predicate = (trunc_ln137 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 363 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_5_1_s, align 1" [./layer.h:141]   --->   Operation 363 'store' <Predicate = (trunc_ln137 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 364 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_5_2_s, align 1" [./layer.h:141]   --->   Operation 364 'store' <Predicate = (trunc_ln137 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 365 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_5_3_s, align 1" [./layer.h:141]   --->   Operation 365 'store' <Predicate = (trunc_ln137 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 366 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 366 'br' <Predicate = (trunc_ln137 == 5)> <Delay = 0.00>
ST_56 : Operation 367 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_4_0_s, align 1" [./layer.h:141]   --->   Operation 367 'store' <Predicate = (trunc_ln137 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 368 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_4_1_s, align 1" [./layer.h:141]   --->   Operation 368 'store' <Predicate = (trunc_ln137 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 369 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_4_2_s, align 1" [./layer.h:141]   --->   Operation 369 'store' <Predicate = (trunc_ln137 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 370 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_4_3_s, align 1" [./layer.h:141]   --->   Operation 370 'store' <Predicate = (trunc_ln137 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 371 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 371 'br' <Predicate = (trunc_ln137 == 4)> <Delay = 0.00>
ST_56 : Operation 372 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_3_0_s, align 1" [./layer.h:141]   --->   Operation 372 'store' <Predicate = (trunc_ln137 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 373 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_3_1_s, align 1" [./layer.h:141]   --->   Operation 373 'store' <Predicate = (trunc_ln137 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 374 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_3_2_s, align 1" [./layer.h:141]   --->   Operation 374 'store' <Predicate = (trunc_ln137 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 375 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_3_3_s, align 1" [./layer.h:141]   --->   Operation 375 'store' <Predicate = (trunc_ln137 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 376 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 376 'br' <Predicate = (trunc_ln137 == 3)> <Delay = 0.00>
ST_56 : Operation 377 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_2_0_s, align 1" [./layer.h:141]   --->   Operation 377 'store' <Predicate = (trunc_ln137 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 378 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_2_1_s, align 1" [./layer.h:141]   --->   Operation 378 'store' <Predicate = (trunc_ln137 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 379 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_2_2_s, align 1" [./layer.h:141]   --->   Operation 379 'store' <Predicate = (trunc_ln137 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 380 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_2_3_s, align 1" [./layer.h:141]   --->   Operation 380 'store' <Predicate = (trunc_ln137 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 381 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 381 'br' <Predicate = (trunc_ln137 == 2)> <Delay = 0.00>
ST_56 : Operation 382 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_1_0_s, align 1" [./layer.h:141]   --->   Operation 382 'store' <Predicate = (trunc_ln137 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 383 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_1_1_s, align 1" [./layer.h:141]   --->   Operation 383 'store' <Predicate = (trunc_ln137 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 384 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_1_2_s, align 1" [./layer.h:141]   --->   Operation 384 'store' <Predicate = (trunc_ln137 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 385 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_1_3_s, align 1" [./layer.h:141]   --->   Operation 385 'store' <Predicate = (trunc_ln137 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 386 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 386 'br' <Predicate = (trunc_ln137 == 1)> <Delay = 0.00>
ST_56 : Operation 387 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_0_0_s, align 1" [./layer.h:141]   --->   Operation 387 'store' <Predicate = (trunc_ln137 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 388 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_0_1_s, align 1" [./layer.h:141]   --->   Operation 388 'store' <Predicate = (trunc_ln137 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 389 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_0_2_s, align 1" [./layer.h:141]   --->   Operation 389 'store' <Predicate = (trunc_ln137 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 390 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_0_3_s, align 1" [./layer.h:141]   --->   Operation 390 'store' <Predicate = (trunc_ln137 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 391 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 391 'br' <Predicate = (trunc_ln137 == 0)> <Delay = 0.00>
ST_56 : Operation 392 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_15_0, align 1" [./layer.h:141]   --->   Operation 392 'store' <Predicate = (trunc_ln137 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 393 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_15_1, align 1" [./layer.h:141]   --->   Operation 393 'store' <Predicate = (trunc_ln137 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 394 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_15_2, align 1" [./layer.h:141]   --->   Operation 394 'store' <Predicate = (trunc_ln137 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 395 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_15_3, align 1" [./layer.h:141]   --->   Operation 395 'store' <Predicate = (trunc_ln137 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 396 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 396 'br' <Predicate = (trunc_ln137 == 15)> <Delay = 0.00>
ST_56 : Operation 397 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:136]   --->   Operation 397 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_0_V_addr', ./layer.h:127) [67]  (0 ns)
	'load' operation ('__Val2__', ./layer.h:127) on array 'input_0_V' [68]  (3.25 ns)

 <State 2>: 7.69ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:127) on array 'input_0_V' [68]  (3.25 ns)
	'sub' operation ('sub_ln703', ./layer.h:59->./layer.h:127) [70]  (2.88 ns)
	'select' operation ('__Val2__', ./layer.h:59->./layer.h:127) [71]  (1.56 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('__Val2__', ./layer.h:59->./layer.h:127) ('__Val2__', ./layer.h:129) [74]  (1.77 ns)

 <State 4>: 4.37ns
The critical path consists of the following:
	'phi' operation ('__Val2__') with incoming values : ('__Val2__', ./layer.h:59->./layer.h:127) ('__Val2__', ./layer.h:129) [74]  (0 ns)
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 5>: 7.69ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:129) on array 'input_0_V' [83]  (3.25 ns)
	'sub' operation ('sub_ln703_34', ./layer.h:59->./layer.h:129) [85]  (2.88 ns)
	'select' operation ('__Val2__', ./layer.h:59->./layer.h:129) [86]  (1.56 ns)

 <State 6>: 4.09ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494', ./layer.h:129) [87]  (2.53 ns)
	'select' operation ('__Val2__', ./layer.h:129) [88]  (1.56 ns)

 <State 7>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 8>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 9>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 10>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 11>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 12>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 13>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 14>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 15>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 16>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 17>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 18>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 19>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 20>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 21>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 22>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 23>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 24>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 25>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 26>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 27>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 28>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 29>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 30>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 31>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 32>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 33>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 34>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 35>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 36>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 37>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 38>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 39>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 40>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 41>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 42>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 43>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 44>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 45>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 46>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 47>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 48>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 49>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [92]  (4.37 ns)

 <State 50>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ji_0_0', ./layer.h:136) with incoming values : ('add_ln136', ./layer.h:136) [107]  (1.77 ns)

 <State 51>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ji_0_0', ./layer.h:136) with incoming values : ('add_ln136', ./layer.h:136) [107]  (0 ns)
	'add' operation ('add_ln137', ./layer.h:137) [116]  (1.87 ns)
	'getelementptr' operation ('input_0_V_addr_6', ./layer.h:139) [119]  (0 ns)
	'load' operation ('input_0_V_load', ./layer.h:139) on array 'input_0_V' [120]  (3.25 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', ./layer.h:139) on array 'input_0_V' [120]  (3.25 ns)

 <State 53>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', ./layer.h:139) [122]  (8.51 ns)

 <State 54>: 8.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494_26', ./layer.h:108->./layer.h:139) [124]  (2.53 ns)
	'select' operation ('select_ln108', ./layer.h:108->./layer.h:139) [125]  (0 ns)
	'add' operation ('add_ln108', ./layer.h:108->./layer.h:139) [126]  (2.88 ns)
	'icmp' operation ('icmp_ln851', ./layer.h:139) [130]  (2.43 ns)
	'select' operation ('select_ln851', ./layer.h:139) [132]  (0 ns)
	'select' operation ('select_ln850', ./layer.h:139) [133]  (0.694 ns)

 <State 55>: 8.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494_28', ./layer.h:108->./layer.h:139) [206]  (2.53 ns)
	'select' operation ('select_ln108_2', ./layer.h:108->./layer.h:139) [207]  (0 ns)
	'add' operation ('add_ln108_2', ./layer.h:108->./layer.h:139) [208]  (2.88 ns)
	'icmp' operation ('icmp_ln851_2', ./layer.h:139) [212]  (2.43 ns)
	'select' operation ('select_ln851_2', ./layer.h:139) [214]  (0 ns)
	'select' operation ('select_ln850_2', ./layer.h:139) [215]  (0.694 ns)

 <State 56>: 6.02ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln887_2', ./layer.h:140) [216]  (2.45 ns)
	'select' operation ('select_ln887_4', ./layer.h:140) [220]  (0 ns)
	'select' operation ('select_ln887_5', ./layer.h:140) [222]  (1.25 ns)
	'store' operation ('store_ln141', ./layer.h:141) of variable 'select_ln887_5', ./layer.h:140 on array 'output_states_2_2_0_V' [355]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
