.syntax unified
.cpu cortex-m4
.thumb

.macro doublebasemul_frombytes_asm_acc_32_32 rptr_tmp, bptr, zeta, poly0, poly1, poly3, res0, tmp, q, qa, qinv
  ldr \poly0, [\bptr], #4
  ldr \res0, [\rptr_tmp]

  smulwt \tmp, \zeta, \poly1
 smlabt \tmp, \tmp, \q, \qa
 smlatt \tmp, \poly0, \tmp, \res0
 smlabb \tmp, \poly0, \poly1, \tmp

  str \tmp, [\rptr_tmp], #4

  ldr \res0, [\rptr_tmp]
  smladx \tmp, \poly0, \poly1, \res0
  str \tmp, [\rptr_tmp], #4

  neg \zeta, \zeta

  ldr \poly0, [\bptr], #4
  ldr \res0, [\rptr_tmp]

  smulwt \tmp, \zeta, \poly3
 smlabt \tmp, \tmp, \q, \qa
 smlatt \tmp, \poly0, \tmp, \res0
 smlabb \tmp, \poly0, \poly3, \tmp

  str \tmp, [\rptr_tmp], #4

  ldr \res0, [\rptr_tmp]
  smladx \tmp, \poly0, \poly3, \res0
  str \tmp, [\rptr_tmp], #4
.endm

// reduce 2 registers
.macro deserialize aptr, tmp, tmp2, tmp3, t0, t1
 ldrb.w \tmp, [\aptr, #2]
 ldrh.w \tmp2, [\aptr, #3]
 ldrb.w \tmp3, [\aptr, #5]
 ldrh.w \t0, [\aptr], #6

 ubfx.w \t1, \t0, #12, #4
 ubfx.w \t0, \t0, #0, #12
 orr \t1, \t1, \tmp, lsl #4
 orr \t0, \t0, \t1, lsl #16
 // tmp is free now
 ubfx.w \t1, \tmp2, #12, #4
 ubfx.w \tmp, \tmp2, #0, #12
 orr \t1, \t1, \tmp3, lsl #4
 orr \t1, \tmp, \t1, lsl #16
.endm

// void frombytes_mul_asm_acc_32_32(int32_t *r_tmp, const int16_t *b, const unsigned char *c, const int32_t zetas[64])
.global frombytes_mul_asm_acc_32_32_opt_m7
.type frombytes_mul_asm_acc_32_32_opt_m7, %function
.align 2
frombytes_mul_asm_acc_32_32_opt_m7:
  push {r4-r11, r14}

  rptr_tmp .req r0
  bptr     .req r1
  aptr     .req r2
  zetaptr  .req r3
  t0       .req r4
 t1       .req r5
 tmp      .req r6
 tmp2     .req r7
 tmp3     .req r8
 q        .req r9
 qa       .req r10
 qinv     .req r11
 zeta     .req r12
 ctr      .req r14

  movw qa, #26632
 movt  q, #3329
 ### qinv=0x6ba8f301
 movw qinv, #62209
 movt qinv, #27560

  add ctr, rptr_tmp, #64*4*4
                                        // Instructions:    9
                                        // Expected cycles: 7
                                        // Expected IPC:    1.29
                                        //
                                        // Cycle bound:     7.0
                                        // IPC bound:       1.29
                                        //
                                        // Wall time:     0.16s
                                        // User time:     0.16s
                                        //
                                        // ----- cycle (expected) ------>
                                        // 0                        25
                                        // |------------------------|----
        ldrh.w r11, [r2, #3]            // *.............................
        ldrb.w r8, [r2, #2]             // *.............................
        ldrb.w r5, [r2, #5]             // .*............................
        ldrh.w r12, [r2], #6            // .*............................
        ldr.w r7, [r3], #4              // ..*...........................
        ubfx.w r6, r12, #0, #12         // ...*..........................
        ubfx.w r12, r12, #12, #4        // ...*..........................
        orr r12, r12, r8, lsl #4        // ....*.........................
        orr r6, r6, r12, lsl #16        // ......*.......................

                                         // ------ cycle (expected) ------>
                                         // 0                        25
                                         // |------------------------|-----
        // ldrh.w r11, [r2, #3]          // *..............................
        // ldrb.w r5, [r2, #5]           // .*.............................
        // ldrb.w r7, [r2, #2]           // *..............................
        // ldrh.w r12, [r2], #6          // .*.............................
        // ubfx.w r6, r12, #0, #12       // ...*...........................
        // ubfx.w r12, r12, #12, #4      // ...*...........................
        // orr r12, r12, r7, lsl #4      // ....*..........................
        // ldr.w r7, [r3], #4            // ..*............................
        // orr r6, r6, r12, lsl #16      // ......*........................

1:
                                        // Instructions:    34
                                        // Expected cycles: 22
                                        // Expected IPC:    1.55
                                        //
                                        // Cycle bound:     26.0
                                        // IPC bound:       1.31
                                        //
                                        // Wall time:     7.56s
                                        // User time:     7.56s
                                        //
                                        // ----- cycle (expected) ------>
                                        // 0                        25
                                        // |------------------------|----
        ldr r12, [r1], #4               // *.............................
        smulwt r8, r7, r6               // *.............................
        ldr r4, [r0]                    // .*............................
        smlabt r8, r8, r9, r10          // ..*...........................
        neg r7, r7                      // ..*...........................
        smlatt r4, r12, r8, r4          // ....*.........................
        ubfx.w r8, r11, #12, #4         // ....*.........................
        orr r5, r8, r5, lsl #4          // .....*........................
        ldr r8, [r1], #4                // .....*........................
        smlabb r4, r12, r6, r4          // ......*.......................
        str r4, [r0], #4                // ......*.......................
        ubfx.w r11, r11, #0, #12        // .......*......................
        orr r4, r11, r5, lsl #16        // ........*.....................
        ldr r5, [r0]                    // ........*.....................
        smulwt r7, r7, r4               // .........*....................
        ldrh.w r11, [r2, #3]            // .........e....................
        smladx r6, r12, r6, r5          // ..........*...................
        str r6, [r0], #4                // ..........*...................
        smlabt r12, r7, r9, r10         // ...........*..................
        ldrb.w r5, [r2, #5]             // ............e.................
        ldr r6, [r0]                    // ............*.................
        ldrb.w r7, [r2, #2]             // .............e................
        smlatt r6, r8, r12, r6          // ..............*...............
        ldrh.w r12, [r2], #6            // ..............e...............
        smlabb r6, r8, r4, r6           // ................*.............
        str r6, [r0], #4                // ................*.............
        ubfx.w r6, r12, #0, #12         // .................e............
        ubfx.w r12, r12, #12, #4        // .................e............
        orr r12, r12, r7, lsl #4        // ..................e...........
        ldr r7, [r0]                    // ..................*...........
        smladx r4, r8, r4, r7           // ....................*.........
        ldr.w r7, [r3], #4              // ....................e.........
        str r4, [r0], #4                // .....................*........
        orr r6, r6, r12, lsl #16        // .....................e........

                                         // -------- cycle (expected) -------->
                                         // 0                        25
                                         // |------------------------|---------
        // ldr.w r12, [r3], #4           // ...........e.'...................~.
        // ldrb.w r6, [r2, #2]           // ....e........'............~........
        // ldrh.w r7, [r2, #3]           // e............'........~............
        // ldrb.w r8, [r2, #5]           // ...e.........'...........~.........
        // ldrh.w r4, [r2], #6           // .....e.......'.............~.......
        // ubfx.w r5, r4, #12, #4        // ........e....'................~....
        // ubfx.w r4, r4, #0, #12        // ........e....'................~....
        // orr r5, r5, r6, lsl #4        // .........e...'.................~...
        // orr r4, r4, r5, lsl #16       // ............e'.....................
        // ubfx.w r5, r7, #12, #4        // .............'...*.................
        // ubfx.w r6, r7, #0, #12        // .............'......*..............
        // orr r5, r5, r8, lsl #4        // .............'....*................
        // orr r5, r6, r5, lsl #16       // .............'.......*.............
        // ldr r8, [r1], #4              // .............*.....................
        // ldr r6, [r0]                  // .............'*....................
        // smulwt r7, r12, r4            // .............*.....................
        // smlabt r7, r7, r9, r10        // .............'.*...................
        // smlatt r7, r8, r7, r6         // .............'...*.................
        // smlabb r7, r8, r4, r7         // .............'.....*...............
        // str r7, [r0], #4              // .............'.....*...............
        // ldr r6, [r0]                  // .............'.......*.............
        // smladx r7, r8, r4, r6         // .~...........'.........*...........
        // str r7, [r0], #4              // .~...........'.........*...........
        // neg r12, r12                  // .............'.*...................
        // ldr r8, [r1], #4              // .............'....*................
        // ldr r6, [r0]                  // ...~.........'...........*.........
        // smulwt r7, r12, r5            // ~............'........*............
        // smlabt r7, r7, r9, r10        // ..~..........'..........*..........
        // smlatt r7, r8, r7, r6         // .....~.......'.............*.......
        // smlabb r7, r8, r5, r7         // .......~.....'...............*.....
        // str r7, [r0], #4              // .......~.....'...............*.....
        // ldr r6, [r0]                  // .........~...'.................*...
        // smladx r7, r8, r5, r6         // ...........~.'...................*.
        // str r7, [r0], #4              // ............~'....................*

        cmp rptr_tmp, ctr
        bne 1b
                                        // Instructions:    25
                                        // Expected cycles: 21
                                        // Expected IPC:    1.19
                                        //
                                        // Cycle bound:     21.0
                                        // IPC bound:       1.19
                                        //
                                        // Wall time:     0.24s
                                        // User time:     0.24s
                                        //
                                        // ----- cycle (expected) ------>
                                        // 0                        25
                                        // |------------------------|----
        smulwt r8, r7, r6               // *.............................
        ubfx.w r4, r11, #12, #4         // *.............................
        ldr r12, [r0]                   // .*............................
        orr r5, r4, r5, lsl #4          // .*............................
        smlabt r4, r8, r9, r10          // ..*...........................
        ldr r8, [r1], #4                // ..*...........................
        ubfx.w r11, r11, #0, #12        // ...*..........................
        neg r7, r7                      // ...*..........................
        smlatt r4, r8, r4, r12          // ....*.........................
        orr r5, r11, r5, lsl #16        // ....*.........................
        smulwt r12, r7, r5              // .....*........................
        smlabb r11, r8, r6, r4          // ......*.......................
        str r11, [r0], #4               // ......*.......................
        ldr r11, [r0]                   // ........*.....................
        smladx r11, r8, r6, r11         // ..........*...................
        str r11, [r0], #4               // ..........*...................
        ldr r7, [r1], #4                // ...........*..................
        smlabt r12, r12, r9, r10        // ............*.................
        ldr r11, [r0]                   // ............*.................
        smlatt r11, r7, r12, r11        // ..............*...............
        smlabb r11, r7, r5, r11         // ................*.............
        str r11, [r0], #4               // ................*.............
        ldr r8, [r0]                    // ..................*...........
        smladx r11, r7, r5, r8          // ....................*.........
        str r11, [r0], #4               // ....................*.........

                                         // ------ cycle (expected) ------>
                                         // 0                        25
                                         // |------------------------|-----
        // ldr r12, [r1], #4             // ..*............................
        // smulwt r8, r7, r6             // *..............................
        // ldr r4, [r0]                  // .*.............................
        // smlabt r8, r8, r9, r10        // ..*............................
        // neg r7, r7                    // ...*...........................
        // smlatt r4, r12, r8, r4        // ....*..........................
        // ubfx.w r8, r11, #12, #4       // *..............................
        // orr r5, r8, r5, lsl #4        // .*.............................
        // ldr r8, [r1], #4              // ...........*...................
        // smlabb r4, r12, r6, r4        // ......*........................
        // str r4, [r0], #4              // ......*........................
        // ubfx.w r11, r11, #0, #12      // ...*...........................
        // orr r4, r11, r5, lsl #16      // ....*..........................
        // ldr r5, [r0]                  // ........*......................
        // smulwt r7, r7, r4             // .....*.........................
        // smladx r6, r12, r6, r5        // ..........*....................
        // str r6, [r0], #4              // ..........*....................
        // smlabt r12, r7, r9, r10       // ............*..................
        // ldr r6, [r0]                  // ............*..................
        // smlatt r6, r8, r12, r6        // ..............*................
        // smlabb r6, r8, r4, r6         // ................*..............
        // str r6, [r0], #4              // ................*..............
        // ldr r7, [r0]                  // ..................*............
        // smladx r4, r8, r4, r7         // ....................*..........
        // str r4, [r0], #4              // ....................*..........


pop {r4-r11, pc}
