// Seed: 1050500164
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    input wor id_3,
    output wire id_4,
    output tri id_5,
    input tri1 id_6,
    output tri1 id_7,
    input tri id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    input uwire id_12,
    input uwire id_13,
    output uwire module_0
);
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output supply0 id_2,
    input supply1 id_3
);
  always @(posedge 1'b0 or negedge 1) begin
    id_2 = 1;
  end
  module_0(
      id_3, id_0, id_3, id_3, id_2, id_2, id_1, id_2, id_3, id_0, id_1, id_1, id_1, id_3, id_2
  );
endmodule
