<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>HADDPD—Packed Double-FP Horizontal Add</title>
</head>
<body>
<h1 id="haddpd-packed-double-fp-horizontal-add">HADDPD—Packed Double-FP Horizontal Add</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>66 0F 7C /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE3</td>
	<td>Horizontal add packed double-precision HADDPD xmm1, xmm2/m128xmm1.</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F.WIG 7C /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Horizontal add packed double-precision VHADDPD xmm1,xmm2, xmm3/m128xmm3/mem.</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F.WIG 7C /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Horizontal add packed double-precision VHADDPD ymm1, ymm2, ymm3/m256ymm3/mem.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>RVM</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Adds the double-precision floating-point values in the high and low quadwords of the destination operand and stores the result in the low quadword of the destination operand.</p><p>Adds the double-precision floating-point values in the high and low quadwords of the source operand and stores the result in the high quadword of the destination operand.</p><p>In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).</p><p>See Figure 3-15 for HADDPD; see Figure 3-16 for VHADDPD.</p><p>HADDPD xmm1, xmm2/m128</p><p>xmm2</p><table>
<tr>
	<td>[127:64]</td>
	<td>[63:0]/m128</td>
</tr>
<tr>
	<td>[127:64]</td>
	<td>xmm1Result:xmm1[63:0] + xmm1[127:64]xmm1</td>
</tr>
<tr>
	<td>[127:64]</td>
	<td>[63:0]</td>
</tr>
</table>
<p>OM15993</p><table>
<tr>
	<td>Figure 3-15.</td>
	<td>HADDPD—Packed Double-FP Horizontal Add</td>
</tr>
<tr>
	<td>X3</td>
	<td>X0</td>
</tr>
<tr>
	<td>Y3</td>
	<td>Y0</td>
</tr>
<tr>
	<td>Y2 + Y3</td>
	<td>X0 + X1VHADDPD operation</td>
</tr>
</table>
<p>128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified. VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed. VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.</p><h2 id="operation">Operation</h2>
<pre>HADDPD (128-bit Legacy SSE version)
DEST[63:0] ← SRC1[127:64] + SRC1[63:0]
DEST[127:64] ← SRC2[127:64] + SRC2[63:0]
DEST[VLMAX-1:128] (Unmodified)
VHADDPD (VEX.128 encoded version)
DEST[63:0] ← SRC1[127:64] + SRC1[63:0]
DEST[127:64] ← SRC2[127:64] + SRC2[63:0]
DEST[VLMAX-1:128] ← 0
VHADDPD (VEX.256 encoded version)
DEST[63:0] ← SRC1[127:64] + SRC1[63:0]
DEST[127:64] ← SRC2[127:64] + SRC2[63:0]
DEST[191:128] ← SRC1[255:192] + SRC1[191:128]
DEST[255:192] ← SRC2[255:192] + SRC2[191:128]
</pre><h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>VHADDPD:</td>
	<td>__m256d _mm256_hadd_pd (__m256d a, __m256d b);</td>
</tr>
<tr>
	<td>HADDPD:</td>
	<td>__m128d _mm_hadd_pd (__m128d a, __m128d b);</td>
</tr>
</table>
<h2 id="exceptions">Exceptions</h2>
<p>When the source operand is a memory operand, the operand must be aligned on a 16-byte boundary or a generalprotection exception (#GP) will be generated.</p><h2 id="numeric-exceptions">Numeric Exceptions</h2>
<p>Overflow, Underflow, Invalid, Precision, Denormal.</p><h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 2.</p></body>
</html>
