LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY fullAdder_TB IS
END fullAdder_TB;

ARCHITECTURE behavior OF fullAdder_TB IS   
  
    COMPONENT fullAdder
    PORT(
         A : IN  std_logic;
         B : IN  std_logic;
         Cin : IN  std_logic;
         SUM : OUT  std_logic;
         Cout : OUT  std_logic
        );
    END COMPONENT;
    
    -- Inputs
    signal A : std_logic := '0';
    signal B : std_logic := '0';
    signal Cin : std_logic := '0';
    
    -- Outputs
    signal SUM : std_logic;
    signal Cout : std_logic;

BEGIN 
    -- Instantiate the full adder component
   uut: fullAdder PORT MAP (
          A => A,
          B => B,
          Cin => Cin,
          SUM => SUM,
          Cout => Cout
        );

   -- Stimulus process
   stim_proc: process
   begin
        A <= '0'; B <= '0'; Cin <= '0'; wait for 100 ns;
        A <= '0'; B <= '0'; Cin <= '1'; wait for 100 ns;
        A <= '0'; B <= '1'; Cin <= '0'; wait for 100 ns;
        A <= '0'; B <= '1'; Cin <= '1'; wait for 100 ns;
        A <= '1'; B <= '0'; Cin <= '0'; wait for 100 ns;
        A <= '1'; B <= '0'; Cin <= '1'; wait for 100 ns;
        A <= '1'; B <= '1'; Cin <= '0'; wait for 100 ns;
        A <= '1'; B <= '1'; Cin <= '1'; wait for 100 ns;
        wait;
   end process;
END;
