### Software

[eugene-tarassov/vivado-risc-v: Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro](https://github.com/eugene-tarassov/vivado-risc-v)

[Joeyh021/riscv-pio](https://github.com/Joeyh021/riscv-pio)

[Vivado-Risk-V Setup](https://callum-stew.vercel.app/vivado-risk-v_setup)

### Papers

[Matrix Multiplication Accelerator](https://people.ece.cornell.edu/land/courses/ece5760/FinalProjects/f2020/bjd86_lgp36/bjd86_lgp36/index.html)

[Implementation of a RISC-V Processor with Hardware Accelerator](https://odr.chalmers.se/server/api/core/bitstreams/8a3fa1e8-9dd1-4e4c-a598-6d4967d381bd/content)

[Tiny Matrix Extension using RISC-V Custom Instructions | Luffca](https://www.luffca.com/2022/09/tiny-matrix-extension/)

[Matrix Multiplication based on the RISC-V Vector Extension | Luffca](https://www.luffca.com/2022/08/matrix-multiplication-riscv-vector/)

### Other info

[Matrix (mathematics) - Wikipedia](https://en.wikipedia.org/wiki/Matrix_(mathematics)#Addition,_scalar_multiplication,_and_transposition)

[CPU DB - Looking At 40 Years of Processor Improvements | A complete database of processors for researchers and hobbyists alike.](http://cpudb.stanford.edu/visualize/clock_frequency)
