In order to eret into Aarch32 execution state, the SPSR.M bit must be set to 1
to indicate 32-bit execution state.

This can be accomplished like so (we'll assume that the exception source was
EL0, and the target was EL1).

mrs x9, SPSR_EL1
orr x9, #0x10
msr SPSR_EL1, x9
eret