#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr  5 00:03:48 2018
# Process ID: 2996
# Current directory: C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.runs/synth_1
# Command line: vivado.exe -log fsm_control.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fsm_control.tcl
# Log file: C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.runs/synth_1/fsm_control.vds
# Journal file: C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fsm_control.tcl -notrace
Command: synth_design -top fsm_control -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 345.277 ; gain = 100.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fsm_control' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/new/fsm_control.vhd:23]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/new/counter.vhd:4' bound to instance 'counter_comp' of component 'counter' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/new/fsm_control.vhd:42]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/new/counter.vhd:15]
INFO: [Synth 8-3491] module 'Clockdivider' declared at 'C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/imports/ncat-ecen429-repository/Lab6/Lab6Part1/Lab6Part1.srcs/sources_1/new/clockdivider.vhd:26' bound to instance 'clock_div' of component 'Clockdivider' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/new/counter.vhd:30]
INFO: [Synth 8-638] synthesizing module 'Clockdivider' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/imports/ncat-ecen429-repository/Lab6/Lab6Part1/Lab6Part1.srcs/sources_1/new/clockdivider.vhd:32]
INFO: [Synth 8-4471] merging register 'slowClock_sig_reg' into 'SlowClock_reg' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/imports/ncat-ecen429-repository/Lab6/Lab6Part1/Lab6Part1.srcs/sources_1/new/clockdivider.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element slowClock_sig_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/imports/ncat-ecen429-repository/Lab6/Lab6Part1/Lab6Part1.srcs/sources_1/new/clockdivider.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Clockdivider' (1#1) [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/imports/ncat-ecen429-repository/Lab6/Lab6Part1/Lab6Part1.srcs/sources_1/new/clockdivider.vhd:32]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/new/counter.vhd:32]
WARNING: [Synth 8-614] signal 'slowClock' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/new/counter.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/new/counter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'fsm_control' (3#1) [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/new/fsm_control.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 397.359 ; gain = 152.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 397.359 ; gain = 152.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fsm_control_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fsm_control_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 711.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 711.270 ; gain = 466.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 711.270 ; gain = 466.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 711.270 ; gain = 466.734
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_control'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE3 |                              001 |                              100
                 iSTATE4 |                              010 |                              101
                 iSTATE0 |                              011 |                              001
                 iSTATE1 |                              100 |                              010
                 iSTATE2 |                              101 |                              011
                 iSTATE5 |                              110 |                              110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 711.270 ; gain = 466.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
Module Clockdivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module counter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_comp/clock_div/FastClock_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/imports/ncat-ecen429-repository/Lab6/Lab6Part1/Lab6Part1.srcs/sources_1/new/clockdivider.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element counter_comp/clock_div/MediumClock_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.srcs/sources_1/imports/ncat-ecen429-repository/Lab6/Lab6Part1/Lab6Part1.srcs/sources_1/new/clockdivider.vhd:49]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 711.270 ; gain = 466.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 719.305 ; gain = 474.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 719.379 ; gain = 474.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 738.945 ; gain = 494.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 738.945 ; gain = 494.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 738.945 ; gain = 494.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 738.945 ; gain = 494.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 738.945 ; gain = 494.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 738.945 ; gain = 494.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 738.945 ; gain = 494.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     3|
|6     |LUT4   |    10|
|7     |LUT5   |     3|
|8     |LUT6   |     2|
|9     |FDCE   |     7|
|10    |FDRE   |    30|
|11    |IBUF   |     9|
|12    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |    81|
|2     |  counter_comp |counter      |    56|
|3     |    clock_div  |Clockdivider |    37|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 738.945 ; gain = 494.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 738.945 ; gain = 180.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 738.945 ; gain = 494.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 739.016 ; gain = 507.430
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab8/Lab8Part3/Lab8Part3.runs/synth_1/fsm_control.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fsm_control_utilization_synth.rpt -pb fsm_control_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 739.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  5 00:04:38 2018...
