# Generated by Yosys 0.54+1 (git sha1 67f8de54d, g++ 12.2.0-14+deb12u1 -fPIC -O3)
autoidx 11
attribute \top 1
attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_async.v:1.1-23.10"
module \locked_register_async
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_async.v:10.1-22.8"
  wire width 16 $0\data_out[15:0]
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_async.v:4.7-4.10"
  wire input 2 \clk
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_async.v:3.14-3.21"
  wire width 16 input 1 \data_in
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_async.v:7.19-7.27"
  wire width 16 output 5 \data_out
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_async.v:5.7-5.13"
  wire input 3 \resetn
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_async.v:6.7-6.15"
  wire input 4 \write_en
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_async.v:10.1-22.8"
  cell $adff $procdff$10
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 16'0000000000000001
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \ARST \resetn
    connect \CLK \clk
    connect \D $0\data_out[15:0]
    connect \Q \data_out
  end
  attribute \full_case 1
  attribute \src "examples/patterns/access_control/locked_register/verilog/locked_register_async.v:15.14-15.22|examples/patterns/access_control/locked_register/verilog/locked_register_async.v:15.10-22.8"
  cell $mux $procmux$4
    parameter \WIDTH 16
    connect \A \data_out
    connect \B \data_in
    connect \S \write_en
    connect \Y $0\data_out[15:0]
  end
end
