Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jun  9 11:04:35 2023
| Host         : Edgar-Rincon running 64-bit Ubuntu 21.04
| Command      : report_timing_summary -max_paths 10 -file DAPHNE2_timing_summary_routed.rpt -pb DAPHNE2_timing_summary_routed.pb -rpx DAPHNE2_timing_summary_routed.rpx -warn_on_violation
| Design       : DAPHNE2
| Device       : 7a200t-fbg676
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           4           
PDRC-190   Warning   Suboptimally placed synchronized register chain                                                        8           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-16  Warning   Large setup violation                                                                                  1000        
TIMING-18  Warning   Missing input or output delay                                                                          7           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  5           
TIMING-56  Warning   Missing logically or physically excluded clock groups constraint                                       3           
XDCV-2     Advisory  Incomplete constraint coverage due to missing replicated objects.                                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (10)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (62)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (10)
----------------------------------
 There are 10 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (62)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 12 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.278    -4302.291                   2313                50443        0.062        0.000                      0                50443        0.264        0.000                       0                 19618  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                      ------------         ----------      --------------
adn2814_clk                                                                                                                {0.000 1.600}        3.200           312.500         
  ep_clk62p5                                                                                                               {0.000 8.000}        16.000          62.500          
    fclk0                                                                                                                  {0.000 1.143}        2.286           437.500         
    mclk0                                                                                                                  {0.000 8.000}        16.000          62.500          
    mmcm1_clkfbout0                                                                                                        {0.000 8.000}        16.000          62.500          
  ep_clkfbout                                                                                                              {0.000 1.600}        3.200           312.500         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
  daq_clkfbout                                                                                                             {0.000 2.079}        4.159           240.442         
  daqclk0                                                                                                                  {0.000 4.159}        8.318           120.221         
  daqclk1                                                                                                                  {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
daq_refclk                                                                                                                 {0.000 4.159}        8.317           120.236         
gbe_refclk                                                                                                                 {0.000 4.000}        8.000           125.000         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK                   {0.000 8.000}        16.000          62.500          
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                   {0.000 8.000}        16.000          62.500          
  oei_clkfbout                                                                                                             {0.000 8.000}        16.000          62.500          
  oeiclk                                                                                                                   {0.000 4.000}        8.000           125.000         
  oeihclk                                                                                                                  {0.000 8.000}        16.000          62.500          
sysclk                                                                                                                     {0.000 5.000}        10.000          100.000         
  local_clk62p5                                                                                                            {0.000 8.000}        16.000          62.500          
    fclk1                                                                                                                  {0.000 1.143}        2.286           437.500         
    mclk1                                                                                                                  {0.000 8.000}        16.000          62.500          
    mmcm1_clkfbout1                                                                                                        {0.000 8.000}        16.000          62.500          
  mmcm0_clkfbout                                                                                                           {0.000 5.000}        10.000          100.000         
  sclk100                                                                                                                  {0.000 5.000}        10.000          100.000         
  sclk200                                                                                                                  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adn2814_clk                                                                                                                0.888        0.000                      0                   64        0.121        0.000                      0                   64        0.600        0.000                       0                    66  
  ep_clk62p5                                                                                                               8.431        0.000                      0                 1495        0.116        0.000                      0                 1495        5.000        0.000                       0                  1041  
    fclk0                                                                                                                                                                                                                                                              0.693        0.000                       0                   182  
    mclk0                                                                                                                 -2.278    -4302.290                   2313                37104        0.062        0.000                      0                37104        7.230        0.000                       0                 14187  
    mmcm1_clkfbout0                                                                                                                                                                                                                                                   14.408        0.000                       0                     3  
  ep_clkfbout                                                                                                                                                                                                                                                          1.608        0.000                       0                     3  
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK                                                                                                                                                    0.679        0.000                       0                     3  
  daq_clkfbout                                                                                                                                                                                                                                                         2.910        0.000                       0                     2  
  daqclk0                                                                                                                  0.558        0.000                      0                  960        0.084        0.000                      0                  960        2.258        0.000                       0                   422  
  daqclk1                                                                                                                  1.233        0.000                      0                  244        0.121        0.000                      0                  244        1.129        0.000                       0                   130  
daq_refclk                                                                                                                 7.145        0.000                      0                    7        0.215        0.000                      0                    7        3.388        0.000                       0                    12  
gbe_refclk                                                                                                                 5.087        0.000                      0                  107        0.165        0.000                      0                  107        2.286        0.000                       0                    79  
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                               5.000        0.000                       0                     3  
  oei_clkfbout                                                                                                                                                                                                                                                        14.751        0.000                       0                     2  
  oeiclk                                                                                                                   0.069        0.000                      0                 8685        0.104        0.000                      0                 8685        3.230        0.000                       0                  2574  
  oeihclk                                                                                                                 10.053        0.000                      0                  146        0.133        0.000                      0                  146        7.500        0.000                       0                   116  
sysclk                                                                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  local_clk62p5                                                                                                                                                                                                                                                        5.000        0.000                       0                     3  
    fclk1                                                                                                                                                                                                                                                              0.693        0.000                       0                   182  
    mclk1                                                                                                                 -2.278    -4302.290                   2313                37104        0.062        0.000                      0                37104        7.230        0.000                       0                 14187  
    mmcm1_clkfbout1                                                                                                                                                                                                                                                   14.408        0.000                       0                     3  
  mmcm0_clkfbout                                                                                                                                                                                                                                                       8.408        0.000                       0                     3  
  sclk100                                                                                                                  5.555        0.000                      0                  870        0.121        0.000                      0                  870        4.230        0.000                       0                   451  
  sclk200                                                                                                                  1.552        0.000                      0                  586        0.121        0.000                      0                  586        0.264        0.000                       0                   335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
oeihclk       oeiclk              5.857        0.000                      0                   28        0.140        0.000                      0                   28  
oeiclk        oeihclk             4.294        0.000                      0                   24        0.144        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  gbe_refclk         gbe_refclk               5.793        0.000                      0                   31        0.627        0.000                      0                   31  
**async_default**  oeiclk             oeiclk                   1.704        0.000                      0                   76        0.385        0.000                      0                   76  
**async_default**  sclk200            sclk200                  3.109        0.000                      0                   16        0.440        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adn2814_clk
  To Clock:  adn2814_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 endpoint_inst/ep_rec_d_reg/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.747ns (33.243%)  route 1.500ns (66.757%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 7.181 - 3.200 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.507     4.276    endpoint_inst/adn2814_clk
    SLICE_X162Y73        FDRE                                         r  endpoint_inst/ep_rec_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y73        FDRE (Prop_fdre_C_Q)         0.393     4.669 r  endpoint_inst/ep_rec_d_reg/Q
                         net (fo=2, routed)           1.500     6.169    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxd
    SLICE_X147Y88        LUT6 (Prop_lut6_I5_O)        0.097     6.266 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa[9]_i_4/O
                         net (fo=1, routed)           0.000     6.266    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa[9]_i_4_n_0
    SLICE_X147Y88        MUXF7 (Prop_muxf7_I0_O)      0.181     6.447 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     6.447    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_2_n_0
    SLICE_X147Y88        MUXF8 (Prop_muxf8_I0_O)      0.076     6.523 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.523    endpoint_inst/pdts_endpoint_inst/ep/rxphy/s[15]_0
    SLICE_X147Y88        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.355     7.181    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X147Y88        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/C
                         clock pessimism              0.207     7.389    
                         clock uncertainty           -0.035     7.353    
    SLICE_X147Y88        FDRE (Setup_fdre_C_D)        0.057     7.410    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]
  -------------------------------------------------------------------
                         required time                          7.410    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.341ns (19.607%)  route 1.398ns (80.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 7.015 - 3.200 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.461     4.230    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X147Y88        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y88        FDRE (Prop_fdre_C_Q)         0.341     4.571 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/Q
                         net (fo=2, routed)           1.398     5.969    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa[9]
    SLICE_X111Y107       FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.188     7.015    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X111Y107       FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]/C
                         clock pessimism              0.147     7.162    
                         clock uncertainty           -0.035     7.126    
    SLICE_X111Y107       FDRE (Setup_fdre_C_D)       -0.039     7.087    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.528ns (36.072%)  route 0.936ns (63.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 6.988 - 3.200 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.262     4.030    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X67Y115        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.313     4.343 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.294     4.638    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.215     4.853 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.641     5.494    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X68Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.161     6.988    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X68Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/C
                         clock pessimism              0.218     7.205    
                         clock uncertainty           -0.035     7.170    
    SLICE_X68Y117        FDRE (Setup_fdre_C_R)       -0.373     6.797    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.797    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.528ns (36.072%)  route 0.936ns (63.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 6.988 - 3.200 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.262     4.030    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X67Y115        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.313     4.343 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.294     4.638    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.215     4.853 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.641     5.494    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X68Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.161     6.988    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X68Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/C
                         clock pessimism              0.218     7.205    
                         clock uncertainty           -0.035     7.170    
    SLICE_X68Y117        FDRE (Setup_fdre_C_R)       -0.373     6.797    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]
  -------------------------------------------------------------------
                         required time                          6.797    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.528ns (36.072%)  route 0.936ns (63.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 6.988 - 3.200 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.262     4.030    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X67Y115        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.313     4.343 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.294     4.638    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.215     4.853 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.641     5.494    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X68Y117        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.161     6.988    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X68Y117        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/C
                         clock pessimism              0.218     7.205    
                         clock uncertainty           -0.035     7.170    
    SLICE_X68Y117        FDSE (Setup_fdse_C_S)       -0.373     6.797    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.797    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.528ns (42.213%)  route 0.723ns (57.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 6.988 - 3.200 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.262     4.030    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X67Y115        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.313     4.343 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.294     4.638    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.215     4.853 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.428     5.281    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X67Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.161     6.988    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X67Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[1]/C
                         clock pessimism              0.218     7.205    
                         clock uncertainty           -0.035     7.170    
    SLICE_X67Y117        FDRE (Setup_fdre_C_R)       -0.314     6.856    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.856    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.528ns (42.213%)  route 0.723ns (57.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 6.988 - 3.200 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.262     4.030    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X67Y115        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.313     4.343 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.294     4.638    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.215     4.853 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.428     5.281    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X67Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.161     6.988    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X67Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[2]/C
                         clock pessimism              0.218     7.205    
                         clock uncertainty           -0.035     7.170    
    SLICE_X67Y117        FDRE (Setup_fdre_C_R)       -0.314     6.856    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.856    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.528ns (42.213%)  route 0.723ns (57.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 6.988 - 3.200 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.262     4.030    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X67Y115        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.313     4.343 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.294     4.638    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.215     4.853 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.428     5.281    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X67Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.161     6.988    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X67Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[3]/C
                         clock pessimism              0.218     7.205    
                         clock uncertainty           -0.035     7.170    
    SLICE_X67Y117        FDRE (Setup_fdre_C_R)       -0.314     6.856    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.856    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.528ns (42.213%)  route 0.723ns (57.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 6.988 - 3.200 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.262     4.030    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X67Y115        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.313     4.343 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.294     4.638    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.215     4.853 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.428     5.281    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X67Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.161     6.988    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X67Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[4]/C
                         clock pessimism              0.218     7.205    
                         clock uncertainty           -0.035     7.170    
    SLICE_X67Y117        FDRE (Setup_fdre_C_R)       -0.314     6.856    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[4]
  -------------------------------------------------------------------
                         required time                          6.856    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.528ns (42.213%)  route 0.723ns (57.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 6.988 - 3.200 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.262     4.030    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X67Y115        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.313     4.343 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.294     4.638    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.215     4.853 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.428     5.281    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X67Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.161     6.988    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X67Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/C
                         clock pessimism              0.218     7.205    
                         clock uncertainty           -0.035     7.170    
    SLICE_X67Y117        FDRE (Setup_fdre_C_R)       -0.314     6.856    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.856    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.574     1.850    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X67Y115        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141     1.991 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db_reg[0]/Q
                         net (fo=1, routed)           0.055     2.046    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db
    SLICE_X67Y115        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.843     2.223    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X67Y115        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                         clock pessimism             -0.373     1.850    
    SLICE_X67Y115        FDRE (Hold_fdre_C_D)         0.075     1.925    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.023%)  route 0.125ns (46.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.684     1.961    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X149Y88        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y88        FDRE (Prop_fdre_C_Q)         0.141     2.102 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[11][0]/Q
                         net (fo=2, routed)           0.125     2.227    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[11]
    SLICE_X146Y87        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.958     2.338    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X146Y87        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[12][0]/C
                         clock pessimism             -0.341     1.997    
    SLICE_X146Y87        FDRE (Hold_fdre_C_D)         0.059     2.056    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[12][0]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.760%)  route 0.116ns (45.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.574     1.850    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X101Y120       FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y120       FDRE (Prop_fdre_C_Q)         0.141     1.991 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[4]/Q
                         net (fo=2, routed)           0.116     2.108    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa[4]
    SLICE_X101Y121       FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.842     2.222    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X101Y121       FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[3]/C
                         clock pessimism             -0.359     1.863    
    SLICE_X101Y121       FDRE (Hold_fdre_C_D)         0.070     1.933    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.382%)  route 0.052ns (18.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.555     1.831    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X83Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.128     1.959 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[4]/Q
                         net (fo=1, routed)           0.052     2.011    endpoint_inst/pdts_endpoint_inst/ep/txphy/wc[4]
    SLICE_X83Y121        LUT4 (Prop_lut4_I0_O)        0.098     2.109 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[4]_i_1/O
                         net (fo=1, routed)           0.000     2.109    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[4]_i_1_n_0
    SLICE_X83Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.823     2.203    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X83Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[4]/C
                         clock pessimism             -0.372     1.831    
    SLICE_X83Y121        FDRE (Hold_fdre_C_D)         0.092     1.923    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.227ns (81.656%)  route 0.051ns (18.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.555     1.831    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X83Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.128     1.959 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[1]/Q
                         net (fo=1, routed)           0.051     2.010    endpoint_inst/pdts_endpoint_inst/ep/txphy/wc[1]
    SLICE_X83Y121        LUT4 (Prop_lut4_I0_O)        0.099     2.109 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[1]_i_1/O
                         net (fo=1, routed)           0.000     2.109    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[1]_i_1_n_0
    SLICE_X83Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.823     2.203    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X83Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[1]/C
                         clock pessimism             -0.372     1.831    
    SLICE_X83Y121        FDRE (Hold_fdre_C_D)         0.091     1.922    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.103%)  route 0.128ns (43.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.683     1.960    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X146Y87        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y87        FDRE (Prop_fdre_C_Q)         0.164     2.124 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[14][0]/Q
                         net (fo=2, routed)           0.128     2.252    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[14]
    SLICE_X149Y88        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.960     2.340    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X149Y88        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[15][0]/C
                         clock pessimism             -0.341     1.999    
    SLICE_X149Y88        FDRE (Hold_fdre_C_D)         0.066     2.065    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.432%)  route 0.127ns (43.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.684     1.961    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X148Y88        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y88        FDRE (Prop_fdre_C_Q)         0.164     2.125 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[4][0]/Q
                         net (fo=2, routed)           0.127     2.251    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[4]
    SLICE_X146Y87        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.958     2.338    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X146Y87        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]/C
                         clock pessimism             -0.341     1.997    
    SLICE_X146Y87        FDRE (Hold_fdre_C_D)         0.063     2.060    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.674%)  route 0.120ns (42.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.572     1.848    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X68Y117        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDSE (Prop_fdse_C_Q)         0.164     2.012 r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/Q
                         net (fo=2, routed)           0.120     2.133    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/Q[0]
    SLICE_X69Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.841     2.221    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/CLK
    SLICE_X69Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]/C
                         clock pessimism             -0.360     1.861    
    SLICE_X69Y117        FDRE (Hold_fdre_C_D)         0.070     1.931    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.815%)  route 0.136ns (42.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.556     1.832    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X82Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y120        FDRE (Prop_fdre_C_Q)         0.141     1.973 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[5]/Q
                         net (fo=1, routed)           0.136     2.109    endpoint_inst/pdts_endpoint_inst/ep/txphy/wc[5]
    SLICE_X83Y120        LUT4 (Prop_lut4_I0_O)        0.045     2.154 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[5]_i_1/O
                         net (fo=1, routed)           0.000     2.154    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[5]_i_1_n_0
    SLICE_X83Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.824     2.204    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X83Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[5]/C
                         clock pessimism             -0.359     1.845    
    SLICE_X83Y120        FDRE (Hold_fdre_C_D)         0.091     1.936    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.036%)  route 0.113ns (46.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.556     1.832    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.128     1.960 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]/Q
                         net (fo=1, routed)           0.113     2.074    endpoint_inst/pdts_endpoint_inst/ep/txphy/t__0[4]
    SLICE_X81Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.825     2.205    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X81Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[3]/C
                         clock pessimism             -0.373     1.832    
    SLICE_X81Y121        FDRE (Hold_fdre_C_D)         0.019     1.851    endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adn2814_clk
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { adn2814_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         3.200       1.608      BUFGCTRL_X0Y5    endpoint_inst/cdr_clk_bufg_inst/I
Min Period        n/a     IDDR/C             n/a            1.263         3.200       1.937      ILOGIC_X1Y72     endpoint_inst/IDDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         3.200       1.951      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X162Y73    endpoint_inst/ep_rec_d_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X101Y125   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X100Y123   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X100Y123   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X101Y121   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X101Y120   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X105Y119   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       3.200       96.800     MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X162Y73    endpoint_inst/ep_rec_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X162Y73    endpoint_inst/ep_rec_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X101Y125   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X101Y125   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X100Y123   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X100Y123   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X100Y123   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X100Y123   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X162Y73    endpoint_inst/ep_rec_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X162Y73    endpoint_inst/ep_rec_d_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X101Y125   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X101Y125   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X100Y123   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X100Y123   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X100Y123   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X100Y123   endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack        8.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.431ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 1.489ns (20.623%)  route 5.731ns (79.377%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 19.770 - 16.000 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.249     4.020    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X84Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.393     4.413 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=42, routed)          1.514     5.927    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X83Y111        LUT2 (Prop_lut2_I1_O)        0.114     6.041 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=6, routed)           0.626     6.667    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I1_O)        0.240     6.907 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.592     7.500    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.097     7.597 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.749     8.345    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X79Y118        LUT3 (Prop_lut3_I1_O)        0.097     8.442 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_8/O
                         net (fo=2, routed)           0.600     9.043    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[0]
    SLICE_X79Y120        LUT2 (Prop_lut2_I0_O)        0.097     9.140 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_8/O
                         net (fo=11, routed)          0.628     9.767    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[0]
    SLICE_X82Y120        LUT6 (Prop_lut6_I4_O)        0.097     9.864 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.605    10.469    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X79Y120        LUT5 (Prop_lut5_I3_O)        0.097    10.566 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.189    10.756    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X79Y120        LUT4 (Prop_lut4_I0_O)        0.257    11.013 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[7]_i_1/O
                         net (fo=1, routed)           0.228    11.240    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[7]
    SLICE_X78Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.141    19.770    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X78Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]/C
                         clock pessimism              0.149    19.919    
                         clock uncertainty           -0.065    19.853    
    SLICE_X78Y121        FDRE (Setup_fdre_C_D)       -0.182    19.671    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]
  -------------------------------------------------------------------
                         required time                         19.671    
                         arrival time                         -11.240    
  -------------------------------------------------------------------
                         slack                                  8.431    

Slack (MET) :             8.464ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 1.479ns (19.976%)  route 5.925ns (80.024%))
  Logic Levels:           8  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 19.772 - 16.000 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.249     4.020    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X84Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.393     4.413 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=42, routed)          1.514     5.927    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X83Y111        LUT2 (Prop_lut2_I1_O)        0.114     6.041 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=6, routed)           0.626     6.667    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I1_O)        0.240     6.907 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.592     7.500    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.097     7.597 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.749     8.345    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X79Y118        LUT3 (Prop_lut3_I1_O)        0.097     8.442 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_8/O
                         net (fo=2, routed)           0.600     9.043    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[0]
    SLICE_X79Y120        LUT2 (Prop_lut2_I0_O)        0.097     9.140 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_8/O
                         net (fo=11, routed)          0.628     9.767    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[0]
    SLICE_X82Y120        LUT6 (Prop_lut6_I4_O)        0.097     9.864 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.605    10.469    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X79Y120        LUT5 (Prop_lut5_I3_O)        0.097    10.566 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.611    11.177    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X81Y120        LUT2 (Prop_lut2_I0_O)        0.247    11.424 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[8]_i_1/O
                         net (fo=1, routed)           0.000    11.424    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[8]
    SLICE_X81Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.143    19.772    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X81Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]/C
                         clock pessimism              0.149    19.921    
                         clock uncertainty           -0.065    19.855    
    SLICE_X81Y120        FDRE (Setup_fdre_C_D)        0.033    19.888    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]
  -------------------------------------------------------------------
                         required time                         19.888    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  8.464    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 1.479ns (19.981%)  route 5.923ns (80.019%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 19.772 - 16.000 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.249     4.020    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X84Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.393     4.413 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=42, routed)          1.514     5.927    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X83Y111        LUT2 (Prop_lut2_I1_O)        0.114     6.041 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=6, routed)           0.626     6.667    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I1_O)        0.240     6.907 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.592     7.500    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.097     7.597 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.749     8.345    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X79Y118        LUT3 (Prop_lut3_I1_O)        0.097     8.442 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_8/O
                         net (fo=2, routed)           0.600     9.043    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[0]
    SLICE_X79Y120        LUT2 (Prop_lut2_I0_O)        0.097     9.140 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_8/O
                         net (fo=11, routed)          0.628     9.767    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[0]
    SLICE_X82Y120        LUT6 (Prop_lut6_I4_O)        0.097     9.864 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.605    10.469    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X79Y120        LUT5 (Prop_lut5_I3_O)        0.097    10.566 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.609    11.175    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X81Y120        LUT6 (Prop_lut6_I5_O)        0.247    11.422 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_1/O
                         net (fo=1, routed)           0.000    11.422    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[9]
    SLICE_X81Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.143    19.772    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X81Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]/C
                         clock pessimism              0.149    19.921    
                         clock uncertainty           -0.065    19.855    
    SLICE_X81Y120        FDRE (Setup_fdre_C_D)        0.032    19.887    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.591ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.487ns (20.453%)  route 5.783ns (79.547%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 19.766 - 16.000 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.249     4.020    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X84Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.393     4.413 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=42, routed)          1.514     5.927    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X83Y111        LUT2 (Prop_lut2_I1_O)        0.114     6.041 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=6, routed)           0.626     6.667    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I1_O)        0.240     6.907 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.592     7.500    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.097     7.597 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.463     8.060    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X79Y119        LUT6 (Prop_lut6_I4_O)        0.097     8.157 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_9/O
                         net (fo=14, routed)          0.690     8.847    endpoint_inst/pdts_endpoint_inst/ep/txphy/k
    SLICE_X81Y119        LUT2 (Prop_lut2_I0_O)        0.113     8.960 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.780     9.739    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X81Y121        LUT5 (Prop_lut5_I3_O)        0.239     9.978 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_4/O
                         net (fo=1, routed)           0.489    10.468    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut240_out
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.097    10.565 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.629    11.194    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.097    11.291 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.291    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[4]
    SLICE_X82Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.137    19.766    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X82Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]/C
                         clock pessimism              0.149    19.915    
                         clock uncertainty           -0.065    19.849    
    SLICE_X82Y121        FDRE (Setup_fdre_C_D)        0.032    19.881    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]
  -------------------------------------------------------------------
                         required time                         19.881    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  8.591    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 1.487ns (20.472%)  route 5.776ns (79.528%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 19.766 - 16.000 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.249     4.020    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X84Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.393     4.413 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=42, routed)          1.514     5.927    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X83Y111        LUT2 (Prop_lut2_I1_O)        0.114     6.041 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=6, routed)           0.626     6.667    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I1_O)        0.240     6.907 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.592     7.500    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.097     7.597 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.463     8.060    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X79Y119        LUT6 (Prop_lut6_I4_O)        0.097     8.157 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_9/O
                         net (fo=14, routed)          0.690     8.847    endpoint_inst/pdts_endpoint_inst/ep/txphy/k
    SLICE_X81Y119        LUT2 (Prop_lut2_I0_O)        0.113     8.960 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.780     9.739    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X81Y121        LUT5 (Prop_lut5_I3_O)        0.239     9.978 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_4/O
                         net (fo=1, routed)           0.489    10.468    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut240_out
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.097    10.565 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.622    11.187    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X82Y121        LUT5 (Prop_lut5_I0_O)        0.097    11.284 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[1]_i_1/O
                         net (fo=1, routed)           0.000    11.284    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[1]
    SLICE_X82Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.137    19.766    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X82Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]/C
                         clock pessimism              0.149    19.915    
                         clock uncertainty           -0.065    19.849    
    SLICE_X82Y121        FDRE (Setup_fdre_C_D)        0.030    19.879    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]
  -------------------------------------------------------------------
                         required time                         19.879    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 1.487ns (20.472%)  route 5.776ns (79.528%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 19.766 - 16.000 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.249     4.020    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X84Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.393     4.413 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=42, routed)          1.514     5.927    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X83Y111        LUT2 (Prop_lut2_I1_O)        0.114     6.041 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=6, routed)           0.626     6.667    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I1_O)        0.240     6.907 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.592     7.500    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.097     7.597 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.463     8.060    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X79Y119        LUT6 (Prop_lut6_I4_O)        0.097     8.157 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_9/O
                         net (fo=14, routed)          0.690     8.847    endpoint_inst/pdts_endpoint_inst/ep/txphy/k
    SLICE_X81Y119        LUT2 (Prop_lut2_I0_O)        0.113     8.960 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.780     9.739    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X81Y121        LUT5 (Prop_lut5_I3_O)        0.239     9.978 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_4/O
                         net (fo=1, routed)           0.489    10.468    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut240_out
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.097    10.565 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.622    11.187    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X82Y121        LUT5 (Prop_lut5_I0_O)        0.097    11.284 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[3]_i_1/O
                         net (fo=1, routed)           0.000    11.284    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[3]
    SLICE_X82Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.137    19.766    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X82Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]/C
                         clock pessimism              0.149    19.915    
                         clock uncertainty           -0.065    19.849    
    SLICE_X82Y121        FDRE (Setup_fdre_C_D)        0.064    19.913    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]
  -------------------------------------------------------------------
                         required time                         19.913    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             8.705ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 1.487ns (20.768%)  route 5.673ns (79.232%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 19.772 - 16.000 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.249     4.020    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X84Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.393     4.413 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=42, routed)          1.514     5.927    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X83Y111        LUT2 (Prop_lut2_I1_O)        0.114     6.041 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=6, routed)           0.626     6.667    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I1_O)        0.240     6.907 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.592     7.500    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.097     7.597 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.463     8.060    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X79Y119        LUT6 (Prop_lut6_I4_O)        0.097     8.157 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_9/O
                         net (fo=14, routed)          0.690     8.847    endpoint_inst/pdts_endpoint_inst/ep/txphy/k
    SLICE_X81Y119        LUT2 (Prop_lut2_I0_O)        0.113     8.960 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.780     9.739    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X81Y121        LUT5 (Prop_lut5_I3_O)        0.239     9.978 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_4/O
                         net (fo=1, routed)           0.489    10.468    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut240_out
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.097    10.565 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.519    11.083    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X81Y120        LUT2 (Prop_lut2_I0_O)        0.097    11.180 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.180    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[0]
    SLICE_X81Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.143    19.772    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X81Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]/C
                         clock pessimism              0.149    19.921    
                         clock uncertainty           -0.065    19.855    
    SLICE_X81Y120        FDRE (Setup_fdre_C_D)        0.030    19.885    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]
  -------------------------------------------------------------------
                         required time                         19.885    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                  8.705    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 1.503ns (20.945%)  route 5.673ns (79.055%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 19.772 - 16.000 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.249     4.020    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X84Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.393     4.413 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=42, routed)          1.514     5.927    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X83Y111        LUT2 (Prop_lut2_I1_O)        0.114     6.041 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=6, routed)           0.626     6.667    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I1_O)        0.240     6.907 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.592     7.500    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.097     7.597 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.463     8.060    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X79Y119        LUT6 (Prop_lut6_I4_O)        0.097     8.157 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_9/O
                         net (fo=14, routed)          0.690     8.847    endpoint_inst/pdts_endpoint_inst/ep/txphy/k
    SLICE_X81Y119        LUT2 (Prop_lut2_I0_O)        0.113     8.960 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.780     9.739    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X81Y121        LUT5 (Prop_lut5_I3_O)        0.239     9.978 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_4/O
                         net (fo=1, routed)           0.489    10.468    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut240_out
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.097    10.565 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.519    11.083    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X81Y120        LUT2 (Prop_lut2_I0_O)        0.113    11.196 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_1/O
                         net (fo=1, routed)           0.000    11.196    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[5]
    SLICE_X81Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.143    19.772    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X81Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]/C
                         clock pessimism              0.149    19.921    
                         clock uncertainty           -0.065    19.855    
    SLICE_X81Y120        FDRE (Setup_fdre_C_D)        0.064    19.919    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]
  -------------------------------------------------------------------
                         required time                         19.919    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.010ns  (logic 1.479ns (21.098%)  route 5.531ns (78.902%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 19.772 - 16.000 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.249     4.020    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X84Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.393     4.413 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=42, routed)          1.514     5.927    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X83Y111        LUT2 (Prop_lut2_I1_O)        0.114     6.041 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=6, routed)           0.626     6.667    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I1_O)        0.240     6.907 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.592     7.500    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.097     7.597 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.749     8.345    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X79Y118        LUT3 (Prop_lut3_I1_O)        0.097     8.442 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_8/O
                         net (fo=2, routed)           0.600     9.043    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[0]
    SLICE_X79Y120        LUT2 (Prop_lut2_I0_O)        0.097     9.140 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_8/O
                         net (fo=11, routed)          0.628     9.767    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[0]
    SLICE_X82Y120        LUT6 (Prop_lut6_I4_O)        0.097     9.864 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.605    10.469    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X79Y120        LUT5 (Prop_lut5_I3_O)        0.097    10.566 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.217    10.783    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X81Y120        LUT6 (Prop_lut6_I5_O)        0.247    11.030 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[6]_i_1/O
                         net (fo=1, routed)           0.000    11.030    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[6]
    SLICE_X81Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.143    19.772    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X81Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]/C
                         clock pessimism              0.149    19.921    
                         clock uncertainty           -0.065    19.855    
    SLICE_X81Y120        FDRE (Setup_fdre_C_D)        0.032    19.887    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 1.487ns (21.359%)  route 5.475ns (78.641%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 19.766 - 16.000 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.249     4.020    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X84Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.393     4.413 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=42, routed)          1.514     5.927    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X83Y111        LUT2 (Prop_lut2_I1_O)        0.114     6.041 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=6, routed)           0.626     6.667    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I1_O)        0.240     6.907 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.592     7.500    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.097     7.597 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.463     8.060    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X79Y119        LUT6 (Prop_lut6_I4_O)        0.097     8.157 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_9/O
                         net (fo=14, routed)          0.690     8.847    endpoint_inst/pdts_endpoint_inst/ep/txphy/k
    SLICE_X81Y119        LUT2 (Prop_lut2_I0_O)        0.113     8.960 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.780     9.739    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X81Y121        LUT5 (Prop_lut5_I3_O)        0.239     9.978 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_4/O
                         net (fo=1, routed)           0.489    10.468    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut240_out
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.097    10.565 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.321    10.885    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.097    10.982 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.982    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[2]
    SLICE_X82Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.137    19.766    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X82Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]/C
                         clock pessimism              0.149    19.915    
                         clock uncertainty           -0.065    19.849    
    SLICE_X82Y121        FDRE (Setup_fdre_C_D)        0.032    19.881    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]
  -------------------------------------------------------------------
                         required time                         19.881    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  8.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.390%)  route 0.376ns (69.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.569     1.847    endpoint_inst/pdts_endpoint_inst/ep/ts/clk
    SLICE_X80Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.164     2.011 r  endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[33]/Q
                         net (fo=2, routed)           0.376     2.387    endpoint_inst/pdts_endpoint_inst/ep/ts/sr[33]
    SLICE_X80Y97         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.910     2.292    endpoint_inst/pdts_endpoint_inst/ep/ts/clk
    SLICE_X80Y97         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[25]/C
                         clock pessimism             -0.109     2.183    
    SLICE_X80Y97         FDRE (Hold_fdre_C_D)         0.088     2.271    endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.746%)  route 0.066ns (26.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.566     1.844    endpoint_inst/pdts_endpoint_inst/ep/idle/clk
    SLICE_X77Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_fdre_C_Q)         0.141     1.985 r  endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[3]/Q
                         net (fo=4, routed)           0.066     2.051    endpoint_inst/pdts_endpoint_inst/ep/idle/Q[3]
    SLICE_X76Y120        LUT4 (Prop_lut4_I3_O)        0.045     2.096 r  endpoint_inst/pdts_endpoint_inst/ep/idle/r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.096    endpoint_inst/pdts_endpoint_inst/ep/idle/p_0_out[0]
    SLICE_X76Y120        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.835     2.217    endpoint_inst/pdts_endpoint_inst/ep/idle/clk
    SLICE_X76Y120        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[0]/C
                         clock pessimism             -0.360     1.857    
    SLICE_X76Y120        FDSE (Hold_fdse_C_D)         0.120     1.977    endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[31][3]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[32][3]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.572     1.850    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X93Y127        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[31][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y127        FDRE (Prop_fdre_C_Q)         0.141     1.991 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[31][3]/Q
                         net (fo=2, routed)           0.066     2.057    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[31][3]
    SLICE_X92Y127        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[32][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.839     2.221    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X92Y127        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[32][3]/C
                         clock pessimism             -0.358     1.863    
    SLICE_X92Y127        FDRE (Hold_fdre_C_D)         0.075     1.938    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[32][3]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.573     1.851    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X77Y111        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE (Prop_fdre_C_Q)         0.141     1.992 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[2]/Q
                         net (fo=1, routed)           0.055     2.047    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db[2]
    SLICE_X77Y111        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.844     2.226    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X77Y111        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[2]/C
                         clock pessimism             -0.375     1.851    
    SLICE_X77Y111        FDRE (Hold_fdre_C_D)         0.075     1.926    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.571     1.849    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/clk
    SLICE_X75Y117        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDSE (Prop_fdse_C_Q)         0.141     1.990 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[4]/Q
                         net (fo=2, routed)           0.055     2.045    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/csum[4]
    SLICE_X75Y117        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.839     2.221    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/clk
    SLICE_X75Y117        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[12]/C
                         clock pessimism             -0.372     1.849    
    SLICE_X75Y117        FDSE (Hold_fdse_C_D)         0.075     1.924    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.801%)  route 0.386ns (70.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.569     1.847    endpoint_inst/pdts_endpoint_inst/ep/ts/clk
    SLICE_X80Y101        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.164     2.011 r  endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[36]/Q
                         net (fo=2, routed)           0.386     2.398    endpoint_inst/pdts_endpoint_inst/ep/ts/sr[36]
    SLICE_X80Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.910     2.292    endpoint_inst/pdts_endpoint_inst/ep/ts/clk
    SLICE_X80Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[28]/C
                         clock pessimism             -0.109     2.183    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.086     2.269    endpoint_inst/pdts_endpoint_inst/ep/ts/sr_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.561     1.839    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X82Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.141     1.980 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[0]/Q
                         net (fo=1, routed)           0.063     2.043    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db[0]
    SLICE_X82Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.829     2.211    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X82Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]/C
                         clock pessimism             -0.372     1.839    
    SLICE_X82Y117        FDRE (Hold_fdre_C_D)         0.075     1.914    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/da_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.246ns (51.945%)  route 0.228ns (48.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.563     1.841    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X84Y116        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.148     1.989 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr_reg[7]/Q
                         net (fo=2, routed)           0.065     2.055    endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr_reg[7]
    SLICE_X84Y116        LUT3 (Prop_lut3_I0_O)        0.098     2.153 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/eok_inferred_i_1/O
                         net (fo=3, routed)           0.162     2.315    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/da_reg[3]_0[1]
    SLICE_X82Y115        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/da_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.831     2.213    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/clk
    SLICE_X82Y115        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/da_reg[1]/C
                         clock pessimism             -0.109     2.104    
    SLICE_X82Y115        FDRE (Hold_fdre_C_D)         0.070     2.174    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/da_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/tx/sctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.595%)  route 0.221ns (57.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.562     1.840    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X84Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.164     2.004 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=42, routed)          0.221     2.225    endpoint_inst/pdts_endpoint_inst/ep/tx/stbo
    SLICE_X82Y118        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/tx/sctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.828     2.210    endpoint_inst/pdts_endpoint_inst/ep/tx/clk
    SLICE_X82Y118        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/tx/sctr_reg[0]/C
                         clock pessimism             -0.109     2.101    
    SLICE_X82Y118        FDRE (Hold_fdre_C_R)        -0.018     2.083    endpoint_inst/pdts_endpoint_inst/ep/tx/sctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/tx/sctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.595%)  route 0.221ns (57.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.562     1.840    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X84Y117        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.164     2.004 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=42, routed)          0.221     2.225    endpoint_inst/pdts_endpoint_inst/ep/tx/stbo
    SLICE_X82Y118        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/tx/sctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.828     2.210    endpoint_inst/pdts_endpoint_inst/ep/tx/clk
    SLICE_X82Y118        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/tx/sctr_reg[1]/C
                         clock pessimism             -0.109     2.101    
    SLICE_X82Y118        FDRE (Hold_fdre_C_R)        -0.018     2.083    endpoint_inst/pdts_endpoint_inst/ep/tx/sctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y20   endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X86Y113    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X84Y112    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X84Y112    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X85Y113    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X87Y114    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X85Y115    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X87Y114    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/q_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X86Y113    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X86Y113    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X84Y112    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X84Y112    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X84Y112    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X84Y112    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X85Y113    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X85Y113    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X86Y113    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X86Y113    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X84Y112    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X84Y112    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X84Y112    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X84Y112    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X85Y113    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X85Y113    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  fclk0
  To Clock:  fclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk0
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y25     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y25     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y4      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y4      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y3      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y3      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y6      fe_inst/gen_afe[0].afe_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk0
  To Clock:  mclk0

Setup :         2313  Failing Endpoints,  Worst Slack       -2.278ns,  Total Violation    -4302.290ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 20.066 - 16.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682     4.457    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.237 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.239    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.494 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.496    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.751 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.008 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.010    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.265 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.267    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.522 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.524    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.779 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.781    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.036 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.038    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.293 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.295    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.550 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.552    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.807 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.809    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.064 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.120    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.255    21.375 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[0]
                         net (fo=1, routed)           0.002    21.377    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_153
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    20.066    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.221    
                         clock uncertainty           -0.097    20.124    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.025    19.099    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.099    
                         arrival time                         -21.377    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 20.066 - 16.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682     4.457    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.237 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.239    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.494 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.496    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.751 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.008 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.010    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.265 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.267    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.522 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.524    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.779 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.781    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.036 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.038    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.293 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.295    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.550 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.552    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.807 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.809    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.064 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.120    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.255    21.375 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[10]
                         net (fo=1, routed)           0.002    21.377    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_143
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    20.066    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.221    
                         clock uncertainty           -0.097    20.124    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.025    19.099    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.099    
                         arrival time                         -21.377    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 20.066 - 16.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682     4.457    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.237 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.239    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.494 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.496    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.751 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.008 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.010    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.265 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.267    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.522 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.524    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.779 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.781    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.036 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.038    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.293 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.295    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.550 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.552    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.807 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.809    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.064 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.120    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.255    21.375 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[11]
                         net (fo=1, routed)           0.002    21.377    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_142
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    20.066    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.221    
                         clock uncertainty           -0.097    20.124    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.025    19.099    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.099    
                         arrival time                         -21.377    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 20.066 - 16.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682     4.457    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.237 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.239    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.494 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.496    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.751 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.008 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.010    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.265 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.267    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.522 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.524    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.779 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.781    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.036 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.038    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.293 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.295    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.550 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.552    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.807 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.809    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.064 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.120    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.255    21.375 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[12]
                         net (fo=1, routed)           0.002    21.377    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_141
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    20.066    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.221    
                         clock uncertainty           -0.097    20.124    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.025    19.099    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.099    
                         arrival time                         -21.377    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 20.066 - 16.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682     4.457    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.237 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.239    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.494 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.496    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.751 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.008 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.010    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.265 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.267    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.522 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.524    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.779 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.781    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.036 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.038    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.293 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.295    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.550 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.552    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.807 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.809    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.064 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.120    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.255    21.375 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[13]
                         net (fo=1, routed)           0.002    21.377    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_140
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    20.066    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.221    
                         clock uncertainty           -0.097    20.124    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.025    19.099    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.099    
                         arrival time                         -21.377    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 20.066 - 16.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682     4.457    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.237 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.239    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.494 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.496    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.751 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.008 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.010    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.265 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.267    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.522 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.524    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.779 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.781    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.036 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.038    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.293 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.295    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.550 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.552    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.807 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.809    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.064 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.120    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.255    21.375 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[14]
                         net (fo=1, routed)           0.002    21.377    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_139
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    20.066    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.221    
                         clock uncertainty           -0.097    20.124    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.025    19.099    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.099    
                         arrival time                         -21.377    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 20.066 - 16.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682     4.457    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.237 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.239    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.494 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.496    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.751 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.008 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.010    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.265 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.267    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.522 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.524    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.779 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.781    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.036 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.038    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.293 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.295    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.550 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.552    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.807 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.809    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.064 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.120    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.255    21.375 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[15]
                         net (fo=1, routed)           0.002    21.377    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_138
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    20.066    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.221    
                         clock uncertainty           -0.097    20.124    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.025    19.099    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.099    
                         arrival time                         -21.377    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 20.066 - 16.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682     4.457    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.237 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.239    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.494 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.496    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.751 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.008 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.010    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.265 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.267    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.522 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.524    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.779 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.781    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.036 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.038    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.293 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.295    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.550 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.552    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.807 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.809    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.064 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.120    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.255    21.375 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[16]
                         net (fo=1, routed)           0.002    21.377    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_137
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    20.066    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.221    
                         clock uncertainty           -0.097    20.124    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.025    19.099    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.099    
                         arrival time                         -21.377    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 20.066 - 16.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682     4.457    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.237 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.239    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.494 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.496    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.751 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.008 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.010    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.265 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.267    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.522 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.524    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.779 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.781    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.036 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.038    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.293 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.295    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.550 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.552    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.807 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.809    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.064 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.120    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.255    21.375 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[17]
                         net (fo=1, routed)           0.002    21.377    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_136
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    20.066    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.221    
                         clock uncertainty           -0.097    20.124    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.025    19.099    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.099    
                         arrival time                         -21.377    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 20.066 - 16.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682     4.457    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.237 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.239    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.494 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.496    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.751 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.008 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.010    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.265 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.267    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.522 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.524    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.779 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.781    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.036 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.038    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.293 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.295    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.550 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.552    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.807 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.809    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.064 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.120    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.255    21.375 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[18]
                         net (fo=1, routed)           0.002    21.377    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_135
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    20.066    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.221    
                         clock uncertainty           -0.097    20.124    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.025    19.099    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.099    
                         arrival time                         -21.377    
  -------------------------------------------------------------------
                         slack                                 -2.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[3].spy_inst/gendelay[6].srlc32e_0_inst/D
                            (rising edge-triggered cell SRLC32E clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.577     1.857    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/mclk
    SLICE_X68Y152        FDRE                                         r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y152        FDRE (Prop_fdre_C_Q)         0.164     2.021 r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/o_data_reg[6]/Q
                         net (fo=1, routed)           0.097     2.118    gen_spy_afe[4].gen_spy_bit[3].spy_inst/dia[6]
    SLICE_X66Y152        SRLC32E                                      r  gen_spy_afe[4].gen_spy_bit[3].spy_inst/gendelay[6].srlc32e_0_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.848     2.232    gen_spy_afe[4].gen_spy_bit[3].spy_inst/mclk
    SLICE_X66Y152        SRLC32E                                      r  gen_spy_afe[4].gen_spy_bit[3].spy_inst/gendelay[6].srlc32e_0_inst/CLK
                         clock pessimism             -0.358     1.873    
    SLICE_X66Y152        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.056    gen_spy_afe[4].gen_spy_bit[3].spy_inst/gendelay[6].srlc32e_0_inst
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 gen_spy_afe[3].gen_spy_bit[6].spy_inst/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.490%)  route 0.162ns (53.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.620     1.900    gen_spy_afe[3].gen_spy_bit[6].spy_inst/mclk
    SLICE_X23Y136        FDRE                                         r  gen_spy_afe[3].gen_spy_bit[6].spy_inst/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y136        FDRE (Prop_fdre_C_Q)         0.141     2.041 r  gen_spy_afe[3].gen_spy_bit[6].spy_inst/addr_reg_reg[7]/Q
                         net (fo=6, routed)           0.162     2.204    gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ADDRARDADDR[7]
    RAMB18_X1Y55         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.930     2.314    gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X1Y55         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.360     1.954    
    RAMB18_X1Y55         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.137    gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[7].spy_inst/dia_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.610%)  route 0.272ns (62.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.585     1.865    gen_spy_afe[2].gen_spy_bit[7].spy_inst/mclk
    SLICE_X44Y109        FDRE                                         r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/dia_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.164     2.029 r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/dia_reg_reg[5]/Q
                         net (fo=1, routed)           0.272     2.301    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/Q[1]
    RAMB18_X2Y42         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.892     2.276    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X2Y42         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.338     1.938    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.234    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[3].spy_inst/dia_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.164ns (26.984%)  route 0.444ns (73.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.683     1.964    gen_spy_afe[2].gen_spy_bit[3].spy_inst/mclk
    SLICE_X22Y81         FDRE                                         r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/dia_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_fdre_C_Q)         0.164     2.128 r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/dia_reg_reg[2]/Q
                         net (fo=1, routed)           0.444     2.572    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/Q[2]
    RAMB18_X1Y43         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.931     2.315    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X1Y43         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.109     2.206    
    RAMB18_X1Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.502    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.656%)  route 0.323ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.641     1.922    gen_spy_afe[3].gen_spy_bit[1].spy_inst/mclk
    SLICE_X88Y97         FDRE                                         r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.164     2.086 r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[5]/Q
                         net (fo=6, routed)           0.323     2.409    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ADDRARDADDR[5]
    RAMB18_X5Y41         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.880     2.264    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X5Y41         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.109     2.155    
    RAMB18_X5Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.338    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.656%)  route 0.323ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.641     1.922    gen_spy_afe[3].gen_spy_bit[1].spy_inst/mclk
    SLICE_X88Y97         FDRE                                         r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.164     2.086 r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[5]/Q
                         net (fo=6, routed)           0.323     2.409    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ADDRARDADDR[5]
    RAMB18_X5Y40         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.880     2.264    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X5Y40         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.109     2.155    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.338    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 gen_spy_afe[4].gen_spy_bit[8].spy_inst/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.323%)  route 0.184ns (56.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.568     1.848    gen_spy_afe[4].gen_spy_bit[8].spy_inst/mclk
    SLICE_X65Y123        FDRE                                         r  gen_spy_afe[4].gen_spy_bit[8].spy_inst/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.141     1.989 r  gen_spy_afe[4].gen_spy_bit[8].spy_inst/addr_reg_reg[2]/Q
                         net (fo=6, routed)           0.184     2.174    gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ADDRARDADDR[2]
    RAMB18_X3Y49         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.873     2.257    gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X3Y49         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.338     1.919    
    RAMB18_X3Y49         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.102    gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.450%)  route 0.326ns (66.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.641     1.922    gen_spy_afe[3].gen_spy_bit[1].spy_inst/mclk
    SLICE_X88Y97         FDRE                                         r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.164     2.086 r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[6]/Q
                         net (fo=6, routed)           0.326     2.412    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ADDRARDADDR[6]
    RAMB18_X5Y41         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.880     2.264    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X5Y41         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.109     2.155    
    RAMB18_X5Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.338    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.450%)  route 0.326ns (66.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.641     1.922    gen_spy_afe[3].gen_spy_bit[1].spy_inst/mclk
    SLICE_X88Y97         FDRE                                         r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.164     2.086 r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[6]/Q
                         net (fo=6, routed)           0.326     2.412    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ADDRARDADDR[6]
    RAMB18_X5Y40         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.880     2.264    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X5Y40         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.109     2.155    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.338    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.631%)  route 0.182ns (56.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.714     1.995    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    SLICE_X11Y200        FDRE                                         r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y200        FDRE (Prop_fdre_C_Q)         0.141     2.136 r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_0_reg[5]/Q
                         net (fo=2, routed)           0.182     2.318    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_0_reg_n_0_[5]
    SLICE_X11Y199        FDRE                                         r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.898     2.282    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    SLICE_X11Y199        FDRE                                         r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_1_reg[5]/C
                         clock pessimism             -0.109     2.173    
    SLICE_X11Y199        FDRE (Hold_fdre_C_D)         0.070     2.243    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X1Y2       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X8Y30      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[1].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X2Y35      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X8Y15      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X7Y3       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[4].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X0Y19      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X6Y26      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X0Y1       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[7].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X1Y17      fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X2Y4       fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[1].self_trigger_inst/r_multdata_14_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X36Y33     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X36Y33     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y12    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y12    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y17    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y17    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y19    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y19    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y10    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y10    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X36Y33     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X36Y33     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y12    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y12    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y17    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y17    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y19    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y19    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y10    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y10    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout0
  To Clock:  mmcm1_clkfbout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y8    endpoint_inst/mmcm1_clkfb_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ep_clkfbout
  To Clock:  ep_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clkfbout
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         3.200       1.608      BUFGCTRL_X0Y22   endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufgfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         3.200       1.951      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         3.200       1.951      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       3.200       96.800     MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       3.200       210.160    MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
  To Clock:  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.159       1.735      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.159       2.567      BUFGCTRL_X0Y21      core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.159       95.841     MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.080       0.680      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  daq_clkfbout
  To Clock:  daq_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_clkfbout
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.159       95.841     MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.159       209.201    MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  daqclk0
  To Clock:  daqclk0

Setup :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 1.431ns (18.507%)  route 6.301ns (81.493%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 13.336 - 8.318 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.266     5.340    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X76Y145        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y145        FDRE (Prop_fdre_C_Q)         0.393     5.733 r  core_inst/sender3_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=101, routed)         2.228     7.961    core_inst/sender3_inst/crc_inst/Q[2]
    SLICE_X77Y98         LUT6 (Prop_lut6_I2_O)        0.097     8.058 r  core_inst/sender3_inst/crc_inst/dout_reg[23]_i_6__2/O
                         net (fo=1, routed)           1.802     9.860    core_inst/sender3_inst/crc_inst/dout_reg[23]_i_6__2_n_0
    SLICE_X77Y144        LUT5 (Prop_lut5_I4_O)        0.097     9.957 r  core_inst/sender3_inst/crc_inst/dout_reg[23]_i_2__2/O
                         net (fo=1, routed)           0.000     9.957    core_inst/sender3_inst/crc_inst/dout_reg[23]_i_2__2_n_0
    SLICE_X77Y144        MUXF7 (Prop_muxf7_I0_O)      0.163    10.120 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[23]_i_1__2/O
                         net (fo=2, routed)           0.734    10.854    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_21
    SLICE_X73Y147        LUT3 (Prop_lut3_I2_O)        0.242    11.096 r  core_inst/sender3_inst/crc_inst/lfsr_c[18]_i_4__2/O
                         net (fo=3, routed)           0.716    11.812    core_inst/sender3_inst/crc_inst/lfsr_c[18]_i_4__2_n_0
    SLICE_X71Y145        LUT2 (Prop_lut2_I1_O)        0.245    12.057 r  core_inst/sender3_inst/crc_inst/lfsr_c[10]_i_3__2/O
                         net (fo=7, routed)           0.619    12.676    core_inst/sender3_inst/crc_inst/lfsr_c[10]_i_3__2_n_0
    SLICE_X72Y147        LUT6 (Prop_lut6_I4_O)        0.097    12.773 r  core_inst/sender3_inst/crc_inst/lfsr_c[0]_i_2__2/O
                         net (fo=1, routed)           0.203    12.975    core_inst/sender3_inst/crc_inst/lfsr_c[0]_i_2__2_n_0
    SLICE_X72Y146        LUT6 (Prop_lut6_I4_O)        0.097    13.072 r  core_inst/sender3_inst/crc_inst/lfsr_c[0]_i_1__2/O
                         net (fo=1, routed)           0.000    13.072    core_inst/sender3_inst/crc_inst/lfsr_c0
    SLICE_X72Y146        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.167    13.336    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X72Y146        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[0]/C
                         clock pessimism              0.284    13.620    
                         clock uncertainty           -0.062    13.558    
    SLICE_X72Y146        FDSE (Setup_fdse_C_D)        0.072    13.630    core_inst/sender3_inst/crc_inst/lfsr_c_reg[0]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                         -13.072    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 core_inst/sender0_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_inst/crc_inst/lfsr_c_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 1.554ns (20.454%)  route 6.044ns (79.546%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 13.449 - 8.318 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.457     5.531    core_inst/sender0_inst/GT0_TXUSRCLK2_OUT
    SLICE_X34Y77         FDRE                                         r  core_inst/sender0_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.341     5.872 r  core_inst/sender0_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=130, routed)         1.963     7.836    core_inst/sender0_inst/crc_inst/Q[0]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.097     7.933 r  core_inst/sender0_inst/crc_inst/dout_reg[26]_i_5/O
                         net (fo=1, routed)           2.107    10.040    core_inst/sender0_inst/crc_inst/dout_reg[26]_i_5_n_0
    SLICE_X50Y70         LUT5 (Prop_lut5_I2_O)        0.097    10.137 r  core_inst/sender0_inst/crc_inst/dout_reg[26]_i_2/O
                         net (fo=1, routed)           0.000    10.137    core_inst/sender0_inst/crc_inst/dout_reg[26]_i_2_n_0
    SLICE_X50Y70         MUXF7 (Prop_muxf7_I0_O)      0.163    10.300 r  core_inst/sender0_inst/crc_inst/dout_reg_reg[26]_i_1/O
                         net (fo=2, routed)           0.623    10.923    core_inst/sender0_inst/crc_inst/FSM_sequential_state_reg[4]_24
    SLICE_X50Y73         LUT3 (Prop_lut3_I2_O)        0.229    11.152 r  core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_7/O
                         net (fo=3, routed)           0.481    11.633    core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_7_n_0
    SLICE_X52Y72         LUT2 (Prop_lut2_I1_O)        0.116    11.749 r  core_inst/sender0_inst/crc_inst/lfsr_c[1]_i_3/O
                         net (fo=3, routed)           0.468    12.217    core_inst/sender0_inst/crc_inst/lfsr_c[1]_i_3_n_0
    SLICE_X53Y72         LUT2 (Prop_lut2_I0_O)        0.266    12.483 r  core_inst/sender0_inst/crc_inst/lfsr_c[18]_i_6/O
                         net (fo=5, routed)           0.402    12.884    core_inst/sender0_inst/crc_inst/lfsr_c[18]_i_6_n_0
    SLICE_X51Y71         LUT5 (Prop_lut5_I3_O)        0.245    13.129 r  core_inst/sender0_inst/crc_inst/lfsr_c[4]_i_1/O
                         net (fo=1, routed)           0.000    13.129    core_inst/sender0_inst/crc_inst/lfsr_c041_out
    SLICE_X51Y71         FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.280    13.449    core_inst/sender0_inst/crc_inst/GT0_TXUSRCLK2_OUT
    SLICE_X51Y71         FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[4]/C
                         clock pessimism              0.290    13.738    
                         clock uncertainty           -0.062    13.677    
    SLICE_X51Y71         FDSE (Setup_fdse_C_D)        0.030    13.707    core_inst/sender0_inst/crc_inst/lfsr_c_reg[4]
  -------------------------------------------------------------------
                         required time                         13.707    
                         arrival time                         -13.129    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 core_inst/sender0_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_inst/crc_inst/lfsr_c_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 1.554ns (20.570%)  route 6.001ns (79.430%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 13.447 - 8.318 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.457     5.531    core_inst/sender0_inst/GT0_TXUSRCLK2_OUT
    SLICE_X34Y77         FDRE                                         r  core_inst/sender0_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.341     5.872 r  core_inst/sender0_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=130, routed)         1.963     7.836    core_inst/sender0_inst/crc_inst/Q[0]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.097     7.933 r  core_inst/sender0_inst/crc_inst/dout_reg[26]_i_5/O
                         net (fo=1, routed)           2.107    10.040    core_inst/sender0_inst/crc_inst/dout_reg[26]_i_5_n_0
    SLICE_X50Y70         LUT5 (Prop_lut5_I2_O)        0.097    10.137 r  core_inst/sender0_inst/crc_inst/dout_reg[26]_i_2/O
                         net (fo=1, routed)           0.000    10.137    core_inst/sender0_inst/crc_inst/dout_reg[26]_i_2_n_0
    SLICE_X50Y70         MUXF7 (Prop_muxf7_I0_O)      0.163    10.300 r  core_inst/sender0_inst/crc_inst/dout_reg_reg[26]_i_1/O
                         net (fo=2, routed)           0.623    10.923    core_inst/sender0_inst/crc_inst/FSM_sequential_state_reg[4]_24
    SLICE_X50Y73         LUT3 (Prop_lut3_I2_O)        0.229    11.152 r  core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_7/O
                         net (fo=3, routed)           0.481    11.633    core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_7_n_0
    SLICE_X52Y72         LUT2 (Prop_lut2_I1_O)        0.116    11.749 r  core_inst/sender0_inst/crc_inst/lfsr_c[1]_i_3/O
                         net (fo=3, routed)           0.468    12.217    core_inst/sender0_inst/crc_inst/lfsr_c[1]_i_3_n_0
    SLICE_X53Y72         LUT2 (Prop_lut2_I0_O)        0.266    12.483 r  core_inst/sender0_inst/crc_inst/lfsr_c[18]_i_6/O
                         net (fo=5, routed)           0.359    12.841    core_inst/sender0_inst/crc_inst/lfsr_c[18]_i_6_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I3_O)        0.245    13.086 r  core_inst/sender0_inst/crc_inst/lfsr_c[11]_i_1/O
                         net (fo=1, routed)           0.000    13.086    core_inst/sender0_inst/crc_inst/lfsr_c053_out
    SLICE_X53Y73         FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.278    13.447    core_inst/sender0_inst/crc_inst/GT0_TXUSRCLK2_OUT
    SLICE_X53Y73         FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[11]/C
                         clock pessimism              0.290    13.736    
                         clock uncertainty           -0.062    13.675    
    SLICE_X53Y73         FDSE (Setup_fdse_C_D)        0.030    13.705    core_inst/sender0_inst/crc_inst/lfsr_c_reg[11]
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 core_inst/sender0_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_inst/crc_inst/lfsr_c_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 1.554ns (20.598%)  route 5.990ns (79.402%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 13.449 - 8.318 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.457     5.531    core_inst/sender0_inst/GT0_TXUSRCLK2_OUT
    SLICE_X34Y77         FDRE                                         r  core_inst/sender0_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.341     5.872 r  core_inst/sender0_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=130, routed)         1.963     7.836    core_inst/sender0_inst/crc_inst/Q[0]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.097     7.933 r  core_inst/sender0_inst/crc_inst/dout_reg[26]_i_5/O
                         net (fo=1, routed)           2.107    10.040    core_inst/sender0_inst/crc_inst/dout_reg[26]_i_5_n_0
    SLICE_X50Y70         LUT5 (Prop_lut5_I2_O)        0.097    10.137 r  core_inst/sender0_inst/crc_inst/dout_reg[26]_i_2/O
                         net (fo=1, routed)           0.000    10.137    core_inst/sender0_inst/crc_inst/dout_reg[26]_i_2_n_0
    SLICE_X50Y70         MUXF7 (Prop_muxf7_I0_O)      0.163    10.300 r  core_inst/sender0_inst/crc_inst/dout_reg_reg[26]_i_1/O
                         net (fo=2, routed)           0.623    10.923    core_inst/sender0_inst/crc_inst/FSM_sequential_state_reg[4]_24
    SLICE_X50Y73         LUT3 (Prop_lut3_I2_O)        0.229    11.152 r  core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_7/O
                         net (fo=3, routed)           0.481    11.633    core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_7_n_0
    SLICE_X52Y72         LUT2 (Prop_lut2_I1_O)        0.116    11.749 r  core_inst/sender0_inst/crc_inst/lfsr_c[1]_i_3/O
                         net (fo=3, routed)           0.468    12.217    core_inst/sender0_inst/crc_inst/lfsr_c[1]_i_3_n_0
    SLICE_X53Y72         LUT2 (Prop_lut2_I0_O)        0.266    12.483 r  core_inst/sender0_inst/crc_inst/lfsr_c[18]_i_6/O
                         net (fo=5, routed)           0.348    12.831    core_inst/sender0_inst/crc_inst/lfsr_c[18]_i_6_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.245    13.076 r  core_inst/sender0_inst/crc_inst/lfsr_c[7]_i_1/O
                         net (fo=1, routed)           0.000    13.076    core_inst/sender0_inst/crc_inst/lfsr_c047_out
    SLICE_X50Y72         FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.280    13.449    core_inst/sender0_inst/crc_inst/GT0_TXUSRCLK2_OUT
    SLICE_X50Y72         FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[7]/C
                         clock pessimism              0.290    13.738    
                         clock uncertainty           -0.062    13.677    
    SLICE_X50Y72         FDSE (Setup_fdse_C_D)        0.032    13.709    core_inst/sender0_inst/crc_inst/lfsr_c_reg[7]
  -------------------------------------------------------------------
                         required time                         13.709    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 core_inst/sender1_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender1_inst/crc_inst/lfsr_c_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 1.100ns (14.351%)  route 6.565ns (85.649%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 13.455 - 8.318 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.391     5.465    core_inst/sender1_inst/GT1_TXUSRCLK2_OUT
    SLICE_X97Y65         FDRE                                         r  core_inst/sender1_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.341     5.806 r  core_inst/sender1_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=132, routed)         2.698     8.504    core_inst/sender1_inst/crc_inst/Q[1]
    SLICE_X140Y42        LUT5 (Prop_lut5_I1_O)        0.097     8.601 r  core_inst/sender1_inst/crc_inst/dout_reg[15]_i_4__0/O
                         net (fo=1, routed)           1.970    10.571    core_inst/sender1_inst/crc_inst/dout_reg[15]_i_4__0_n_0
    SLICE_X96Y62         LUT5 (Prop_lut5_I0_O)        0.097    10.668 r  core_inst/sender1_inst/crc_inst/dout_reg[15]_i_2__0/O
                         net (fo=1, routed)           0.000    10.668    core_inst/sender1_inst/crc_inst/dout_reg[15]_i_2__0_n_0
    SLICE_X96Y62         MUXF7 (Prop_muxf7_I0_O)      0.156    10.824 r  core_inst/sender1_inst/crc_inst/dout_reg_reg[15]_i_1__0/O
                         net (fo=2, routed)           0.846    11.670    core_inst/sender1_inst/crc_inst/FSM_sequential_state_reg[4]_13
    SLICE_X96Y61         LUT3 (Prop_lut3_I0_O)        0.215    11.885 r  core_inst/sender1_inst/crc_inst/lfsr_c[13]_i_2__0/O
                         net (fo=7, routed)           0.429    12.314    core_inst/sender1_inst/crc_inst/lfsr_c[13]_i_2__0_n_0
    SLICE_X97Y62         LUT3 (Prop_lut3_I0_O)        0.097    12.411 r  core_inst/sender1_inst/crc_inst/lfsr_c[16]_i_3__0/O
                         net (fo=3, routed)           0.622    13.033    core_inst/sender1_inst/crc_inst/lfsr_c[16]_i_3__0_n_0
    SLICE_X98Y63         LUT4 (Prop_lut4_I1_O)        0.097    13.130 r  core_inst/sender1_inst/crc_inst/lfsr_c[1]_i_1__0/O
                         net (fo=1, routed)           0.000    13.130    core_inst/sender1_inst/crc_inst/lfsr_c029_out
    SLICE_X98Y63         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.286    13.455    core_inst/sender1_inst/crc_inst/GT1_TXUSRCLK2_OUT
    SLICE_X98Y63         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[1]/C
                         clock pessimism              0.307    13.761    
                         clock uncertainty           -0.062    13.700    
    SLICE_X98Y63         FDSE (Setup_fdse_C_D)        0.069    13.769    core_inst/sender1_inst/crc_inst/lfsr_c_reg[1]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 1.431ns (18.835%)  route 6.167ns (81.165%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 13.336 - 8.318 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.266     5.340    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X76Y145        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y145        FDRE (Prop_fdre_C_Q)         0.393     5.733 r  core_inst/sender3_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=101, routed)         2.228     7.961    core_inst/sender3_inst/crc_inst/Q[2]
    SLICE_X77Y98         LUT6 (Prop_lut6_I2_O)        0.097     8.058 r  core_inst/sender3_inst/crc_inst/dout_reg[23]_i_6__2/O
                         net (fo=1, routed)           1.802     9.860    core_inst/sender3_inst/crc_inst/dout_reg[23]_i_6__2_n_0
    SLICE_X77Y144        LUT5 (Prop_lut5_I4_O)        0.097     9.957 r  core_inst/sender3_inst/crc_inst/dout_reg[23]_i_2__2/O
                         net (fo=1, routed)           0.000     9.957    core_inst/sender3_inst/crc_inst/dout_reg[23]_i_2__2_n_0
    SLICE_X77Y144        MUXF7 (Prop_muxf7_I0_O)      0.163    10.120 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[23]_i_1__2/O
                         net (fo=2, routed)           0.734    10.854    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_21
    SLICE_X73Y147        LUT3 (Prop_lut3_I2_O)        0.242    11.096 r  core_inst/sender3_inst/crc_inst/lfsr_c[18]_i_4__2/O
                         net (fo=3, routed)           0.716    11.812    core_inst/sender3_inst/crc_inst/lfsr_c[18]_i_4__2_n_0
    SLICE_X71Y145        LUT2 (Prop_lut2_I1_O)        0.245    12.057 r  core_inst/sender3_inst/crc_inst/lfsr_c[10]_i_3__2/O
                         net (fo=7, routed)           0.496    12.553    core_inst/sender3_inst/crc_inst/lfsr_c[10]_i_3__2_n_0
    SLICE_X71Y146        LUT5 (Prop_lut5_I1_O)        0.097    12.650 r  core_inst/sender3_inst/crc_inst/lfsr_c[4]_i_2__2/O
                         net (fo=1, routed)           0.191    12.841    core_inst/sender3_inst/crc_inst/lfsr_c[4]_i_2__2_n_0
    SLICE_X73Y146        LUT5 (Prop_lut5_I2_O)        0.097    12.938 r  core_inst/sender3_inst/crc_inst/lfsr_c[4]_i_1__2/O
                         net (fo=1, routed)           0.000    12.938    core_inst/sender3_inst/crc_inst/lfsr_c041_out
    SLICE_X73Y146        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.167    13.336    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X73Y146        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[4]/C
                         clock pessimism              0.284    13.620    
                         clock uncertainty           -0.062    13.558    
    SLICE_X73Y146        FDSE (Setup_fdse_C_D)        0.032    13.590    core_inst/sender3_inst/crc_inst/lfsr_c_reg[4]
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 core_inst/sender0_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_inst/crc_inst/lfsr_c_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 1.554ns (20.664%)  route 5.966ns (79.336%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 13.447 - 8.318 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.457     5.531    core_inst/sender0_inst/GT0_TXUSRCLK2_OUT
    SLICE_X34Y77         FDRE                                         r  core_inst/sender0_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.341     5.872 r  core_inst/sender0_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=130, routed)         1.963     7.836    core_inst/sender0_inst/crc_inst/Q[0]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.097     7.933 r  core_inst/sender0_inst/crc_inst/dout_reg[26]_i_5/O
                         net (fo=1, routed)           2.107    10.040    core_inst/sender0_inst/crc_inst/dout_reg[26]_i_5_n_0
    SLICE_X50Y70         LUT5 (Prop_lut5_I2_O)        0.097    10.137 r  core_inst/sender0_inst/crc_inst/dout_reg[26]_i_2/O
                         net (fo=1, routed)           0.000    10.137    core_inst/sender0_inst/crc_inst/dout_reg[26]_i_2_n_0
    SLICE_X50Y70         MUXF7 (Prop_muxf7_I0_O)      0.163    10.300 r  core_inst/sender0_inst/crc_inst/dout_reg_reg[26]_i_1/O
                         net (fo=2, routed)           0.623    10.923    core_inst/sender0_inst/crc_inst/FSM_sequential_state_reg[4]_24
    SLICE_X50Y73         LUT3 (Prop_lut3_I2_O)        0.229    11.152 r  core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_7/O
                         net (fo=3, routed)           0.481    11.633    core_inst/sender0_inst/crc_inst/lfsr_c[14]_i_7_n_0
    SLICE_X52Y72         LUT2 (Prop_lut2_I1_O)        0.116    11.749 r  core_inst/sender0_inst/crc_inst/lfsr_c[1]_i_3/O
                         net (fo=3, routed)           0.468    12.217    core_inst/sender0_inst/crc_inst/lfsr_c[1]_i_3_n_0
    SLICE_X53Y72         LUT2 (Prop_lut2_I0_O)        0.266    12.483 r  core_inst/sender0_inst/crc_inst/lfsr_c[18]_i_6/O
                         net (fo=5, routed)           0.324    12.807    core_inst/sender0_inst/crc_inst/lfsr_c[18]_i_6_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.245    13.052 r  core_inst/sender0_inst/crc_inst/lfsr_c[18]_i_1/O
                         net (fo=1, routed)           0.000    13.052    core_inst/sender0_inst/crc_inst/p_41_out[18]
    SLICE_X51Y73         FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.278    13.447    core_inst/sender0_inst/crc_inst/GT0_TXUSRCLK2_OUT
    SLICE_X51Y73         FDSE                                         r  core_inst/sender0_inst/crc_inst/lfsr_c_reg[18]/C
                         clock pessimism              0.290    13.736    
                         clock uncertainty           -0.062    13.675    
    SLICE_X51Y73         FDSE (Setup_fdse_C_D)        0.032    13.707    core_inst/sender0_inst/crc_inst/lfsr_c_reg[18]
  -------------------------------------------------------------------
                         required time                         13.707    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 core_inst/sender1_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender1_inst/crc_inst/lfsr_c_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 1.100ns (14.463%)  route 6.506ns (85.537%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 13.456 - 8.318 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.391     5.465    core_inst/sender1_inst/GT1_TXUSRCLK2_OUT
    SLICE_X97Y65         FDRE                                         r  core_inst/sender1_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.341     5.806 r  core_inst/sender1_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=132, routed)         2.698     8.504    core_inst/sender1_inst/crc_inst/Q[1]
    SLICE_X140Y42        LUT5 (Prop_lut5_I1_O)        0.097     8.601 r  core_inst/sender1_inst/crc_inst/dout_reg[15]_i_4__0/O
                         net (fo=1, routed)           1.970    10.571    core_inst/sender1_inst/crc_inst/dout_reg[15]_i_4__0_n_0
    SLICE_X96Y62         LUT5 (Prop_lut5_I0_O)        0.097    10.668 r  core_inst/sender1_inst/crc_inst/dout_reg[15]_i_2__0/O
                         net (fo=1, routed)           0.000    10.668    core_inst/sender1_inst/crc_inst/dout_reg[15]_i_2__0_n_0
    SLICE_X96Y62         MUXF7 (Prop_muxf7_I0_O)      0.156    10.824 r  core_inst/sender1_inst/crc_inst/dout_reg_reg[15]_i_1__0/O
                         net (fo=2, routed)           0.846    11.670    core_inst/sender1_inst/crc_inst/FSM_sequential_state_reg[4]_13
    SLICE_X96Y61         LUT3 (Prop_lut3_I0_O)        0.215    11.885 r  core_inst/sender1_inst/crc_inst/lfsr_c[13]_i_2__0/O
                         net (fo=7, routed)           0.429    12.314    core_inst/sender1_inst/crc_inst/lfsr_c[13]_i_2__0_n_0
    SLICE_X97Y62         LUT3 (Prop_lut3_I0_O)        0.097    12.411 r  core_inst/sender1_inst/crc_inst/lfsr_c[16]_i_3__0/O
                         net (fo=3, routed)           0.563    12.974    core_inst/sender1_inst/crc_inst/lfsr_c[16]_i_3__0_n_0
    SLICE_X97Y61         LUT4 (Prop_lut4_I2_O)        0.097    13.071 r  core_inst/sender1_inst/crc_inst/lfsr_c[16]_i_1__0/O
                         net (fo=1, routed)           0.000    13.071    core_inst/sender1_inst/crc_inst/lfsr_c062_out
    SLICE_X97Y61         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.287    13.456    core_inst/sender1_inst/crc_inst/GT1_TXUSRCLK2_OUT
    SLICE_X97Y61         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[16]/C
                         clock pessimism              0.307    13.762    
                         clock uncertainty           -0.062    13.701    
    SLICE_X97Y61         FDSE (Setup_fdse_C_D)        0.032    13.733    core_inst/sender1_inst/crc_inst/lfsr_c_reg[16]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 core_inst/sender1_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender1_inst/crc_inst/lfsr_c_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 1.100ns (14.520%)  route 6.476ns (85.480%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 13.453 - 8.318 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.391     5.465    core_inst/sender1_inst/GT1_TXUSRCLK2_OUT
    SLICE_X97Y65         FDRE                                         r  core_inst/sender1_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.341     5.806 r  core_inst/sender1_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=132, routed)         2.698     8.504    core_inst/sender1_inst/crc_inst/Q[1]
    SLICE_X140Y42        LUT5 (Prop_lut5_I1_O)        0.097     8.601 r  core_inst/sender1_inst/crc_inst/dout_reg[15]_i_4__0/O
                         net (fo=1, routed)           1.970    10.571    core_inst/sender1_inst/crc_inst/dout_reg[15]_i_4__0_n_0
    SLICE_X96Y62         LUT5 (Prop_lut5_I0_O)        0.097    10.668 r  core_inst/sender1_inst/crc_inst/dout_reg[15]_i_2__0/O
                         net (fo=1, routed)           0.000    10.668    core_inst/sender1_inst/crc_inst/dout_reg[15]_i_2__0_n_0
    SLICE_X96Y62         MUXF7 (Prop_muxf7_I0_O)      0.156    10.824 r  core_inst/sender1_inst/crc_inst/dout_reg_reg[15]_i_1__0/O
                         net (fo=2, routed)           0.846    11.670    core_inst/sender1_inst/crc_inst/FSM_sequential_state_reg[4]_13
    SLICE_X96Y61         LUT3 (Prop_lut3_I0_O)        0.215    11.885 r  core_inst/sender1_inst/crc_inst/lfsr_c[13]_i_2__0/O
                         net (fo=7, routed)           0.749    12.634    core_inst/sender1_inst/crc_inst/lfsr_c[13]_i_2__0_n_0
    SLICE_X94Y63         LUT6 (Prop_lut6_I3_O)        0.097    12.731 r  core_inst/sender1_inst/crc_inst/lfsr_c[5]_i_2__0/O
                         net (fo=1, routed)           0.213    12.944    core_inst/sender1_inst/crc_inst/lfsr_c[5]_i_2__0_n_0
    SLICE_X95Y63         LUT6 (Prop_lut6_I2_O)        0.097    13.041 r  core_inst/sender1_inst/crc_inst/lfsr_c[5]_i_1__0/O
                         net (fo=1, routed)           0.000    13.041    core_inst/sender1_inst/crc_inst/lfsr_c043_out
    SLICE_X95Y63         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.284    13.453    core_inst/sender1_inst/crc_inst/GT1_TXUSRCLK2_OUT
    SLICE_X95Y63         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[5]/C
                         clock pessimism              0.290    13.742    
                         clock uncertainty           -0.062    13.681    
    SLICE_X95Y63         FDSE (Setup_fdse_C_D)        0.032    13.713    core_inst/sender1_inst/crc_inst/lfsr_c_reg[5]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.431ns (18.895%)  route 6.143ns (81.105%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 13.336 - 8.318 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.266     5.340    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X76Y145        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y145        FDRE (Prop_fdre_C_Q)         0.393     5.733 r  core_inst/sender3_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=101, routed)         2.228     7.961    core_inst/sender3_inst/crc_inst/Q[2]
    SLICE_X77Y98         LUT6 (Prop_lut6_I2_O)        0.097     8.058 r  core_inst/sender3_inst/crc_inst/dout_reg[23]_i_6__2/O
                         net (fo=1, routed)           1.802     9.860    core_inst/sender3_inst/crc_inst/dout_reg[23]_i_6__2_n_0
    SLICE_X77Y144        LUT5 (Prop_lut5_I4_O)        0.097     9.957 r  core_inst/sender3_inst/crc_inst/dout_reg[23]_i_2__2/O
                         net (fo=1, routed)           0.000     9.957    core_inst/sender3_inst/crc_inst/dout_reg[23]_i_2__2_n_0
    SLICE_X77Y144        MUXF7 (Prop_muxf7_I0_O)      0.163    10.120 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[23]_i_1__2/O
                         net (fo=2, routed)           0.734    10.854    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_21
    SLICE_X73Y147        LUT3 (Prop_lut3_I2_O)        0.242    11.096 r  core_inst/sender3_inst/crc_inst/lfsr_c[18]_i_4__2/O
                         net (fo=3, routed)           0.716    11.812    core_inst/sender3_inst/crc_inst/lfsr_c[18]_i_4__2_n_0
    SLICE_X71Y145        LUT2 (Prop_lut2_I1_O)        0.245    12.057 r  core_inst/sender3_inst/crc_inst/lfsr_c[10]_i_3__2/O
                         net (fo=7, routed)           0.465    12.522    core_inst/sender3_inst/crc_inst/lfsr_c[10]_i_3__2_n_0
    SLICE_X72Y144        LUT6 (Prop_lut6_I0_O)        0.097    12.619 r  core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_5__2/O
                         net (fo=1, routed)           0.198    12.817    core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_5__2_n_0
    SLICE_X72Y143        LUT4 (Prop_lut4_I3_O)        0.097    12.914 r  core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_1__2/O
                         net (fo=1, routed)           0.000    12.914    core_inst/sender3_inst/crc_inst/lfsr_c064_out
    SLICE_X72Y143        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.167    13.336    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X72Y143        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[17]/C
                         clock pessimism              0.284    13.620    
                         clock uncertainty           -0.062    13.558    
    SLICE_X72Y143        FDSE (Setup_fdse_C_D)        0.072    13.630    core_inst/sender3_inst/crc_inst/lfsr_c_reg[17]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                         -12.914    
  -------------------------------------------------------------------
                         slack                                  0.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.611%)  route 0.175ns (55.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.586     2.310    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X103Y110       FDRE                                         r  core_inst/sender0_spy_lo_inst/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y110       FDRE (Prop_fdre_C_Q)         0.141     2.451 r  core_inst/sender0_spy_lo_inst/addr_reg_reg[8]/Q
                         net (fo=6, routed)           0.175     2.626    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ADDRARDADDR[8]
    RAMB18_X6Y45         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.889     2.974    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y45         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.616     2.359    
    RAMB18_X6Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.542    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.847%)  route 0.222ns (61.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.586     2.310    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X103Y110       FDRE                                         r  core_inst/sender0_spy_lo_inst/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y110       FDRE (Prop_fdre_C_Q)         0.141     2.451 r  core_inst/sender0_spy_lo_inst/addr_reg_reg[7]/Q
                         net (fo=6, routed)           0.222     2.673    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ADDRARDADDR[7]
    RAMB18_X6Y45         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.889     2.974    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y45         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.616     2.359    
    RAMB18_X6Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.542    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.743%)  route 0.233ns (62.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.586     2.310    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X103Y110       FDRE                                         r  core_inst/sender0_spy_lo_inst/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y110       FDRE (Prop_fdre_C_Q)         0.141     2.451 r  core_inst/sender0_spy_lo_inst/addr_reg_reg[6]/Q
                         net (fo=6, routed)           0.233     2.683    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ADDRARDADDR[6]
    RAMB18_X6Y45         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.889     2.974    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y45         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.616     2.359    
    RAMB18_X6Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.542    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.696%)  route 0.254ns (64.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.590     2.314    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X105Y108       FDRE                                         r  core_inst/sender0_spy_hi_inst/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y108       FDRE (Prop_fdre_C_Q)         0.141     2.455 r  core_inst/sender0_spy_hi_inst/addr_reg_reg[0]/Q
                         net (fo=7, routed)           0.254     2.709    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ADDRARDADDR[0]
    RAMB18_X6Y43         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.893     2.978    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y43         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.596     2.383    
    RAMB18_X6Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.566    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.483%)  route 0.357ns (68.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.572     2.296    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X90Y117        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y117        FDRE (Prop_fdre_C_Q)         0.164     2.460 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[9]/Q
                         net (fo=1, routed)           0.357     2.817    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/Q[1]
    RAMB18_X6Y47         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.885     2.970    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y47         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.596     2.375    
    RAMB18_X6Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.671    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.506%)  route 0.357ns (68.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.574     2.298    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X90Y115        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y115        FDRE (Prop_fdre_C_Q)         0.164     2.462 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[1]/Q
                         net (fo=1, routed)           0.357     2.818    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/Q[1]
    RAMB18_X6Y46         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.885     2.970    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y46         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.596     2.375    
    RAMB18_X6Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.671    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/dia_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.209%)  route 0.361ns (68.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.574     2.298    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X90Y113        FDRE                                         r  core_inst/sender0_spy_lo_inst/dia_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y113        FDRE (Prop_fdre_C_Q)         0.164     2.462 r  core_inst/sender0_spy_lo_inst/dia_reg_reg[13]/Q
                         net (fo=1, routed)           0.361     2.823    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/Q[1]
    RAMB18_X6Y45         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.889     2.974    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y45         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.596     2.379    
    RAMB18_X6Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.675    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.326%)  route 0.360ns (68.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.572     2.296    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X90Y117        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y117        FDRE (Prop_fdre_C_Q)         0.164     2.460 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[11]/Q
                         net (fo=1, routed)           0.360     2.819    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/Q[3]
    RAMB18_X6Y47         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.885     2.970    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y47         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.596     2.375    
    RAMB18_X6Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.671    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.266%)  route 0.361ns (68.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.574     2.298    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X90Y115        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y115        FDRE (Prop_fdre_C_Q)         0.164     2.462 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[3]/Q
                         net (fo=1, routed)           0.361     2.822    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/Q[3]
    RAMB18_X6Y46         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.885     2.970    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y46         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.596     2.375    
    RAMB18_X6Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.671    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.417%)  route 0.358ns (68.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.578     2.302    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X94Y113        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y113        FDRE (Prop_fdre_C_Q)         0.164     2.466 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[2]/Q
                         net (fo=1, routed)           0.358     2.824    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/Q[2]
    RAMB18_X6Y46         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.885     2.970    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y46         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.596     2.375    
    RAMB18_X6Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.671    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk0
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.318
Sources:            { core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y5  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y6  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y7  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X0Y16        core_inst/sender0_inst/fifo_gen[0].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X0Y14        core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X0Y12        core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X0Y18        core_inst/sender0_inst/fifo_gen[3].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X1Y28        core_inst/sender0_inst/fifo_gen[4].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X1Y22        core_inst/sender0_inst/fifo_gen[5].fifo18e1_inst/RDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.318       205.042    MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y116       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y116       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y116       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y116       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y118       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y118       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y118       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_1_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y118       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_1_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y117       core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y117       core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y116       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y116       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y116       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y116       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y118       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y118       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y118       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_1_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y118       core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_1_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y117       core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y117       core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  daqclk1
  To Clock:  daqclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.632ns (23.475%)  route 2.060ns (76.525%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns = ( 9.317 - 4.159 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.416     5.491    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y237        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y237        FDRE (Prop_fdre_C_Q)         0.341     5.832 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.514     6.346    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X42Y237        LUT4 (Prop_lut4_I2_O)        0.097     6.443 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1/O
                         net (fo=1, routed)           0.597     7.040    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1_n_0
    SLICE_X42Y235        LUT4 (Prop_lut4_I2_O)        0.097     7.137 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.505     7.642    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X42Y235        LUT2 (Prop_lut2_I0_O)        0.097     7.739 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=16, routed)          0.444     8.183    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X43Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.307     9.317    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.305     9.623    
                         clock uncertainty           -0.056     9.566    
    SLICE_X43Y235        FDRE (Setup_fdre_C_CE)      -0.150     9.416    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.632ns (23.475%)  route 2.060ns (76.525%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns = ( 9.317 - 4.159 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.416     5.491    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y237        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y237        FDRE (Prop_fdre_C_Q)         0.341     5.832 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.514     6.346    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X42Y237        LUT4 (Prop_lut4_I2_O)        0.097     6.443 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1/O
                         net (fo=1, routed)           0.597     7.040    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1_n_0
    SLICE_X42Y235        LUT4 (Prop_lut4_I2_O)        0.097     7.137 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.505     7.642    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X42Y235        LUT2 (Prop_lut2_I0_O)        0.097     7.739 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=16, routed)          0.444     8.183    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X43Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.307     9.317    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.305     9.623    
                         clock uncertainty           -0.056     9.566    
    SLICE_X43Y235        FDRE (Setup_fdre_C_CE)      -0.150     9.416    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.632ns (23.475%)  route 2.060ns (76.525%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns = ( 9.317 - 4.159 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.416     5.491    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y237        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y237        FDRE (Prop_fdre_C_Q)         0.341     5.832 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.514     6.346    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X42Y237        LUT4 (Prop_lut4_I2_O)        0.097     6.443 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1/O
                         net (fo=1, routed)           0.597     7.040    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1_n_0
    SLICE_X42Y235        LUT4 (Prop_lut4_I2_O)        0.097     7.137 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.505     7.642    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X42Y235        LUT2 (Prop_lut2_I0_O)        0.097     7.739 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=16, routed)          0.444     8.183    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X43Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.307     9.317    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.305     9.623    
                         clock uncertainty           -0.056     9.566    
    SLICE_X43Y235        FDRE (Setup_fdre_C_CE)      -0.150     9.416    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.632ns (23.475%)  route 2.060ns (76.525%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns = ( 9.317 - 4.159 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.416     5.491    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y237        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y237        FDRE (Prop_fdre_C_Q)         0.341     5.832 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.514     6.346    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X42Y237        LUT4 (Prop_lut4_I2_O)        0.097     6.443 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1/O
                         net (fo=1, routed)           0.597     7.040    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1_n_0
    SLICE_X42Y235        LUT4 (Prop_lut4_I2_O)        0.097     7.137 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.505     7.642    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X42Y235        LUT2 (Prop_lut2_I0_O)        0.097     7.739 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=16, routed)          0.444     8.183    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X43Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.307     9.317    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.305     9.623    
                         clock uncertainty           -0.056     9.566    
    SLICE_X43Y235        FDRE (Setup_fdre_C_CE)      -0.150     9.416    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.632ns (24.092%)  route 1.991ns (75.908%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 9.316 - 4.159 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.416     5.491    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y237        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y237        FDRE (Prop_fdre_C_Q)         0.341     5.832 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.514     6.346    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X42Y237        LUT4 (Prop_lut4_I2_O)        0.097     6.443 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1/O
                         net (fo=1, routed)           0.597     7.040    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1_n_0
    SLICE_X42Y235        LUT4 (Prop_lut4_I2_O)        0.097     7.137 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.505     7.642    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X42Y235        LUT2 (Prop_lut2_I0_O)        0.097     7.739 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=16, routed)          0.375     8.114    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X43Y234        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.306     9.316    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y234        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.305     9.622    
                         clock uncertainty           -0.056     9.565    
    SLICE_X43Y234        FDRE (Setup_fdre_C_CE)      -0.150     9.415    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.632ns (24.092%)  route 1.991ns (75.908%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 9.316 - 4.159 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.416     5.491    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y237        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y237        FDRE (Prop_fdre_C_Q)         0.341     5.832 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.514     6.346    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X42Y237        LUT4 (Prop_lut4_I2_O)        0.097     6.443 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1/O
                         net (fo=1, routed)           0.597     7.040    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1_n_0
    SLICE_X42Y235        LUT4 (Prop_lut4_I2_O)        0.097     7.137 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.505     7.642    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X42Y235        LUT2 (Prop_lut2_I0_O)        0.097     7.739 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=16, routed)          0.375     8.114    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X43Y234        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.306     9.316    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y234        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.305     9.622    
                         clock uncertainty           -0.056     9.565    
    SLICE_X43Y234        FDRE (Setup_fdre_C_CE)      -0.150     9.415    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.632ns (24.092%)  route 1.991ns (75.908%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 9.316 - 4.159 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.416     5.491    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y237        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y237        FDRE (Prop_fdre_C_Q)         0.341     5.832 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.514     6.346    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X42Y237        LUT4 (Prop_lut4_I2_O)        0.097     6.443 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1/O
                         net (fo=1, routed)           0.597     7.040    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1_n_0
    SLICE_X42Y235        LUT4 (Prop_lut4_I2_O)        0.097     7.137 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.505     7.642    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X42Y235        LUT2 (Prop_lut2_I0_O)        0.097     7.739 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=16, routed)          0.375     8.114    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X43Y234        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.306     9.316    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y234        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.305     9.622    
                         clock uncertainty           -0.056     9.565    
    SLICE_X43Y234        FDRE (Setup_fdre_C_CE)      -0.150     9.415    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.632ns (24.092%)  route 1.991ns (75.908%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 9.316 - 4.159 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.416     5.491    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y237        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y237        FDRE (Prop_fdre_C_Q)         0.341     5.832 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.514     6.346    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X42Y237        LUT4 (Prop_lut4_I2_O)        0.097     6.443 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1/O
                         net (fo=1, routed)           0.597     7.040    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1_n_0
    SLICE_X42Y235        LUT4 (Prop_lut4_I2_O)        0.097     7.137 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.505     7.642    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X42Y235        LUT2 (Prop_lut2_I0_O)        0.097     7.739 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=16, routed)          0.375     8.114    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X43Y234        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.306     9.316    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y234        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.305     9.622    
                         clock uncertainty           -0.056     9.565    
    SLICE_X43Y234        FDRE (Setup_fdre_C_CE)      -0.150     9.415    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.632ns (24.335%)  route 1.965ns (75.665%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 9.318 - 4.159 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.416     5.491    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y237        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y237        FDRE (Prop_fdre_C_Q)         0.341     5.832 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.514     6.346    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X42Y237        LUT4 (Prop_lut4_I2_O)        0.097     6.443 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1/O
                         net (fo=1, routed)           0.597     7.040    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1_n_0
    SLICE_X42Y235        LUT4 (Prop_lut4_I2_O)        0.097     7.137 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.505     7.642    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X42Y235        LUT2 (Prop_lut2_I0_O)        0.097     7.739 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=16, routed)          0.349     8.088    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X43Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.308     9.318    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.305     9.624    
                         clock uncertainty           -0.056     9.567    
    SLICE_X43Y236        FDRE (Setup_fdre_C_CE)      -0.150     9.417    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.417    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.632ns (24.335%)  route 1.965ns (75.665%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 9.318 - 4.159 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.416     5.491    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y237        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y237        FDRE (Prop_fdre_C_Q)         0.341     5.832 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.514     6.346    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X42Y237        LUT4 (Prop_lut4_I2_O)        0.097     6.443 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1/O
                         net (fo=1, routed)           0.597     7.040    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_5__1_n_0
    SLICE_X42Y235        LUT4 (Prop_lut4_I2_O)        0.097     7.137 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.505     7.642    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X42Y235        LUT2 (Prop_lut2_I0_O)        0.097     7.739 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=16, routed)          0.349     8.088    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X43Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.308     9.318    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X43Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.305     9.624    
                         clock uncertainty           -0.056     9.567    
    SLICE_X43Y236        FDRE (Setup_fdre_C_CE)      -0.150     9.417    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.417    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  1.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.661     2.385    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X43Y220        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y220        FDRE (Prop_fdre_C_Q)         0.141     2.526 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.581    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X43Y220        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.934     3.020    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X43Y220        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.385    
    SLICE_X43Y220        FDRE (Hold_fdre_C_D)         0.075     2.460    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.578     2.302    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X62Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.164     2.466 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.521    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X62Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.849     2.934    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X62Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.632     2.302    
    SLICE_X62Y198        FDRE (Hold_fdre_C_D)         0.060     2.362    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.574     2.298    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X66Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_fdre_C_Q)         0.164     2.462 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.517    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X66Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.845     2.930    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X66Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.632     2.298    
    SLICE_X66Y195        FDRE (Hold_fdre_C_D)         0.060     2.358    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.659     2.383    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X46Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y221        FDRE (Prop_fdre_C_Q)         0.164     2.547 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.602    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X46Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.932     3.018    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X46Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.383    
    SLICE_X46Y221        FDRE (Hold_fdre_C_D)         0.060     2.443    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.666     2.390    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X44Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y236        FDRE (Prop_fdre_C_Q)         0.164     2.554 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.609    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X44Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.940     3.026    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X44Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.636     2.390    
    SLICE_X44Y236        FDRE (Hold_fdre_C_D)         0.060     2.450    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.666     2.390    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X44Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y235        FDRE (Prop_fdre_C_Q)         0.164     2.554 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.609    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X44Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.940     3.026    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X44Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.636     2.390    
    SLICE_X44Y235        FDRE (Hold_fdre_C_D)         0.060     2.450    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.669     2.393    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X48Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y245        FDRE (Prop_fdre_C_Q)         0.164     2.557 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.612    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X48Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.944     3.030    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X48Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.637     2.393    
    SLICE_X48Y245        FDRE (Hold_fdre_C_D)         0.060     2.453    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.669     2.393    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X48Y246        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y246        FDRE (Prop_fdre_C_Q)         0.164     2.557 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.612    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X48Y246        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.944     3.030    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X48Y246        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.637     2.393    
    SLICE_X48Y246        FDRE (Hold_fdre_C_D)         0.060     2.453    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.574     2.298    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X66Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_fdre_C_Q)         0.164     2.462 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.110     2.572    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X67Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.845     2.930    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X67Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.619     2.311    
    SLICE_X67Y195        FDRE (Hold_fdre_C_D)         0.070     2.381    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.659     2.383    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X46Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y221        FDRE (Prop_fdre_C_Q)         0.164     2.547 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.110     2.658    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/data_out
    SLICE_X47Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.932     3.018    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/CLK1_OUT
    SLICE_X47Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.622     2.396    
    SLICE_X47Y221        FDRE (Hold_fdre_C_D)         0.070     2.466    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk1
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y5  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y6  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y7  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.159       2.567      BUFGCTRL_X0Y17      core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X63Y198       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X63Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X67Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X64Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.159       209.201    MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X63Y198       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X63Y198       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X63Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X63Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X67Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X67Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X64Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X64Y197       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X64Y197       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X63Y198       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X63Y198       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X63Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X63Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X67Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X67Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y195       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y197       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y197       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  daq_refclk
  To Clock:  daq_refclk

Setup :            0  Failing Endpoints,  Worst Slack        7.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 1.206ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.748 - 8.317 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.206     4.618 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.618    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.603    10.748    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              0.981    11.729    
                         clock uncertainty           -0.035    11.694    
    SLICE_X48Y222        FDRE (Setup_fdre_C_D)        0.069    11.763    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 1.206ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.206     4.634 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y201        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y201        FDRE (Setup_fdre_C_D)        0.069    11.779    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.870ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.870     4.298 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.298    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y201        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.047    11.663    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.873ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.873     4.301 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.301    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y201        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.033    11.677    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.873ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.748 - 8.317 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.873     4.285 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.285    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.603    10.748    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              0.981    11.729    
                         clock uncertainty           -0.035    11.694    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.033    11.661    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.866ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.866     4.294 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.294    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y201        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    11.688    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.866ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.748 - 8.317 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.866     4.278 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.278    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.603    10.748    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              0.981    11.729    
                         clock uncertainty           -0.035    11.694    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    11.672    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                  7.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.300 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.300    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y201        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.085    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.299 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.299    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y201        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.083    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.300 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.300    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y201        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.077    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.458 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.458    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y201        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y201        FDRE (Hold_fdre_C_D)         0.120     1.088    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        FDRE (Hold_fdre_C_D)         0.120     1.077    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_refclk
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.317
Sources:            { daq_refclk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFH/I                  n/a            1.592         8.317       6.725      BUFHCE_X0Y48       core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         8.317       6.802      GTPE2_COMMON_X0Y1  core_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.219         8.317       7.098      IBUFDS_GTE2_X0Y2   core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.317       7.317      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.317       7.317      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.869ns (36.866%)  route 1.488ns (63.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.823     6.891    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.114     7.005 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.665     7.670    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.293    12.757    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.869ns (36.866%)  route 1.488ns (63.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.823     6.891    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.114     7.005 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.665     7.670    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.293    12.757    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.869ns (36.866%)  route 1.488ns (63.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.823     6.891    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.114     7.005 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.665     7.670    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.293    12.757    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.869ns (36.866%)  route 1.488ns (63.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.823     6.891    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.114     7.005 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.665     7.670    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.293    12.757    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.869ns (36.866%)  route 1.488ns (63.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.823     6.891    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.114     7.005 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.665     7.670    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.293    12.757    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.869ns (36.866%)  route 1.488ns (63.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.823     6.891    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.114     7.005 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.665     7.670    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.293    12.757    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.869ns (38.484%)  route 1.389ns (61.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.823     6.891    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.114     7.005 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.566     7.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y7          FDRE (Setup_fdre_C_CE)      -0.293    12.758    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.869ns (38.484%)  route 1.389ns (61.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.823     6.891    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.114     7.005 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.566     7.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y7          FDRE (Setup_fdre_C_CE)      -0.293    12.758    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.869ns (38.484%)  route 1.389ns (61.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.823     6.891    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.114     7.005 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.566     7.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y7          FDRE (Setup_fdre_C_CE)      -0.293    12.758    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.869ns (38.484%)  route 1.389ns (61.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.823     6.891    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.114     7.005 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.566     7.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y7          FDRE (Setup_fdre_C_CE)      -0.293    12.758    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  5.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.723     1.821    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/Q
                         net (fo=1, routed)           0.084     2.045    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[12]
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.045     2.090 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[12]_i_1/O
                         net (fo=1, routed)           0.000     2.090    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[12]_i_1_n_0
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism             -0.602     1.834    
    SLICE_X51Y8          FDCE (Hold_fdce_C_D)         0.092     1.926    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.723     1.821    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/Q
                         net (fo=1, routed)           0.085     2.047    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[0]
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.045     2.092 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.092    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[0]_i_1_n_0
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.602     1.834    
    SLICE_X51Y8          FDCE (Hold_fdce_C_D)         0.092     1.926    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X48Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.164     1.986 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/Q
                         net (fo=1, routed)           0.081     2.067    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[6]
    SLICE_X49Y6          LUT3 (Prop_lut3_I1_O)        0.045     2.112 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.112    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[6]_i_1_n_0
    SLICE_X49Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.602     1.835    
    SLICE_X49Y6          FDCE (Hold_fdce_C_D)         0.091     1.926    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.070%)  route 0.159ns (52.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X49Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/Q
                         net (fo=1, routed)           0.159     2.121    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sync
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/C
                         clock pessimism             -0.578     1.859    
    SLICE_X50Y5          FDCE (Hold_fdce_C_D)         0.076     1.935    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.666%)  route 0.111ns (37.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.111     2.074    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/p_2_in
    SLICE_X50Y5          LUT3 (Prop_lut3_I0_O)        0.045     2.119 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.119    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.602     1.835    
    SLICE_X50Y5          FDCE (Hold_fdce_C_D)         0.091     1.926    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.465%)  route 0.138ns (42.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.723     1.821    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/Q
                         net (fo=1, routed)           0.138     2.099    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[11]
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.045     2.144 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[11]_i_1/O
                         net (fo=1, routed)           0.000     2.144    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[11]_i_1_n_0
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism             -0.602     1.834    
    SLICE_X51Y8          FDCE (Hold_fdce_C_D)         0.107     1.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.714     1.812    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.144 r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.144    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.989     2.424    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.612     1.812    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.929    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.723     1.821    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y42         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.153 r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.153    phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y42         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y42         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.615     1.821    
    SLICE_X48Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.938    phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.084%)  route 0.113ns (46.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDCE (Prop_fdce_C_Q)         0.128     1.950 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/Q
                         net (fo=1, routed)           0.113     2.063    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s
    SLICE_X51Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
                         clock pessimism             -0.602     1.835    
    SLICE_X51Y5          FDCE (Hold_fdce_C_D)         0.013     1.848    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.714     1.812    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     2.143 r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.143    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.989     2.424    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.612     1.812    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.927    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gbe_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gbe_refclk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK    n/a            5.714         8.000       2.286      GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                  n/a            1.592         8.000       6.408      BUFGCTRL_X0Y4       phy_inst/U0/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         8.000       6.485      GTPE2_COMMON_X0Y0   phy_inst/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.219         8.000       6.781      IBUFDS_GTE2_X0Y0    phy_inst/U0/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y42        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[127]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X50Y5         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDPE/C                  n/a            1.000         8.000       7.000      SLICE_X50Y6         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X51Y5         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X51Y5         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y42        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y42        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y42        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y42        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y42        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y42        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y42        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y42        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y9       phy_inst/U0/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  oei_clkfbout
  To Clock:  oei_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oei_clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 0.341ns (4.715%)  route 6.892ns (95.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 14.001 - 8.000 ) 
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.467     6.455    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X37Y93         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.341     6.796 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[5]_rep/Q
                         net (fo=34, routed)          6.892    13.688    ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[5]
    RAMB18_X7Y42         RAMB18E1                                     r  ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.281    14.001    ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X7Y42         RAMB18E1                                     r  ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.275    
                         clock uncertainty           -0.077    14.199    
    RAMB18_X7Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.757    ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 0.341ns (4.729%)  route 6.869ns (95.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.052ns = ( 14.052 - 8.000 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.472     6.460    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X35Y93         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.341     6.801 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep/Q
                         net (fo=30, routed)          6.869    13.670    gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ADDRBWRADDR[8]
    RAMB18_X6Y36         RAMB18E1                                     r  gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.332    14.052    gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/userclk2_out
    RAMB18_X6Y36         RAMB18E1                                     r  gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.332    
                         clock uncertainty           -0.077    14.255    
    RAMB18_X6Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    13.813    gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 0.341ns (4.729%)  route 6.869ns (95.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.052ns = ( 14.052 - 8.000 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.472     6.460    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X35Y93         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.341     6.801 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep/Q
                         net (fo=30, routed)          6.869    13.670    gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[8]
    RAMB18_X6Y37         RAMB18E1                                     r  gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.332    14.052    gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X6Y37         RAMB18E1                                     r  gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.332    
                         clock uncertainty           -0.077    14.255    
    RAMB18_X6Y37         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    13.813    gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 0.341ns (4.850%)  route 6.690ns (95.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 13.922 - 8.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.469     6.457    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X35Y88         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.341     6.798 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep/Q
                         net (fo=34, routed)          6.690    13.489    gen_spy_afe[4].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl_4[2]
    RAMB18_X2Y48         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.202    13.922    gen_spy_afe[4].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/userclk2_out
    RAMB18_X2Y48         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.196    
                         clock uncertainty           -0.077    14.120    
    RAMB18_X2Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    13.678    gen_spy_afe[4].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                         -13.489    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 0.443ns (6.174%)  route 6.733ns (93.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 14.115 - 8.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.471     6.459    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X33Y90         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.341     6.800 f  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[19]/Q
                         net (fo=209, routed)         6.506    13.306    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/pwropt
    SLICE_X140Y57        LUT4 (Prop_lut4_I3_O)        0.102    13.408 r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl_ENBWREN_cooolgate_en_gate_85/O
                         net (fo=1, routed)           0.227    13.635    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl_ENBWREN_cooolgate_en_sig_43
    RAMB18_X7Y23         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.395    14.115    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X7Y23         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.395    
                         clock uncertainty           -0.077    14.318    
    RAMB18_X7Y23         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.485    13.833    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                         -13.635    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__16/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 1.943ns (26.021%)  route 5.524ns (73.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 13.957 - 8.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.517     6.505    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X1Y19         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[3])
                                                      1.846     8.351 r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DO[3]
                         net (fo=24, routed)          5.524    13.875    eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_wdata_reg[63]_1[3]
    SLICE_X38Y117        LUT6 (Prop_lut6_I5_O)        0.097    13.972 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[3]_rep__16_i_1/O
                         net (fo=1, routed)           0.000    13.972    eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[3]_rep__16_i_1_n_0
    SLICE_X38Y117        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.237    13.957    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X38Y117        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__16/C
                         clock pessimism              0.274    14.231    
                         clock uncertainty           -0.077    14.155    
    SLICE_X38Y117        FDRE (Setup_fdre_C_D)        0.030    14.185    eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__16
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[0].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.341ns (4.856%)  route 6.681ns (95.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns = ( 13.939 - 8.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.471     6.459    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X31Y89         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.341     6.800 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__3/Q
                         net (fo=33, routed)          6.681    13.481    ts_spy_gen[0].ts_spy_inst/genbuffer[3].ramb_inst/ADDRBWRADDR[2]
    RAMB18_X6Y40         RAMB18E1                                     r  ts_spy_gen[0].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.219    13.939    ts_spy_gen[0].ts_spy_inst/genbuffer[3].ramb_inst/userclk2_out
    RAMB18_X6Y40         RAMB18E1                                     r  ts_spy_gen[0].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.213    
                         clock uncertainty           -0.077    14.137    
    RAMB18_X6Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    13.695    ts_spy_gen[0].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -13.481    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.341ns (4.857%)  route 6.680ns (95.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 13.936 - 8.000 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.468     6.456    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X37Y94         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.341     6.797 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__3/Q
                         net (fo=30, routed)          6.680    13.477    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ADDRBWRADDR[8]
    RAMB18_X6Y45         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.216    13.936    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/userclk2_out
    RAMB18_X6Y45         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.210    
                         clock uncertainty           -0.077    14.134    
    RAMB18_X6Y45         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    13.692    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                         -13.477    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 0.341ns (4.748%)  route 6.841ns (95.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 14.115 - 8.000 ) 
    Source Clock Delay      (SCD):    6.462ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.474     6.462    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X31Y99         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.341     6.803 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__0/Q
                         net (fo=31, routed)          6.841    13.644    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[9]
    RAMB18_X7Y20         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.395    14.115    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X7Y20         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.395    
                         clock uncertainty           -0.077    14.318    
    RAMB18_X7Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.876    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 0.341ns (4.820%)  route 6.733ns (95.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.010ns = ( 14.010 - 8.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.469     6.457    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X35Y88         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.341     6.798 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep/Q
                         net (fo=34, routed)          6.733    13.532    gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl_1[2]
    RAMB18_X1Y55         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.290    14.010    gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/userclk2_out
    RAMB18_X1Y55         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.284    
                         clock uncertainty           -0.077    14.208    
    RAMB18_X1Y55         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    13.766    gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -13.532    
  -------------------------------------------------------------------
                         slack                                  0.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.748%)  route 0.159ns (49.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.649     2.869    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X56Y85         FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.164     3.033 r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[4]/Q
                         net (fo=1, routed)           0.159     3.192    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch[4]
    SLICE_X52Y85         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.923     3.538    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X52Y85         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK
                         clock pessimism             -0.634     2.905    
    SLICE_X52Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     3.088    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.336%)  route 0.064ns (25.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.654     2.874    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X45Y93         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDPE (Prop_fdpe_C_Q)         0.141     3.015 r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]/Q
                         net (fo=2, routed)           0.064     3.079    eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/Q[3]
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.045     3.124 r  eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/CRC_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     3.124    eth_int_inst/ec_wrapper/crcChk/D[11]
    SLICE_X44Y93         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.929     3.544    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X44Y93         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[13]/C
                         clock pessimism             -0.658     2.886    
    SLICE_X44Y93         FDPE (Hold_fdpe_C_D)         0.121     3.007    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 eth_int_inst/tx_ctrl_dest_mac_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/internal_eth_dout_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.307%)  route 0.064ns (25.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.638     2.858    eth_int_inst/userclk2_out
    SLICE_X73Y81         FDRE                                         r  eth_int_inst/tx_ctrl_dest_mac_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y81         FDRE (Prop_fdre_C_Q)         0.141     2.999 r  eth_int_inst/tx_ctrl_dest_mac_reg[37]/Q
                         net (fo=2, routed)           0.064     3.063    eth_int_inst/data_manager_blk/RAM_COMM_DEC/internal_eth_dout_reg[47]_1[37]
    SLICE_X72Y81         LUT6 (Prop_lut6_I2_O)        0.045     3.108 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/internal_eth_dout[37]_i_1/O
                         net (fo=1, routed)           0.000     3.108    eth_int_inst/data_manager_blk_n_413
    SLICE_X72Y81         FDRE                                         r  eth_int_inst/internal_eth_dout_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.911     3.526    eth_int_inst/userclk2_out
    SLICE_X72Y81         FDRE                                         r  eth_int_inst/internal_eth_dout_reg[37]/C
                         clock pessimism             -0.656     2.871    
    SLICE_X72Y81         FDRE (Hold_fdre_C_D)         0.121     2.992    eth_int_inst/internal_eth_dout_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.650     2.870    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X55Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     3.011 r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_reg/Q
                         net (fo=1, routed)           0.055     3.065    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED
    SLICE_X55Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.924     3.539    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X55Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_REG1_reg/C
                         clock pessimism             -0.670     2.869    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.075     2.944    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_REG1_reg
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.183%)  route 0.219ns (60.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.588     2.807    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X43Y105        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.141     2.948 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__11/Q
                         net (fo=10, routed)          0.219     3.167    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/ADDRBWRADDR[3]
    RAMB18_X2Y41         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.896     3.511    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/userclk2_out
    RAMB18_X2Y41         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.651     2.860    
    RAMB18_X2Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     3.043    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.648     2.868    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X58Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.141     3.009 r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_reg/Q
                         net (fo=1, routed)           0.063     3.071    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I
    SLICE_X58Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.922     3.537    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X58Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/C
                         clock pessimism             -0.670     2.867    
    SLICE_X58Y62         FDRE (Hold_fdre_C_D)         0.075     2.942    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/ABILITY_MATCH_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.973%)  route 0.076ns (29.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.650     2.870    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X53Y65         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141     3.011 r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[15]/Q
                         net (fo=3, routed)           0.076     3.087    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[15]_0[3]
    SLICE_X52Y65         LUT6 (Prop_lut6_I3_O)        0.045     3.132 r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/ABILITY_MATCH_i_1/O
                         net (fo=1, routed)           0.000     3.132    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/ABILITY_MATCH_i_1_n_0
    SLICE_X52Y65         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/ABILITY_MATCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.922     3.537    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X52Y65         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/ABILITY_MATCH_reg/C
                         clock pessimism             -0.655     2.883    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.120     3.003    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/ABILITY_MATCH_reg
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/FSM_onehot_Sreg0_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/FSM_onehot_Sreg0_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.094%)  route 0.066ns (31.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.680     2.900    eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/userclk2_out
    SLICE_X39Y84         FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/FSM_onehot_Sreg0_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.141     3.041 r  eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/FSM_onehot_Sreg0_reg[40]/Q
                         net (fo=2, routed)           0.066     3.107    eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/FSM_onehot_Sreg0_reg_n_0_[40]
    SLICE_X39Y84         FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/FSM_onehot_Sreg0_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.954     3.569    eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/userclk2_out
    SLICE_X39Y84         FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/FSM_onehot_Sreg0_reg[41]/C
                         clock pessimism             -0.670     2.899    
    SLICE_X39Y84         FDRE (Hold_fdre_C_D)         0.075     2.974    eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/FSM_onehot_Sreg0_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.107    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.062%)  route 0.211ns (59.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.650     2.870    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X51Y84         FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     3.011 r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[2]/Q
                         net (fo=1, routed)           0.211     3.221    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch[2]
    SLICE_X56Y84         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.922     3.537    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X56Y84         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
                         clock pessimism             -0.634     2.904    
    SLICE_X56Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     3.087    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[25]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.662%)  route 0.338ns (67.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.642     2.862    eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/userclk2_out
    SLICE_X70Y87         FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDRE (Prop_fdre_C_Q)         0.164     3.026 r  eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac_reg[25]/Q
                         net (fo=3, routed)           0.338     3.364    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/src_mac[25]
    RAMB36_X4Y18         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[25]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.951     3.566    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y18         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.634     2.932    
    RAMB36_X4Y18         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[25])
                                                      0.296     3.228    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeiclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB36_X3Y18     BRAM0_inst/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            1.962         8.000       6.038      RAMB36_X4Y16     FIFO_SYNC_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.962         8.000       6.038      RAMB36_X4Y16     FIFO_SYNC_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y46     core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y44     core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y47     core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y43     core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X5Y44     core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X5Y47     core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X5Y45     core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X52Y83     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X52Y83     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X56Y83     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X56Y83     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X56Y84     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X56Y84     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X56Y84     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X56Y84     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X52Y85     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X52Y85     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X52Y83     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X52Y83     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X56Y83     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X56Y83     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X56Y84     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X56Y84     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X56Y84     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X56Y84     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X52Y85     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X52Y85     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack       10.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.053ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.841ns (15.188%)  route 4.696ns (84.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.149ns = ( 22.149 - 16.000 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.733     6.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[0])
                                                      0.841     7.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXDATA[0]
                         net (fo=1, routed)           4.696    12.259    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[0]
    SLICE_X115Y10        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.429    22.150    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X115Y10        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                         clock pessimism              0.286    22.435    
                         clock uncertainty           -0.085    22.351    
    SLICE_X115Y10        FDRE (Setup_fdre_C_D)       -0.039    22.312    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.312    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                 10.053    

Slack (MET) :             10.089ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.841ns (15.287%)  route 4.660ns (84.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 22.151 - 16.000 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.733     6.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[15])
                                                      0.841     7.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXDATA[15]
                         net (fo=1, routed)           4.660    12.223    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[15]
    SLICE_X114Y9         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.430    22.151    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X114Y9         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                         clock pessimism              0.286    22.436    
                         clock uncertainty           -0.085    22.352    
    SLICE_X114Y9         FDRE (Setup_fdre_C_D)       -0.039    22.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         22.313    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                 10.089    

Slack (MET) :             10.115ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.879ns (16.038%)  route 4.602ns (83.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 22.151 - 16.000 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.733     6.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXNOTINTABLE[1])
                                                      0.879     7.601 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXNOTINTABLE[1]
                         net (fo=1, routed)           4.602    12.202    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_int[1]
    SLICE_X115Y8         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.430    22.151    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X115Y8         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                         clock pessimism              0.286    22.436    
                         clock uncertainty           -0.085    22.352    
    SLICE_X115Y8         FDRE (Setup_fdre_C_D)       -0.034    22.318    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                 10.115    

Slack (MET) :             10.259ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.879ns (16.399%)  route 4.481ns (83.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.149ns = ( 22.149 - 16.000 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.733     6.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXNOTINTABLE[0])
                                                      0.879     7.601 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXNOTINTABLE[0]
                         net (fo=1, routed)           4.481    12.082    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_int[0]
    SLICE_X116Y13        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.429    22.150    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X116Y13        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                         clock pessimism              0.286    22.435    
                         clock uncertainty           -0.085    22.351    
    SLICE_X116Y13        FDRE (Setup_fdre_C_D)       -0.010    22.341    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.341    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                 10.259    

Slack (MET) :             10.447ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 0.841ns (16.332%)  route 4.308ns (83.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 22.151 - 16.000 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.733     6.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[9])
                                                      0.841     7.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXDATA[9]
                         net (fo=1, routed)           4.308    11.871    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[9]
    SLICE_X114Y8         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.430    22.151    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X114Y8         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                         clock pessimism              0.286    22.436    
                         clock uncertainty           -0.085    22.352    
    SLICE_X114Y8         FDRE (Setup_fdre_C_D)       -0.034    22.318    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                         -11.871    
  -------------------------------------------------------------------
                         slack                                 10.447    

Slack (MET) :             10.513ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.841ns (16.574%)  route 4.233ns (83.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.147ns = ( 22.146 - 16.000 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.733     6.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[1])
                                                      0.841     7.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXDATA[1]
                         net (fo=1, routed)           4.233    11.796    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[1]
    SLICE_X115Y14        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.426    22.147    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X115Y14        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                         clock pessimism              0.286    22.432    
                         clock uncertainty           -0.085    22.348    
    SLICE_X115Y14        FDRE (Setup_fdre_C_D)       -0.039    22.309    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                 10.513    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.841ns (16.597%)  route 4.226ns (83.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 22.151 - 16.000 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.733     6.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[10])
                                                      0.841     7.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXDATA[10]
                         net (fo=1, routed)           4.226    11.789    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[10]
    SLICE_X115Y8         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.430    22.151    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X115Y8         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                         clock pessimism              0.286    22.436    
                         clock uncertainty           -0.085    22.352    
    SLICE_X115Y8         FDRE (Setup_fdre_C_D)       -0.039    22.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         22.313    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.677ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 0.841ns (17.154%)  route 4.062ns (82.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.149ns = ( 22.149 - 16.000 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.733     6.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[2])
                                                      0.841     7.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXDATA[2]
                         net (fo=1, routed)           4.062    11.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[2]
    SLICE_X115Y10        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.429    22.150    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X115Y10        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                         clock pessimism              0.286    22.435    
                         clock uncertainty           -0.085    22.351    
    SLICE_X115Y10        FDRE (Setup_fdre_C_D)       -0.049    22.302    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.302    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 10.677    

Slack (MET) :             10.881ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.841ns (17.840%)  route 3.873ns (82.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.149ns = ( 22.149 - 16.000 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.733     6.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[3])
                                                      0.841     7.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXDATA[3]
                         net (fo=1, routed)           3.873    11.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[3]
    SLICE_X115Y10        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.429    22.150    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X115Y10        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                         clock pessimism              0.286    22.435    
                         clock uncertainty           -0.085    22.351    
    SLICE_X115Y10        FDRE (Setup_fdre_C_D)       -0.034    22.317    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         22.317    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                 10.881    

Slack (MET) :             10.923ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.887ns (19.002%)  route 3.781ns (80.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 22.151 - 16.000 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.733     6.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXCHARISCOMMA[1])
                                                      0.887     7.609 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXCHARISCOMMA[1]
                         net (fo=1, routed)           3.781    11.389    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_int[1]
    SLICE_X114Y8         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.430    22.151    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X114Y8         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                         clock pessimism              0.286    22.436    
                         clock uncertainty           -0.085    22.352    
    SLICE_X114Y8         FDRE (Setup_fdre_C_D)       -0.039    22.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.313    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 10.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPVAL[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.247%)  route 0.315ns (65.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/Q
                         net (fo=1, routed)           0.315     3.423    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_2[1]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPVAL[1]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPVAL[1])
                                                      0.105     3.290    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[4]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.999%)  route 0.365ns (69.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/Q
                         net (fo=1, routed)           0.365     3.473    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[4]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[4])
                                                      0.108     3.293    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.473    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[5]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.941%)  route 0.366ns (69.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/Q
                         net (fo=1, routed)           0.366     3.474    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[5]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.108     3.293    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[6]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.941%)  route 0.366ns (69.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/Q
                         net (fo=1, routed)           0.366     3.474    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[6]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[6])
                                                      0.108     3.293    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.246ns (78.819%)  route 0.066ns (21.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.654     2.874    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X44Y56         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.148     3.022 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.066     3.088    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3
    SLICE_X44Y56         LUT4 (Prop_lut4_I3_O)        0.098     3.186 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.186    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X44Y56         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.929     3.544    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X44Y56         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.671     2.873    
    SLICE_X44Y56         FDRE (Hold_fdre_C_D)         0.120     2.993    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.994    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPMODE[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.164ns (31.330%)  route 0.359ns (68.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/Q
                         net (fo=1, routed)           0.359     3.468    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_1[1]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPMODE[1])
                                                      0.084     3.269    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[8]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.128ns (25.365%)  route 0.377ns (74.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.723     2.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.128     3.070 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/Q
                         net (fo=1, routed)           0.377     3.447    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[8]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[8])
                                                      0.054     3.239    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.256%)  route 0.150ns (41.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.649     2.868    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X62Y54         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.164     3.033 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.150     3.182    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.045     3.227 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.227    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X62Y53         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.924     3.539    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X62Y53         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.655     2.885    
    SLICE_X62Y53         FDRE (Hold_fdre_C_D)         0.120     3.004    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[9]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.141ns (24.962%)  route 0.424ns (75.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.722     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     3.082 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/Q
                         net (fo=1, routed)           0.424     3.506    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[9]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.658     3.164    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.108     3.272    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.617%)  route 0.161ns (53.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.654     2.874    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X45Y54         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     3.015 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.161     3.176    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X44Y56         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.929     3.544    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X44Y56         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.655     2.889    
    SLICE_X44Y56         FDRE (Hold_fdre_C_D)         0.052     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeihclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y18      phy_inst/U0/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X51Y22        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X50Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X114Y8        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X51Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y22        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y22        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X114Y8        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X114Y8        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y9         phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y9         phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y22        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y22        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X114Y8        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X114Y8        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y9         phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y9         phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  local_clk62p5
  To Clock:  local_clk62p5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         local_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y6    endpoint_inst/mmcm0_clk0_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN2   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN2   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  fclk1
  To Clock:  fclk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk1
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y25     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y25     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y4      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y4      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y3      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y3      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y6      fe_inst/gen_afe[0].afe_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk1
  To Clock:  mclk1

Setup :         2313  Failing Endpoints,  Worst Slack       -2.278ns,  Total Violation    -4302.290ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 14.836 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682    -0.661    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.119 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.121    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.376 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.378    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.633 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.635    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.890 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.892    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.147 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.149    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.404 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.406    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.661 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.663    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.918 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.920    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.175 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.177    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.432 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.434    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.689 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.691    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.946 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.002    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.255    16.257 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[0]
                         net (fo=1, routed)           0.002    16.259    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_153
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    14.836    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.103    
                         clock uncertainty           -0.097    15.006    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.025    13.981    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 14.836 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682    -0.661    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.119 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.121    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.376 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.378    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.633 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.635    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.890 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.892    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.147 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.149    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.404 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.406    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.661 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.663    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.918 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.920    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.175 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.177    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.432 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.434    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.689 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.691    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.946 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.002    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.255    16.257 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[10]
                         net (fo=1, routed)           0.002    16.259    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_143
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    14.836    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.103    
                         clock uncertainty           -0.097    15.006    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.025    13.981    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 14.836 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682    -0.661    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.119 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.121    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.376 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.378    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.633 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.635    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.890 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.892    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.147 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.149    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.404 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.406    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.661 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.663    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.918 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.920    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.175 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.177    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.432 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.434    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.689 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.691    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.946 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.002    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.255    16.257 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[11]
                         net (fo=1, routed)           0.002    16.259    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_142
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    14.836    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.103    
                         clock uncertainty           -0.097    15.006    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.025    13.981    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 14.836 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682    -0.661    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.119 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.121    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.376 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.378    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.633 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.635    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.890 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.892    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.147 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.149    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.404 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.406    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.661 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.663    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.918 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.920    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.175 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.177    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.432 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.434    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.689 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.691    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.946 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.002    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.255    16.257 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[12]
                         net (fo=1, routed)           0.002    16.259    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_141
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    14.836    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.103    
                         clock uncertainty           -0.097    15.006    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.025    13.981    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 14.836 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682    -0.661    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.119 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.121    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.376 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.378    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.633 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.635    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.890 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.892    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.147 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.149    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.404 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.406    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.661 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.663    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.918 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.920    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.175 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.177    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.432 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.434    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.689 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.691    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.946 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.002    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.255    16.257 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[13]
                         net (fo=1, routed)           0.002    16.259    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_140
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    14.836    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.103    
                         clock uncertainty           -0.097    15.006    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.025    13.981    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 14.836 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682    -0.661    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.119 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.121    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.376 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.378    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.633 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.635    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.890 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.892    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.147 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.149    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.404 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.406    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.661 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.663    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.918 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.920    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.175 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.177    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.432 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.434    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.689 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.691    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.946 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.002    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.255    16.257 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[14]
                         net (fo=1, routed)           0.002    16.259    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_139
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    14.836    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.103    
                         clock uncertainty           -0.097    15.006    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.025    13.981    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 14.836 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682    -0.661    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.119 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.121    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.376 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.378    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.633 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.635    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.890 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.892    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.147 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.149    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.404 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.406    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.661 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.663    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.918 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.920    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.175 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.177    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.432 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.434    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.689 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.691    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.946 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.002    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.255    16.257 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[15]
                         net (fo=1, routed)           0.002    16.259    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_138
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    14.836    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.103    
                         clock uncertainty           -0.097    15.006    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.025    13.981    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 14.836 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682    -0.661    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.119 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.121    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.376 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.378    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.633 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.635    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.890 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.892    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.147 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.149    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.404 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.406    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.661 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.663    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.918 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.920    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.175 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.177    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.432 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.434    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.689 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.691    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.946 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.002    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.255    16.257 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[16]
                         net (fo=1, routed)           0.002    16.259    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_137
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    14.836    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.103    
                         clock uncertainty           -0.097    15.006    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.025    13.981    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 14.836 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682    -0.661    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.119 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.121    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.376 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.378    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.633 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.635    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.890 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.892    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.147 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.149    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.404 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.406    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.661 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.663    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.918 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.920    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.175 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.177    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.432 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.434    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.689 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.691    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.946 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.002    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.255    16.257 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[17]
                         net (fo=1, routed)           0.002    16.259    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_136
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    14.836    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.103    
                         clock uncertainty           -0.097    15.006    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.025    13.981    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 14.836 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.682    -0.661    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.119 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.121    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.376 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.378    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.633 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.635    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.890 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.892    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.147 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.149    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.404 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.406    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.661 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.663    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.918 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.920    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.175 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.177    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.432 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.434    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.689 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.691    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.946 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    15.002    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.255    16.257 r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11/PCOUT[18]
                         net (fo=1, routed)           0.002    16.259    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_135
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       1.435    14.836    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/mclk
    DSP48_X1Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.103    
                         clock uncertainty           -0.097    15.006    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.025    13.981    fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 -2.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[3].spy_inst/gendelay[6].srlc32e_0_inst/D
                            (rising edge-triggered cell SRLC32E clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.577    -0.549    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/mclk
    SLICE_X68Y152        FDRE                                         r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/o_data_reg[6]/Q
                         net (fo=1, routed)           0.097    -0.288    gen_spy_afe[4].gen_spy_bit[3].spy_inst/dia[6]
    SLICE_X66Y152        SRLC32E                                      r  gen_spy_afe[4].gen_spy_bit[3].spy_inst/gendelay[6].srlc32e_0_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.848    -0.944    gen_spy_afe[4].gen_spy_bit[3].spy_inst/mclk
    SLICE_X66Y152        SRLC32E                                      r  gen_spy_afe[4].gen_spy_bit[3].spy_inst/gendelay[6].srlc32e_0_inst/CLK
                         clock pessimism              0.411    -0.533    
    SLICE_X66Y152        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.350    gen_spy_afe[4].gen_spy_bit[3].spy_inst/gendelay[6].srlc32e_0_inst
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 gen_spy_afe[3].gen_spy_bit[6].spy_inst/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.490%)  route 0.162ns (53.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.620    -0.506    gen_spy_afe[3].gen_spy_bit[6].spy_inst/mclk
    SLICE_X23Y136        FDRE                                         r  gen_spy_afe[3].gen_spy_bit[6].spy_inst/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  gen_spy_afe[3].gen_spy_bit[6].spy_inst/addr_reg_reg[7]/Q
                         net (fo=6, routed)           0.162    -0.203    gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ADDRARDADDR[7]
    RAMB18_X1Y55         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.930    -0.862    gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X1Y55         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.409    -0.452    
    RAMB18_X1Y55         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.269    gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[7].spy_inst/dia_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.610%)  route 0.272ns (62.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.585    -0.541    gen_spy_afe[2].gen_spy_bit[7].spy_inst/mclk
    SLICE_X44Y109        FDRE                                         r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/dia_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/dia_reg_reg[5]/Q
                         net (fo=1, routed)           0.272    -0.105    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/Q[1]
    RAMB18_X2Y42         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.892    -0.900    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X2Y42         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.431    -0.468    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.172    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[3].spy_inst/dia_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.164ns (26.984%)  route 0.444ns (73.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.683    -0.443    gen_spy_afe[2].gen_spy_bit[3].spy_inst/mclk
    SLICE_X22Y81         FDRE                                         r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/dia_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.279 r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/dia_reg_reg[2]/Q
                         net (fo=1, routed)           0.444     0.165    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/Q[2]
    RAMB18_X1Y43         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.931    -0.861    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X1Y43         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.660    -0.200    
    RAMB18_X1Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.096    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.656%)  route 0.323ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.641    -0.485    gen_spy_afe[3].gen_spy_bit[1].spy_inst/mclk
    SLICE_X88Y97         FDRE                                         r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[5]/Q
                         net (fo=6, routed)           0.323     0.003    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ADDRARDADDR[5]
    RAMB18_X5Y41         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.880    -0.912    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X5Y41         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.660    -0.251    
    RAMB18_X5Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.068    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.656%)  route 0.323ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.641    -0.485    gen_spy_afe[3].gen_spy_bit[1].spy_inst/mclk
    SLICE_X88Y97         FDRE                                         r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[5]/Q
                         net (fo=6, routed)           0.323     0.003    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ADDRARDADDR[5]
    RAMB18_X5Y40         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.880    -0.912    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X5Y40         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.660    -0.251    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.068    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 gen_spy_afe[4].gen_spy_bit[8].spy_inst/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.323%)  route 0.184ns (56.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.568    -0.558    gen_spy_afe[4].gen_spy_bit[8].spy_inst/mclk
    SLICE_X65Y123        FDRE                                         r  gen_spy_afe[4].gen_spy_bit[8].spy_inst/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  gen_spy_afe[4].gen_spy_bit[8].spy_inst/addr_reg_reg[2]/Q
                         net (fo=6, routed)           0.184    -0.233    gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ADDRARDADDR[2]
    RAMB18_X3Y49         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.873    -0.919    gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X3Y49         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.431    -0.487    
    RAMB18_X3Y49         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.304    gen_spy_afe[4].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.450%)  route 0.326ns (66.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.641    -0.485    gen_spy_afe[3].gen_spy_bit[1].spy_inst/mclk
    SLICE_X88Y97         FDRE                                         r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[6]/Q
                         net (fo=6, routed)           0.326     0.006    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ADDRARDADDR[6]
    RAMB18_X5Y41         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.880    -0.912    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X5Y41         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.660    -0.251    
    RAMB18_X5Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.068    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.450%)  route 0.326ns (66.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.641    -0.485    gen_spy_afe[3].gen_spy_bit[1].spy_inst/mclk
    SLICE_X88Y97         FDRE                                         r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/addr_reg_reg[6]/Q
                         net (fo=6, routed)           0.326     0.006    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ADDRARDADDR[6]
    RAMB18_X5Y40         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.880    -0.912    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X5Y40         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.660    -0.251    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.068    gen_spy_afe[3].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.631%)  route 0.182ns (56.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.714    -0.412    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    SLICE_X11Y200        FDRE                                         r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y200        FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_0_reg[5]/Q
                         net (fo=2, routed)           0.182    -0.089    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_0_reg_n_0_[5]
    SLICE_X11Y199        FDRE                                         r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=14465, routed)       0.898    -0.894    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    SLICE_X11Y199        FDRE                                         r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_1_reg[5]/C
                         clock pessimism              0.660    -0.233    
    SLICE_X11Y199        FDRE (Hold_fdre_C_D)         0.070    -0.163    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X1Y2       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X8Y30      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[1].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X2Y35      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X8Y15      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X7Y3       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[4].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X0Y19      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X6Y26      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X0Y1       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[7].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X1Y17      fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X2Y4       fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[1].self_trigger_inst/r_multdata_14_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X36Y33     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X36Y33     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y12    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y12    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y17    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y17    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y19    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y19    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y10    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y10    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X36Y33     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X36Y33     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y12    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y12    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y17    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y17    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y19    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y19    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y10    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X116Y10    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_44_reg[13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout1
  To Clock:  mmcm1_clkfbout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y8    endpoint_inst/mmcm1_clkfb_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfbout
  To Clock:  mmcm0_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7    endpoint_inst/mmcm0_clkfb_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sclk100
  To Clock:  sclk100

Setup :            0  Failing Endpoints,  Worst Slack        5.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.819ns (19.534%)  route 3.374ns (80.466%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.249    -1.095    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][0]_0
    SLICE_X78Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y113        FDRE (Prop_fdre_C_Q)         0.313    -0.782 f  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/Q
                         net (fo=5, routed)           0.511    -0.270    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0]_1[2]
    SLICE_X79Y113        LUT6 (Prop_lut6_I1_O)        0.215    -0.055 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4/O
                         net (fo=3, routed)           0.594     0.539    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4_n_0
    SLICE_X78Y114        LUT3 (Prop_lut3_I1_O)        0.097     0.636 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_2/O
                         net (fo=19, routed)          1.187     1.823    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state_reg[5]
    SLICE_X76Y112        LUT4 (Prop_lut4_I1_O)        0.097     1.920 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.502     2.422    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.097     2.519 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.579     3.098    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_0
    SLICE_X75Y111        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.160     8.560    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X75Y111        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.316     8.876    
                         clock uncertainty           -0.074     8.803    
    SLICE_X75Y111        FDRE (Setup_fdre_C_CE)      -0.150     8.653    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.819ns (19.534%)  route 3.374ns (80.466%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.249    -1.095    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][0]_0
    SLICE_X78Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y113        FDRE (Prop_fdre_C_Q)         0.313    -0.782 f  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/Q
                         net (fo=5, routed)           0.511    -0.270    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0]_1[2]
    SLICE_X79Y113        LUT6 (Prop_lut6_I1_O)        0.215    -0.055 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4/O
                         net (fo=3, routed)           0.594     0.539    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4_n_0
    SLICE_X78Y114        LUT3 (Prop_lut3_I1_O)        0.097     0.636 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_2/O
                         net (fo=19, routed)          1.187     1.823    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state_reg[5]
    SLICE_X76Y112        LUT4 (Prop_lut4_I1_O)        0.097     1.920 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.502     2.422    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.097     2.519 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.579     3.098    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_0
    SLICE_X75Y111        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.160     8.560    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X75Y111        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.316     8.876    
                         clock uncertainty           -0.074     8.803    
    SLICE_X75Y111        FDRE (Setup_fdre_C_CE)      -0.150     8.653    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.819ns (19.534%)  route 3.374ns (80.466%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.249    -1.095    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][0]_0
    SLICE_X78Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y113        FDRE (Prop_fdre_C_Q)         0.313    -0.782 f  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/Q
                         net (fo=5, routed)           0.511    -0.270    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0]_1[2]
    SLICE_X79Y113        LUT6 (Prop_lut6_I1_O)        0.215    -0.055 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4/O
                         net (fo=3, routed)           0.594     0.539    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4_n_0
    SLICE_X78Y114        LUT3 (Prop_lut3_I1_O)        0.097     0.636 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_2/O
                         net (fo=19, routed)          1.187     1.823    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state_reg[5]
    SLICE_X76Y112        LUT4 (Prop_lut4_I1_O)        0.097     1.920 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.502     2.422    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.097     2.519 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.579     3.098    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_0
    SLICE_X75Y111        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.160     8.560    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X75Y111        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.316     8.876    
                         clock uncertainty           -0.074     8.803    
    SLICE_X75Y111        FDRE (Setup_fdre_C_CE)      -0.150     8.653    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.819ns (19.449%)  route 3.392ns (80.551%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.249    -1.095    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][0]_0
    SLICE_X78Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y113        FDRE (Prop_fdre_C_Q)         0.313    -0.782 f  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/Q
                         net (fo=5, routed)           0.511    -0.270    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0]_1[2]
    SLICE_X79Y113        LUT6 (Prop_lut6_I1_O)        0.215    -0.055 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4/O
                         net (fo=3, routed)           0.594     0.539    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4_n_0
    SLICE_X78Y114        LUT3 (Prop_lut3_I1_O)        0.097     0.636 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_2/O
                         net (fo=19, routed)          1.187     1.823    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state_reg[5]
    SLICE_X76Y112        LUT4 (Prop_lut4_I1_O)        0.097     1.920 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.502     2.422    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.097     2.519 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.598     3.116    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_0
    SLICE_X76Y111        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.157     8.557    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X76Y111        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.316     8.873    
                         clock uncertainty           -0.074     8.800    
    SLICE_X76Y111        FDRE (Setup_fdre_C_CE)      -0.119     8.681    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.819ns (19.449%)  route 3.392ns (80.551%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.249    -1.095    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][0]_0
    SLICE_X78Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y113        FDRE (Prop_fdre_C_Q)         0.313    -0.782 f  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/Q
                         net (fo=5, routed)           0.511    -0.270    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0]_1[2]
    SLICE_X79Y113        LUT6 (Prop_lut6_I1_O)        0.215    -0.055 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4/O
                         net (fo=3, routed)           0.594     0.539    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4_n_0
    SLICE_X78Y114        LUT3 (Prop_lut3_I1_O)        0.097     0.636 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_2/O
                         net (fo=19, routed)          1.187     1.823    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state_reg[5]
    SLICE_X76Y112        LUT4 (Prop_lut4_I1_O)        0.097     1.920 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.502     2.422    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.097     2.519 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.598     3.116    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_0
    SLICE_X76Y111        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.157     8.557    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X76Y111        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.316     8.873    
                         clock uncertainty           -0.074     8.800    
    SLICE_X76Y111        FDRE (Setup_fdre_C_CE)      -0.119     8.681    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.684ns (18.998%)  route 2.916ns (81.002%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 8.556 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.257    -1.087    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X74Y116        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        FDRE (Prop_fdre_C_Q)         0.393    -0.694 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]/Q
                         net (fo=2, routed)           0.787     0.093    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]
    SLICE_X75Y116        LUT6 (Prop_lut6_I4_O)        0.097     0.190 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.500     0.690    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X75Y113        LUT6 (Prop_lut6_I0_O)        0.097     0.787 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          0.722     1.509    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X77Y114        LUT2 (Prop_lut2_I0_O)        0.097     1.606 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.907     2.514    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X76Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.156     8.556    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X76Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[0]/C
                         clock pessimism              0.316     8.872    
                         clock uncertainty           -0.074     8.799    
    SLICE_X76Y113        FDRE (Setup_fdre_C_R)       -0.515     8.284    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.684ns (18.998%)  route 2.916ns (81.002%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 8.556 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.257    -1.087    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X74Y116        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        FDRE (Prop_fdre_C_Q)         0.393    -0.694 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]/Q
                         net (fo=2, routed)           0.787     0.093    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]
    SLICE_X75Y116        LUT6 (Prop_lut6_I4_O)        0.097     0.190 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.500     0.690    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X75Y113        LUT6 (Prop_lut6_I0_O)        0.097     0.787 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          0.722     1.509    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X77Y114        LUT2 (Prop_lut2_I0_O)        0.097     1.606 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.907     2.514    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X76Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.156     8.556    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X76Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[1]/C
                         clock pessimism              0.316     8.872    
                         clock uncertainty           -0.074     8.799    
    SLICE_X76Y113        FDRE (Setup_fdre_C_R)       -0.515     8.284    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.684ns (18.998%)  route 2.916ns (81.002%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 8.556 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.257    -1.087    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X74Y116        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        FDRE (Prop_fdre_C_Q)         0.393    -0.694 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]/Q
                         net (fo=2, routed)           0.787     0.093    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]
    SLICE_X75Y116        LUT6 (Prop_lut6_I4_O)        0.097     0.190 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.500     0.690    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X75Y113        LUT6 (Prop_lut6_I0_O)        0.097     0.787 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          0.722     1.509    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X77Y114        LUT2 (Prop_lut2_I0_O)        0.097     1.606 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.907     2.514    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X76Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.156     8.556    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X76Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[2]/C
                         clock pessimism              0.316     8.872    
                         clock uncertainty           -0.074     8.799    
    SLICE_X76Y113        FDRE (Setup_fdre_C_R)       -0.515     8.284    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.684ns (18.998%)  route 2.916ns (81.002%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 8.556 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.257    -1.087    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X74Y116        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        FDRE (Prop_fdre_C_Q)         0.393    -0.694 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]/Q
                         net (fo=2, routed)           0.787     0.093    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[15]
    SLICE_X75Y116        LUT6 (Prop_lut6_I4_O)        0.097     0.190 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.500     0.690    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X75Y113        LUT6 (Prop_lut6_I0_O)        0.097     0.787 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          0.722     1.509    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X77Y114        LUT2 (Prop_lut2_I0_O)        0.097     1.606 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.907     2.514    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X76Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.156     8.556    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X76Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[3]/C
                         clock pessimism              0.316     8.872    
                         clock uncertainty           -0.074     8.799    
    SLICE_X76Y113        FDRE (Setup_fdre_C_R)       -0.515     8.284    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.819ns (20.619%)  route 3.153ns (79.381%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.249    -1.095    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][0]_0
    SLICE_X78Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y113        FDRE (Prop_fdre_C_Q)         0.313    -0.782 f  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0][2]/Q
                         net (fo=5, routed)           0.511    -0.270    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs_reg[0]_1[2]
    SLICE_X79Y113        LUT6 (Prop_lut6_I1_O)        0.215    -0.055 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4/O
                         net (fo=3, routed)           0.594     0.539    endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_4_n_0
    SLICE_X78Y114        LUT3 (Prop_lut3_I1_O)        0.097     0.636 r  endpoint_inst/pdts_endpoint_inst/ep/startup/chk/ctrs[0][7]_i_2/O
                         net (fo=19, routed)          1.187     1.823    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state_reg[5]
    SLICE_X76Y112        LUT4 (Prop_lut4_I1_O)        0.097     1.920 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.502     2.422    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.097     2.519 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.359     2.877    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_0
    SLICE_X75Y112        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.160     8.560    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X75Y112        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.316     8.876    
                         clock uncertainty           -0.074     8.803    
    SLICE_X75Y112        FDRE (Setup_fdre_C_CE)      -0.150     8.653    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  5.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.664    -0.462    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_PLL0LOCK/sysclk_in
    SLICE_X49Y218        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y218        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.266    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_PLL0LOCK/data_sync1
    SLICE_X49Y218        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.937    -0.854    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_PLL0LOCK/sysclk_in
    SLICE_X49Y218        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/C
                         clock pessimism              0.392    -0.462    
    SLICE_X49Y218        FDRE (Hold_fdre_C_D)         0.075    -0.387    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.662    -0.464    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X43Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.268    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X43Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.935    -0.856    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X43Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism              0.392    -0.464    
    SLICE_X43Y221        FDRE (Hold_fdre_C_D)         0.075    -0.389    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.670    -0.456    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X51Y241        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y241        FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.260    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X51Y241        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.945    -0.846    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X51Y241        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism              0.390    -0.456    
    SLICE_X51Y241        FDRE (Hold_fdre_C_D)         0.075    -0.381    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.669    -0.457    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X49Y239        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y239        FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.261    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X49Y239        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.944    -0.847    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X49Y239        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism              0.390    -0.457    
    SLICE_X49Y239        FDRE (Hold_fdre_C_D)         0.075    -0.382    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.562    -0.564    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[3]_0
    SLICE_X79Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.368    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db[2]
    SLICE_X79Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.832    -0.960    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[3]_0
    SLICE_X79Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[2]/C
                         clock pessimism              0.395    -0.564    
    SLICE_X79Y113        FDRE (Hold_fdre_C_D)         0.075    -0.489    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.582    -0.544    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/sysclk_in
    SLICE_X59Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y198        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.348    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync1
    SLICE_X59Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.853    -0.939    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/sysclk_in
    SLICE_X59Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/C
                         clock pessimism              0.395    -0.544    
    SLICE_X59Y198        FDRE (Hold_fdre_C_D)         0.075    -0.469    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.582    -0.544    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X59Y199        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.348    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X59Y199        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.853    -0.939    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X59Y199        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism              0.395    -0.544    
    SLICE_X59Y199        FDRE (Hold_fdre_C_D)         0.075    -0.469    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.664    -0.462    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X50Y218        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y218        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.063    -0.258    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X50Y218        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.937    -0.854    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X50Y218        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism              0.392    -0.462    
    SLICE_X50Y218        FDRE (Hold_fdre_C_D)         0.075    -0.387    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.665    -0.461    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X50Y232        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y232        FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.063    -0.257    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X50Y232        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.938    -0.853    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X50Y232        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism              0.392    -0.461    
    SLICE_X50Y232        FDRE (Hold_fdre_C_D)         0.075    -0.386    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.669    -0.457    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/sysclk_in
    SLICE_X50Y239        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y239        FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/Q
                         net (fo=1, routed)           0.063    -0.253    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync1
    SLICE_X50Y239        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.944    -0.847    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/sysclk_in
    SLICE_X50Y239        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/C
                         clock pessimism              0.390    -0.457    
    SLICE_X50Y239        FDRE (Hold_fdre_C_D)         0.075    -0.382    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_COMMON/DRPCLK          n/a            5.714         10.000      4.286      GTPE2_COMMON_X0Y1   core_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y5  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y6  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y7  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1       endpoint_inst/mmcm_clk2_inst/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.515         10.000      8.485      GTPE2_COMMON_X0Y1   core_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT2           n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1     endpoint_inst/mmcm0_inst/CLKOUT2
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X50Y200       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X50Y200       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2           n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1     endpoint_inst/mmcm0_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X80Y115       endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X80Y115       endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y200       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y200       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y200       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y200       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y202       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y202       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y202       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y202       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X80Y115       endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X80Y115       endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y200       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y200       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y200       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y200       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y202       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y202       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y202       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y202       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        1.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.872ns (27.018%)  route 2.355ns (72.982%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.389    -0.954    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.313    -0.641 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=4, routed)           0.626    -0.015    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X67Y52         LUT4 (Prop_lut4_I3_O)        0.215     0.200 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0/O
                         net (fo=2, routed)           0.375     0.575    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0_n_0
    SLICE_X66Y52         LUT4 (Prop_lut4_I3_O)        0.247     0.822 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_2__0/O
                         net (fo=8, routed)           1.020     1.842    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/FSM_sequential_rx_state_reg[0]_0[0]
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.097     1.939 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.334     2.273    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock_n_0
    SLICE_X60Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X60Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X60Y51         FDRE (Setup_fdre_C_CE)      -0.119     3.825    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.825    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.872ns (27.018%)  route 2.355ns (72.982%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.389    -0.954    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.313    -0.641 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=4, routed)           0.626    -0.015    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X67Y52         LUT4 (Prop_lut4_I3_O)        0.215     0.200 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0/O
                         net (fo=2, routed)           0.375     0.575    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0_n_0
    SLICE_X66Y52         LUT4 (Prop_lut4_I3_O)        0.247     0.822 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_2__0/O
                         net (fo=8, routed)           1.020     1.842    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/FSM_sequential_rx_state_reg[0]_0[0]
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.097     1.939 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.334     2.273    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock_n_0
    SLICE_X60Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X60Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X60Y51         FDRE (Setup_fdre_C_CE)      -0.119     3.825    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.825    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.872ns (27.948%)  route 2.248ns (72.052%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.389    -0.954    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.313    -0.641 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=4, routed)           0.626    -0.015    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X67Y52         LUT4 (Prop_lut4_I3_O)        0.215     0.200 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0/O
                         net (fo=2, routed)           0.375     0.575    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0_n_0
    SLICE_X66Y52         LUT4 (Prop_lut4_I3_O)        0.247     0.822 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_2__0/O
                         net (fo=8, routed)           1.020     1.842    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/FSM_sequential_rx_state_reg[0]_0[0]
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.097     1.939 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.227     2.166    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock_n_0
    SLICE_X61Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X61Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X61Y51         FDRE (Setup_fdre_C_CE)      -0.150     3.794    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.794    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.872ns (27.948%)  route 2.248ns (72.052%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.389    -0.954    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.313    -0.641 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=4, routed)           0.626    -0.015    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X67Y52         LUT4 (Prop_lut4_I3_O)        0.215     0.200 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0/O
                         net (fo=2, routed)           0.375     0.575    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0_n_0
    SLICE_X66Y52         LUT4 (Prop_lut4_I3_O)        0.247     0.822 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_2__0/O
                         net (fo=8, routed)           1.020     1.842    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/FSM_sequential_rx_state_reg[0]_0[0]
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.097     1.939 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.227     2.166    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock_n_0
    SLICE_X61Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X61Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X61Y51         FDRE (Setup_fdre_C_CE)      -0.150     3.794    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.794    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.632ns (22.179%)  route 2.218ns (77.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 3.688 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.396    -0.947    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X55Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.341    -0.606 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.734     0.128    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.097     0.225 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.605     0.830    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.097     0.927 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.222     1.149    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X56Y55         LUT3 (Prop_lut3_I1_O)        0.097     1.246 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.656     1.902    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.288     3.688    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X54Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/C
                         clock pessimism              0.339     4.027    
                         clock uncertainty           -0.067     3.960    
    SLICE_X54Y58         FDRE (Setup_fdre_C_R)       -0.314     3.646    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]
  -------------------------------------------------------------------
                         required time                          3.646    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.632ns (22.179%)  route 2.218ns (77.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 3.688 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.396    -0.947    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X55Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.341    -0.606 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.734     0.128    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.097     0.225 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.605     0.830    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.097     0.927 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.222     1.149    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X56Y55         LUT3 (Prop_lut3_I1_O)        0.097     1.246 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.656     1.902    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.288     3.688    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X54Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/C
                         clock pessimism              0.339     4.027    
                         clock uncertainty           -0.067     3.960    
    SLICE_X54Y58         FDRE (Setup_fdre_C_R)       -0.314     3.646    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]
  -------------------------------------------------------------------
                         required time                          3.646    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.632ns (22.179%)  route 2.218ns (77.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 3.688 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.396    -0.947    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X55Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.341    -0.606 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.734     0.128    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.097     0.225 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.605     0.830    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.097     0.927 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.222     1.149    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X56Y55         LUT3 (Prop_lut3_I1_O)        0.097     1.246 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.656     1.902    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.288     3.688    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X54Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/C
                         clock pessimism              0.339     4.027    
                         clock uncertainty           -0.067     3.960    
    SLICE_X54Y58         FDRE (Setup_fdre_C_R)       -0.314     3.646    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]
  -------------------------------------------------------------------
                         required time                          3.646    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.632ns (22.179%)  route 2.218ns (77.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 3.688 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.396    -0.947    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X55Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.341    -0.606 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.734     0.128    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.097     0.225 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.605     0.830    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.097     0.927 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.222     1.149    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X56Y55         LUT3 (Prop_lut3_I1_O)        0.097     1.246 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.656     1.902    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.288     3.688    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X54Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                         clock pessimism              0.339     4.027    
                         clock uncertainty           -0.067     3.960    
    SLICE_X54Y58         FDRE (Setup_fdre_C_R)       -0.314     3.646    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
  -------------------------------------------------------------------
                         required time                          3.646    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.632ns (21.961%)  route 2.246ns (78.039%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.595    -0.748    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X37Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.341    -0.407 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[6]/Q
                         net (fo=3, routed)           0.897     0.490    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[6]
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.097     0.587 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_500us_i_3/O
                         net (fo=2, routed)           0.613     1.199    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_500us_i_3_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     1.296 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_i_2__0/O
                         net (fo=20, routed)          0.736     2.033    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter
    SLICE_X43Y51         LUT3 (Prop_lut3_I1_O)        0.097     2.130 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_i_1/O
                         net (fo=1, routed)           0.000     2.130    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.290     3.690    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X43Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_reg/C
                         clock pessimism              0.267     3.957    
                         clock uncertainty           -0.067     3.891    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.032     3.923    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_reg
  -------------------------------------------------------------------
                         required time                          3.923    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.632ns (22.923%)  route 2.125ns (77.077%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.396    -0.947    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X55Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.341    -0.606 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.734     0.128    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.097     0.225 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.605     0.830    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.097     0.927 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.222     1.149    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X56Y55         LUT3 (Prop_lut3_I1_O)        0.097     1.246 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.564     1.810    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.290     3.690    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X53Y56         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/C
                         clock pessimism              0.322     4.012    
                         clock uncertainty           -0.067     3.945    
    SLICE_X53Y56         FDRE (Setup_fdre_C_R)       -0.314     3.631    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.631    
                         arrival time                          -1.810    
  -------------------------------------------------------------------
                         slack                                  1.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.651    -0.475    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.334 r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.279    phy_inst/U0/core_resets_i/pma_reset_pipe[0]
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.926    -0.866    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism              0.391    -0.475    
    SLICE_X57Y54         FDPE (Hold_fdpe_C_D)         0.075    -0.400    phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.751%)  route 0.249ns (57.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.653    -0.473    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X50Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.215    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.170 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlocked_i_2/O
                         net (fo=15, routed)          0.133    -0.038    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter
    SLICE_X50Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.003    -0.789    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X50Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/C
                         clock pessimism              0.657    -0.132    
    SLICE_X50Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.171    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.751%)  route 0.249ns (57.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.653    -0.473    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X50Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.215    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.170 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlocked_i_2/O
                         net (fo=15, routed)          0.133    -0.038    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter
    SLICE_X50Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.003    -0.789    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X50Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[1]/C
                         clock pessimism              0.657    -0.132    
    SLICE_X50Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.171    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.751%)  route 0.249ns (57.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.653    -0.473    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X50Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.215    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.170 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlocked_i_2/O
                         net (fo=15, routed)          0.133    -0.038    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter
    SLICE_X50Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.003    -0.789    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X50Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[2]/C
                         clock pessimism              0.657    -0.132    
    SLICE_X50Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.171    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.751%)  route 0.249ns (57.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.653    -0.473    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X50Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.215    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.170 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlocked_i_2/O
                         net (fo=15, routed)          0.133    -0.038    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter
    SLICE_X50Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.003    -0.789    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X50Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[3]/C
                         clock pessimism              0.657    -0.132    
    SLICE_X50Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.171    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.138%)  route 0.083ns (30.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.649    -0.477    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X53Y62         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.336 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/Q
                         net (fo=4, routed)           0.083    -0.253    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
    SLICE_X52Y62         LUT5 (Prop_lut5_I4_O)        0.045    -0.208 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count[6]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.208    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/p_0_in__2[6]
    SLICE_X52Y62         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.922    -0.870    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X52Y62         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.406    -0.464    
    SLICE_X52Y62         FDCE (Hold_fdce_C_D)         0.121    -0.343    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.868%)  route 0.084ns (31.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.653    -0.473    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X43Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_reg/Q
                         net (fo=4, routed)           0.084    -0.248    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_reg_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.045    -0.203 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_state__0[0]
    SLICE_X42Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.928    -0.864    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X42Y51         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.404    -0.460    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.121    -0.339    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.733%)  route 0.070ns (27.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.723    -0.403    phy_inst/U0/core_gt_common_reset_i/independent_clock_bufg
    SLICE_X50Y40         FDRE                                         r  phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.262 r  phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[4]/Q
                         net (fo=4, routed)           0.070    -0.192    phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[4]
    SLICE_X51Y40         LUT6 (Prop_lut6_I5_O)        0.045    -0.147 r  phy_inst/U0/core_gt_common_reset_i/init_wait_count[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.147    phy_inst/U0/core_gt_common_reset_i/plusOp[5]
    SLICE_X51Y40         FDRE                                         r  phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.001    -0.791    phy_inst/U0/core_gt_common_reset_i/independent_clock_bufg
    SLICE_X51Y40         FDRE                                         r  phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[5]/C
                         clock pessimism              0.401    -0.390    
    SLICE_X51Y40         FDRE (Hold_fdre_C_D)         0.092    -0.298    phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.638    -0.488    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X63Y70         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[6]/Q
                         net (fo=4, routed)           0.110    -0.237    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[6]
    SLICE_X62Y70         LUT5 (Prop_lut5_I3_O)        0.045    -0.192 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_i_1/O
                         net (fo=1, routed)           0.000    -0.192    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_i_1_n_0
    SLICE_X62Y70         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.911    -0.881    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X62Y70         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                         clock pessimism              0.406    -0.475    
    SLICE_X62Y70         FDRE (Hold_fdre_C_D)         0.121    -0.354    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.014%)  route 0.087ns (31.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.650    -0.476    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X59Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
                         net (fo=4, routed)           0.087    -0.247    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_in
    SLICE_X58Y52         LUT3 (Prop_lut3_I1_O)        0.045    -0.202 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gt0_gtrxreset_gt_d1_i_1/O
                         net (fo=1, routed)           0.000    -0.202    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt
    SLICE_X58Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.925    -0.867    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X58Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                         clock pessimism              0.404    -0.463    
    SLICE_X58Y52         FDRE (Hold_fdre_C_D)         0.091    -0.372    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0    fe_inst/IDELAYCTRL_inst/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1    fe_inst/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2    fe_inst/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3    fe_inst/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4    fe_inst/IDELAYCTRL_inst_REPLICATED_0_3/REFCLK
Min Period        n/a     BUFG/I                       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2      endpoint_inst/mmcm0_clk1_inst/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.515         5.000       3.485      GTPE2_COMMON_X0Y0  phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT1           n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1    endpoint_inst/mmcm0_inst/CLKOUT1
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X59Y108      count_reg_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X59Y110      count_reg_reg[10]/C
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0    fe_inst/IDELAYCTRL_inst/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1    fe_inst/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2    fe_inst/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3    fe_inst/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4    fe_inst/IDELAYCTRL_inst_REPLICATED_0_3/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1           n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1    endpoint_inst/mmcm0_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y108      count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y108      count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y110      count_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y110      count_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y110      count_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y110      count_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y111      count_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y111      count_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y111      count_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y111      count_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y108      count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y108      count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y110      count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y110      count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y110      count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y110      count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y111      count_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y111      count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y111      count_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y111      count_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        5.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.341ns (20.190%)  route 1.348ns (79.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.131ns = ( 14.131 - 8.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.527     6.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.341     6.857 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.348     8.205    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X51Y17         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.410    14.130    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y17         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.175    14.306    
                         clock uncertainty           -0.205    14.101    
    SLICE_X51Y17         FDRE (Setup_fdre_C_D)       -0.039    14.062    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.341ns (20.575%)  route 1.316ns (79.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 14.149 - 8.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.542     6.531    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X115Y10        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y10        FDRE (Prop_fdre_C_Q)         0.341     6.872 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           1.316     8.188    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X115Y11        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.428    14.148    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X115Y11        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism              0.175    14.324    
                         clock uncertainty           -0.205    14.119    
    SLICE_X115Y11        FDRE (Setup_fdre_C_D)       -0.030    14.089    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.341ns (20.879%)  route 1.292ns (79.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.149ns = ( 14.149 - 8.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.543     6.532    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X114Y9         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y9         FDRE (Prop_fdre_C_Q)         0.341     6.873 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           1.292     8.165    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X114Y10        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.429    14.149    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X114Y10        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.175    14.325    
                         clock uncertainty           -0.205    14.120    
    SLICE_X114Y10        FDRE (Setup_fdre_C_D)       -0.049    14.071    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         14.071    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.341ns (20.948%)  route 1.287ns (79.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.132ns = ( 14.132 - 8.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.524     6.513    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.341     6.854 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/Q
                         net (fo=1, routed)           1.287     8.141    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
    SLICE_X50Y16         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.411    14.131    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y16         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/C
                         clock pessimism              0.175    14.307    
                         clock uncertainty           -0.205    14.102    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)       -0.039    14.063    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.063    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.393ns (24.232%)  route 1.229ns (75.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 14.148 - 8.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.543     6.532    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X116Y13        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y13        FDRE (Prop_fdre_C_Q)         0.393     6.925 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           1.229     8.154    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X115Y13        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.427    14.147    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X115Y13        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism              0.175    14.323    
                         clock uncertainty           -0.205    14.118    
    SLICE_X115Y13        FDRE (Setup_fdre_C_D)       -0.034    14.084    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.084    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.341ns (20.975%)  route 1.285ns (79.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.527     6.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.341     6.857 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           1.285     8.142    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)       -0.030    14.074    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.341ns (21.077%)  route 1.277ns (78.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 14.149 - 8.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.542     6.531    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X115Y10        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y10        FDRE (Prop_fdre_C_Q)         0.341     6.872 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           1.277     8.149    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X115Y11        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.428    14.148    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X115Y11        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism              0.175    14.324    
                         clock uncertainty           -0.205    14.119    
    SLICE_X115Y11        FDRE (Setup_fdre_C_D)       -0.034    14.085    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.341ns (21.101%)  route 1.275ns (78.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.135 - 8.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.528     6.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.341     6.858 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           1.275     8.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[6]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.414    14.134    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism              0.175    14.310    
                         clock uncertainty           -0.205    14.105    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)       -0.034    14.071    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         14.071    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.341ns (21.610%)  route 1.237ns (78.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.528     6.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.341     6.858 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           1.237     8.095    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)       -0.067    14.037    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.341ns (21.423%)  route 1.251ns (78.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 14.148 - 8.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.542     6.531    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X115Y10        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y10        FDRE (Prop_fdre_C_Q)         0.341     6.872 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           1.251     8.123    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X115Y13        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.427    14.147    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X115Y13        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism              0.175    14.323    
                         clock uncertainty           -0.205    14.118    
    SLICE_X115Y13        FDRE (Setup_fdre_C_D)       -0.049    14.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.069    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  5.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.023%)  route 0.600ns (80.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.600     3.684    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.002     3.617    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism             -0.324     3.293    
                         clock uncertainty            0.205     3.498    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.046     3.544    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.544    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.537%)  route 0.620ns (81.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.612ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.722     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.141     3.082 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/Q
                         net (fo=1, routed)           0.620     3.702    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
    SLICE_X50Y16         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.997     3.612    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y16         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/C
                         clock pessimism             -0.324     3.288    
                         clock uncertainty            0.205     3.493    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.066     3.559    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.164ns (21.249%)  route 0.608ns (78.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.623ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.731     2.950    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X116Y13        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y13        FDRE (Prop_fdre_C_Q)         0.164     3.114 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           0.608     3.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X115Y13        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.008     3.623    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X115Y13        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism             -0.324     3.299    
                         clock uncertainty            0.205     3.504    
    SLICE_X115Y13        FDRE (Hold_fdre_C_D)         0.070     3.574    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.328%)  route 0.628ns (81.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.141     3.085 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           0.628     3.713    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.070     3.565    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.374%)  route 0.626ns (81.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.624ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.734     2.953    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X115Y8         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y8         FDRE (Prop_fdre_C_Q)         0.141     3.094 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           0.626     3.720    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X115Y12        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.009     3.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X115Y12        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism             -0.324     3.300    
                         clock uncertainty            0.205     3.505    
    SLICE_X115Y12        FDRE (Hold_fdre_C_D)         0.066     3.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.004%)  route 0.642ns (81.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.723     2.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141     3.083 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.642     3.725    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.075     3.570    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.102%)  route 0.638ns (81.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.624ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.733     2.952    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X115Y10        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y10        FDRE (Prop_fdre_C_Q)         0.141     3.093 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.638     3.731    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X114Y12        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.009     3.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X114Y12        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism             -0.324     3.300    
                         clock uncertainty            0.205     3.505    
    SLICE_X114Y12        FDRE (Hold_fdre_C_D)         0.070     3.575    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.905%)  route 0.646ns (82.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           0.646     3.731    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.002     3.617    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism             -0.324     3.293    
                         clock uncertainty            0.205     3.498    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.075     3.573    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.177%)  route 0.635ns (81.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.623ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.733     2.952    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X115Y10        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y10        FDRE (Prop_fdre_C_Q)         0.141     3.093 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           0.635     3.728    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X115Y13        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.008     3.623    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X115Y13        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism             -0.324     3.299    
                         clock uncertainty            0.205     3.504    
    SLICE_X115Y13        FDRE (Hold_fdre_C_D)         0.066     3.570    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.125%)  route 0.637ns (81.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     3.085 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.637     3.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.002     3.617    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism             -0.324     3.293    
                         clock uncertainty            0.205     3.498    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.066     3.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.564    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack        4.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        3.012ns  (logic 0.313ns (10.392%)  route 2.699ns (89.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 22.340 - 16.000 ) 
    Source Clock Delay      (SCD):    6.387ns = ( 14.387 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.399    14.387    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X59Y56         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_fdpe_C_Q)         0.313    14.700 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           2.699    17.399    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.620    22.340    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.175    22.515    
                         clock uncertainty           -0.205    22.311    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXPCOMMAALIGNEN)
                                                     -0.617    21.694    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.694    
                         arrival time                         -17.399    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        2.892ns  (logic 0.313ns (10.822%)  route 2.579ns (89.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 22.340 - 16.000 ) 
    Source Clock Delay      (SCD):    6.387ns = ( 14.387 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.399    14.387    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X59Y56         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_fdpe_C_Q)         0.313    14.700 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           2.579    17.280    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.620    22.340    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.175    22.515    
                         clock uncertainty           -0.205    22.311    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.617    21.694    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.694    
                         arrival time                         -17.280    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.645ns  (logic 0.393ns (23.895%)  route 1.252ns (76.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.517ns = ( 14.517 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.528    14.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.393    14.910 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           1.252    16.161    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X48Y7          FDRE (Setup_fdre_C_D)       -0.010    22.098    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.098    
                         arrival time                         -16.161    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.597ns  (logic 0.341ns (21.349%)  route 1.256ns (78.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.137ns = ( 22.137 - 16.000 ) 
    Source Clock Delay      (SCD):    6.516ns = ( 14.516 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.527    14.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.341    14.857 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.256    16.113    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X49Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.416    22.137    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.175    22.312    
                         clock uncertainty           -0.205    22.107    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)       -0.049    22.058    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         22.058    
                         arrival time                         -16.113    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.598ns  (logic 0.393ns (24.592%)  route 1.205ns (75.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 22.135 - 16.000 ) 
    Source Clock Delay      (SCD):    6.516ns = ( 14.516 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.527    14.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.393    14.909 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           1.205    16.114    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X49Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.414    22.135    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.175    22.310    
                         clock uncertainty           -0.205    22.105    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)       -0.026    22.079    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.575ns  (logic 0.341ns (21.654%)  route 1.234ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.132ns = ( 22.132 - 16.000 ) 
    Source Clock Delay      (SCD):    6.513ns = ( 14.513 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.524    14.513    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.341    14.854 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.234    16.088    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412    22.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.175    22.308    
                         clock uncertainty           -0.205    22.103    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)       -0.039    22.064    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         22.064    
                         arrival time                         -16.088    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.465ns  (logic 0.313ns (21.369%)  route 1.152ns (78.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.515ns = ( 14.515 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.526    14.515    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.313    14.828 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           1.152    15.980    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X49Y7          FDRE (Setup_fdre_C_D)       -0.152    21.956    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -15.980    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.465ns  (logic 0.313ns (21.362%)  route 1.152ns (78.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 22.135 - 16.000 ) 
    Source Clock Delay      (SCD):    6.515ns = ( 14.515 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.526    14.515    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.313    14.828 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.152    15.980    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X49Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.414    22.135    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.175    22.310    
                         clock uncertainty           -0.205    22.105    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)       -0.145    21.960    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -15.980    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.569ns  (logic 0.341ns (21.734%)  route 1.228ns (78.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.137ns = ( 22.137 - 16.000 ) 
    Source Clock Delay      (SCD):    6.516ns = ( 14.516 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.527    14.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.341    14.857 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           1.228    16.085    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X49Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.416    22.137    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism              0.175    22.312    
                         clock uncertainty           -0.205    22.107    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)       -0.039    22.068    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         22.068    
                         arrival time                         -16.085    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.593ns  (logic 0.393ns (24.673%)  route 1.200ns (75.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.137ns = ( 22.137 - 16.000 ) 
    Source Clock Delay      (SCD):    6.517ns = ( 14.517 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.528    14.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.393    14.910 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           1.200    16.110    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.416    22.137    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism              0.175    22.312    
                         clock uncertainty           -0.205    22.107    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)       -0.010    22.097    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.097    
                         arrival time                         -16.110    
  -------------------------------------------------------------------
                         slack                                  5.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.141ns (18.260%)  route 0.631ns (81.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.722     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141     3.082 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           0.631     3.713    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X51Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X51Y9          FDRE (Hold_fdre_C_D)         0.070     3.569    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.420%)  route 0.624ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.722     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141     3.082 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.624     3.707    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X49Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.000     3.615    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.324     3.291    
                         clock uncertainty            0.205     3.496    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.066     3.562    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.562    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.206%)  route 0.609ns (78.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.164     3.107 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.609     3.716    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X51Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X51Y9          FDRE (Hold_fdre_C_D)         0.072     3.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.128ns (17.831%)  route 0.590ns (82.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.722     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.128     3.069 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.590     3.659    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X49Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.000     3.615    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.324     3.291    
                         clock uncertainty            0.205     3.496    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.017     3.513    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.513    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.233%)  route 0.632ns (81.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.632     3.716    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X49Y7          FDRE (Hold_fdre_C_D)         0.070     3.569    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.164ns (21.122%)  route 0.612ns (78.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.723     2.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.164     3.106 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.612     3.719    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.063     3.562    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.562    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.128ns (17.480%)  route 0.604ns (82.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.722     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.128     3.069 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.604     3.673    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X49Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.000     3.615    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.324     3.291    
                         clock uncertainty            0.205     3.496    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.019     3.515    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.515    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.921%)  route 0.646ns (82.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.722     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     3.082 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.646     3.728    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.070     3.565    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.128ns (17.326%)  route 0.611ns (82.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.722     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.128     3.069 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.611     3.680    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X49Y7          FDRE (Hold_fdre_C_D)         0.016     3.515    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.515    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.786%)  route 0.652ns (82.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.652     3.736    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X49Y7          FDRE (Hold_fdre_C_D)         0.072     3.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.313ns (18.197%)  route 1.407ns (81.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.527     5.111    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.313     5.424 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.407     6.831    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y5          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y5          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.313ns (18.197%)  route 1.407ns (81.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.527     5.111    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.313     5.424 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.407     6.831    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y5          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y5          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.313ns (18.197%)  route 1.407ns (81.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.527     5.111    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.313     5.424 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.407     6.831    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y5          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y5          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.313ns (18.197%)  route 1.407ns (81.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.527     5.111    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.313     5.424 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.407     6.831    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y5          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y5          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.313ns (18.197%)  route 1.407ns (81.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.527     5.111    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.313     5.424 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.407     6.831    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y5          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y5          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.313ns (18.197%)  route 1.407ns (81.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.527     5.111    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.313     5.424 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.407     6.831    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y5          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y5          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.313ns (18.231%)  route 1.404ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.527     5.111    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.313     5.424 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.404     6.828    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y5          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X51Y5          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.313ns (18.231%)  route 1.404ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.527     5.111    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.313     5.424 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.404     6.828    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y5          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X51Y5          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.313ns (18.231%)  route 1.404ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.527     5.111    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.313     5.424 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.404     6.828    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y5          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X51Y5          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.313ns (18.231%)  route 1.404ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.527     5.111    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.313     5.424 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.404     6.828    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y5          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X51Y5          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  5.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.140%)  route 0.420ns (74.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.714     1.812    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y21         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.141     1.953 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, routed)           0.420     2.373    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X50Y4          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y4          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                         clock pessimism             -0.599     1.838    
    SLICE_X50Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.746    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.128ns (18.797%)  route 0.553ns (81.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.950 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.553     2.503    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y21         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.990     2.425    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y21         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                         clock pessimism             -0.578     1.847    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.146     1.701    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.128ns (18.797%)  route 0.553ns (81.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.950 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.553     2.503    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y21         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.990     2.425    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y21         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                         clock pessimism             -0.578     1.847    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.146     1.701    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.529%)  route 0.646ns (83.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.950 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.646     2.596    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X51Y7          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.529%)  route 0.646ns (83.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.950 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.646     2.596    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X51Y7          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.529%)  route 0.646ns (83.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.950 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.646     2.596    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X51Y7          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.529%)  route 0.646ns (83.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.950 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.646     2.596    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X51Y7          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.128ns (15.085%)  route 0.720ns (84.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.950 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.720     2.670    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X51Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.128ns (15.085%)  route 0.720ns (84.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.950 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.720     2.670    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X51Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.128ns (15.085%)  route 0.720ns (84.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y43         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.950 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.720     2.670    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X51Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.958    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        1.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.341ns (7.885%)  route 3.983ns (92.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 14.028 - 8.000 ) 
    Source Clock Delay      (SCD):    6.388ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.400     6.388    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X54Y95         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.341     6.729 f  eth_int_inst/reset_mgr/reset_reg_replica_1/Q
                         net (fo=250, routed)         3.983    10.713    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/reset_reg_0_repN_1_alias
    RAMB18_X4Y34         FIFO18E1                                     f  eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.308    14.028    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X4Y34         FIFO18E1                                     r  eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.334    14.362    
                         clock uncertainty           -0.077    14.286    
    RAMB18_X4Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -1.869    12.417    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.438ns (11.091%)  route 3.511ns (88.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.045ns = ( 14.045 - 8.000 ) 
    Source Clock Delay      (SCD):    6.388ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.400     6.388    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X54Y94         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.341     6.729 f  eth_int_inst/reset_mgr/reset_reg_replica/Q
                         net (fo=142, routed)         0.834     7.564    eth_int_inst/reset_mgr/reset_reg_0_repN
    SLICE_X55Y97         LUT2 (Prop_lut2_I0_O)        0.097     7.661 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           2.677    10.337    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB18_X6Y26         FIFO18E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.325    14.045    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X6Y26         FIFO18E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.280    14.325    
                         clock uncertainty           -0.077    14.248    
    RAMB18_X6Y26         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -1.869    12.379    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.438ns (15.070%)  route 2.468ns (84.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 14.018 - 8.000 ) 
    Source Clock Delay      (SCD):    6.388ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.400     6.388    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X54Y94         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.341     6.729 f  eth_int_inst/reset_mgr/reset_reg_replica/Q
                         net (fo=142, routed)         0.834     7.564    eth_int_inst/reset_mgr/reset_reg_0_repN
    SLICE_X55Y97         LUT2 (Prop_lut2_I0_O)        0.097     7.661 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           1.634     9.295    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X4Y15         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.298    14.018    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y15         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.334    14.352    
                         clock uncertainty           -0.077    14.276    
    RAMB36_X4Y15         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.869    12.407    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.438ns (16.080%)  route 2.286ns (83.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.030ns = ( 14.030 - 8.000 ) 
    Source Clock Delay      (SCD):    6.388ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.400     6.388    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X54Y94         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.341     6.729 f  eth_int_inst/reset_mgr/reset_reg_replica/Q
                         net (fo=142, routed)         0.834     7.564    eth_int_inst/reset_mgr/reset_reg_0_repN
    SLICE_X55Y97         LUT2 (Prop_lut2_I0_O)        0.097     7.661 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           1.452     9.112    eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X3Y15         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.310    14.030    eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X3Y15         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.334    14.364    
                         clock uncertainty           -0.077    14.288    
    RAMB36_X3Y15         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.869    12.419    eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.438ns (16.266%)  route 2.255ns (83.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 14.129 - 8.000 ) 
    Source Clock Delay      (SCD):    6.388ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.400     6.388    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X54Y95         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.341     6.729 f  eth_int_inst/reset_mgr/reset_reg_replica_1/Q
                         net (fo=250, routed)         0.855     7.584    eth_int_inst/reset_mgr/reset_reg_0_repN_1
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.097     7.681 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           1.400     9.081    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X1Y19         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.409    14.129    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X1Y19         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.334    14.463    
                         clock uncertainty           -0.077    14.387    
    RAMB36_X1Y19         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.869    12.518    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.438ns (19.990%)  route 1.753ns (80.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.040ns = ( 14.040 - 8.000 ) 
    Source Clock Delay      (SCD):    6.388ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.400     6.388    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X54Y94         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.341     6.729 f  eth_int_inst/reset_mgr/reset_reg_replica/Q
                         net (fo=142, routed)         0.834     7.564    eth_int_inst/reset_mgr/reset_reg_0_repN
    SLICE_X55Y97         LUT2 (Prop_lut2_I0_O)        0.097     7.661 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           0.919     8.580    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X3Y17         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.320    14.040    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X3Y17         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.334    14.374    
                         clock uncertainty           -0.077    14.298    
    RAMB36_X3Y17         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.869    12.429    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.438ns (21.365%)  route 1.612ns (78.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.036ns = ( 14.036 - 8.000 ) 
    Source Clock Delay      (SCD):    6.388ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.400     6.388    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X54Y95         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.341     6.729 f  eth_int_inst/reset_mgr/reset_reg_replica_1/Q
                         net (fo=250, routed)         0.855     7.584    eth_int_inst/reset_mgr/reset_reg_0_repN_1
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.097     7.681 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           0.757     8.438    eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X3Y16         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.316    14.036    eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X3Y16         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.334    14.370    
                         clock uncertainty           -0.077    14.294    
    RAMB36_X3Y16         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.869    12.425    eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.438ns (21.517%)  route 1.598ns (78.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 14.047 - 8.000 ) 
    Source Clock Delay      (SCD):    6.388ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.400     6.388    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X54Y95         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.341     6.729 f  eth_int_inst/reset_mgr/reset_reg_replica_1/Q
                         net (fo=250, routed)         0.855     7.584    eth_int_inst/reset_mgr/reset_reg_0_repN_1
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.097     7.681 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           0.743     8.424    eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB18_X2Y36         FIFO18E1                                     f  eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.327    14.047    eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X2Y36         FIFO18E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.334    14.381    
                         clock uncertainty           -0.077    14.305    
    RAMB18_X2Y36         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -1.869    12.436    eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.438ns (22.218%)  route 1.533ns (77.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.031ns = ( 14.031 - 8.000 ) 
    Source Clock Delay      (SCD):    6.388ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.400     6.388    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X54Y95         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.341     6.729 f  eth_int_inst/reset_mgr/reset_reg_replica_1/Q
                         net (fo=250, routed)         0.855     7.584    eth_int_inst/reset_mgr/reset_reg_0_repN_1
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.097     7.681 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           0.679     8.360    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X4Y18         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.311    14.031    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y18         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.334    14.365    
                         clock uncertainty           -0.077    14.289    
    RAMB36_X4Y18         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.869    12.420    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.313ns (43.639%)  route 0.404ns (56.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.044ns = ( 14.044 - 8.000 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.397     6.385    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X43Y88         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.313     6.698 f  eth_int_inst/reset_mgr/reset_reg_replica_2/Q
                         net (fo=135, routed)         0.404     7.103    eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/reset_reg_0_repN_2_alias
    RAMB36_X2Y17         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        1.324    14.044    eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X2Y17         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.351    14.395    
                         clock uncertainty           -0.077    14.319    
    RAMB36_X2Y17         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.987    12.332    eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                  5.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.172%)  route 0.210ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.654     2.874    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X47Y94         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     3.015 f  eth_int_inst/reset_mgr/reset_reg_replica_5/Q
                         net (fo=133, routed)         0.210     3.224    eth_int_inst/ec_wrapper/crcChk/reset_reg_0_repN_5_alias
    SLICE_X44Y94         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.929     3.544    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X44Y94         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/C
                         clock pessimism             -0.634     2.910    
    SLICE_X44Y94         FDPE (Remov_fdpe_C_PRE)     -0.071     2.839    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.172%)  route 0.210ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.654     2.874    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X47Y94         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     3.015 f  eth_int_inst/reset_mgr/reset_reg_replica_5/Q
                         net (fo=133, routed)         0.210     3.224    eth_int_inst/ec_wrapper/crcChk/reset_reg_0_repN_5_alias
    SLICE_X44Y94         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.929     3.544    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X44Y94         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]/C
                         clock pessimism             -0.634     2.910    
    SLICE_X44Y94         FDPE (Remov_fdpe_C_PRE)     -0.071     2.839    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[30]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.172%)  route 0.210ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.654     2.874    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X47Y94         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     3.015 f  eth_int_inst/reset_mgr/reset_reg_replica_5/Q
                         net (fo=133, routed)         0.210     3.224    eth_int_inst/ec_wrapper/crcChk/reset_reg_0_repN_5_alias
    SLICE_X44Y94         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.929     3.544    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X44Y94         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[30]/C
                         clock pessimism             -0.634     2.910    
    SLICE_X44Y94         FDPE (Remov_fdpe_C_PRE)     -0.071     2.839    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[6]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.172%)  route 0.210ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.654     2.874    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X47Y94         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     3.015 f  eth_int_inst/reset_mgr/reset_reg_replica_5/Q
                         net (fo=133, routed)         0.210     3.224    eth_int_inst/ec_wrapper/crcChk/reset_reg_0_repN_5_alias
    SLICE_X44Y94         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.929     3.544    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X44Y94         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[6]/C
                         clock pessimism             -0.634     2.910    
    SLICE_X44Y94         FDPE (Remov_fdpe_C_PRE)     -0.071     2.839    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[13]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.765%)  route 0.277ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.654     2.874    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X47Y94         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     3.015 f  eth_int_inst/reset_mgr/reset_reg_replica_5/Q
                         net (fo=133, routed)         0.277     3.291    eth_int_inst/ec_wrapper/crcChk/reset_reg_0_repN_5_alias
    SLICE_X44Y93         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.929     3.544    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X44Y93         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[13]/C
                         clock pessimism             -0.634     2.910    
    SLICE_X44Y93         FDPE (Remov_fdpe_C_PRE)     -0.071     2.839    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.765%)  route 0.277ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.654     2.874    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X47Y94         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     3.015 f  eth_int_inst/reset_mgr/reset_reg_replica_5/Q
                         net (fo=133, routed)         0.277     3.291    eth_int_inst/ec_wrapper/crcChk/reset_reg_0_repN_5_alias
    SLICE_X44Y93         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.929     3.544    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X44Y93         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]/C
                         clock pessimism             -0.634     2.910    
    SLICE_X44Y93         FDPE (Remov_fdpe_C_PRE)     -0.071     2.839    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[8]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.765%)  route 0.277ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.654     2.874    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X47Y94         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     3.015 f  eth_int_inst/reset_mgr/reset_reg_replica_5/Q
                         net (fo=133, routed)         0.277     3.291    eth_int_inst/ec_wrapper/crcChk/reset_reg_0_repN_5_alias
    SLICE_X44Y93         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.929     3.544    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X44Y93         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[8]/C
                         clock pessimism             -0.634     2.910    
    SLICE_X44Y93         FDPE (Remov_fdpe_C_PRE)     -0.071     2.839    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[3]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.765%)  route 0.277ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.654     2.874    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X47Y94         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     3.015 f  eth_int_inst/reset_mgr/reset_reg_replica_5/Q
                         net (fo=133, routed)         0.277     3.291    eth_int_inst/ec_wrapper/crcChk/reset_reg_0_repN_5_alias
    SLICE_X45Y93         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.929     3.544    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X45Y93         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[3]/C
                         clock pessimism             -0.634     2.910    
    SLICE_X45Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     2.815    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.765%)  route 0.277ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.654     2.874    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X47Y94         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     3.015 f  eth_int_inst/reset_mgr/reset_reg_replica_5/Q
                         net (fo=133, routed)         0.277     3.291    eth_int_inst/ec_wrapper/crcChk/reset_reg_0_repN_5_alias
    SLICE_X45Y93         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.929     3.544    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X45Y93         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]/C
                         clock pessimism             -0.634     2.910    
    SLICE_X45Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     2.815    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.227ns (50.731%)  route 0.220ns (49.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.654     2.874    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X51Y56         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.128     3.002 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.051     3.052    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X51Y56         LUT2 (Prop_lut2_I0_O)        0.099     3.151 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.169     3.321    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X50Y56         FDPE                                         f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2572, routed)        0.928     3.543    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X50Y56         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.657     2.886    
    SLICE_X50Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     2.791    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.529    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        3.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.341ns (21.847%)  route 1.220ns (78.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 3.815 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.397    -0.946    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.341    -0.605 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.220     0.615    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X49Y42         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.415     3.815    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y42         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.267     4.083    
                         clock uncertainty           -0.067     4.016    
    SLICE_X49Y42         FDCE (Recov_fdce_C_CLR)     -0.293     3.723    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.341ns (21.847%)  route 1.220ns (78.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 3.815 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.397    -0.946    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.341    -0.605 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.220     0.615    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X49Y42         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.415     3.815    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y42         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.267     4.083    
                         clock uncertainty           -0.067     4.016    
    SLICE_X49Y42         FDCE (Recov_fdce_C_CLR)     -0.293     3.723    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.341ns (21.847%)  route 1.220ns (78.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 3.815 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.397    -0.946    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.341    -0.605 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.220     0.615    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X49Y42         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.415     3.815    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y42         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.267     4.083    
                         clock uncertainty           -0.067     4.016    
    SLICE_X49Y42         FDCE (Recov_fdce_C_CLR)     -0.293     3.723    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.341ns (21.847%)  route 1.220ns (78.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 3.815 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.397    -0.946    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.341    -0.605 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.220     0.615    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X49Y42         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.415     3.815    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y42         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.267     4.083    
                         clock uncertainty           -0.067     4.016    
    SLICE_X49Y42         FDCE (Recov_fdce_C_CLR)     -0.293     3.723    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.341ns (21.847%)  route 1.220ns (78.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 3.815 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.397    -0.946    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.341    -0.605 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.220     0.615    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X49Y42         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.415     3.815    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y42         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.267     4.083    
                         clock uncertainty           -0.067     4.016    
    SLICE_X49Y42         FDCE (Recov_fdce_C_CLR)     -0.293     3.723    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.341ns (24.255%)  route 1.065ns (75.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.397    -0.946    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.341    -0.605 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.065     0.460    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X43Y50         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.290     3.690    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X43Y50         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.322     4.012    
                         clock uncertainty           -0.067     3.945    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.293     3.652    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          3.652    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.341ns (25.135%)  route 1.016ns (74.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 3.815 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.397    -0.946    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.341    -0.605 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.016     0.410    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X49Y43         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.415     3.815    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y43         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.267     4.083    
                         clock uncertainty           -0.067     4.016    
    SLICE_X49Y43         FDCE (Recov_fdce_C_CLR)     -0.293     3.723    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.341ns (25.135%)  route 1.016ns (74.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 3.815 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.397    -0.946    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.341    -0.605 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.016     0.410    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X49Y43         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.415     3.815    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y43         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.267     4.083    
                         clock uncertainty           -0.067     4.016    
    SLICE_X49Y43         FDCE (Recov_fdce_C_CLR)     -0.293     3.723    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.341ns (32.932%)  route 0.694ns (67.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.397    -0.946    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.341    -0.605 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.694     0.089    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X61Y52         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X61Y52         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X61Y52         FDCE (Recov_fdce_C_CLR)     -0.293     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.341ns (35.104%)  route 0.630ns (64.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 3.687 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.397    -0.946    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.341    -0.605 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.630     0.025    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X53Y62         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.287     3.687    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X53Y62         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.322     4.009    
                         clock uncertainty           -0.067     3.942    
    SLICE_X53Y62         FDCE (Recov_fdce_C_CLR)     -0.293     3.649    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.649    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  3.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.444%)  route 0.549ns (79.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.651    -0.475    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.334 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.549     0.215    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X49Y43         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.002    -0.790    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y43         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.657    -0.133    
    SLICE_X49Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.225    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.444%)  route 0.549ns (79.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.651    -0.475    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.334 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.549     0.215    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X49Y43         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.002    -0.790    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y43         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.657    -0.133    
    SLICE_X49Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.225    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.651    -0.475    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.334 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.345     0.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X52Y62         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.922    -0.870    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X52Y62         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.428    -0.442    
    SLICE_X52Y62         FDCE (Remov_fdce_C_CLR)     -0.067    -0.509    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.651    -0.475    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.334 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.345     0.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X52Y62         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.922    -0.870    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X52Y62         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.428    -0.442    
    SLICE_X52Y62         FDCE (Remov_fdce_C_CLR)     -0.067    -0.509    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.651    -0.475    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.334 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.345     0.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X52Y62         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.922    -0.870    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X52Y62         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.428    -0.442    
    SLICE_X52Y62         FDCE (Remov_fdce_C_CLR)     -0.067    -0.509    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.164%)  route 0.342ns (70.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.651    -0.475    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.334 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.342     0.009    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X61Y52         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.925    -0.867    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X61Y52         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.428    -0.439    
    SLICE_X61Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.651    -0.475    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.334 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.345     0.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X53Y62         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.922    -0.870    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X53Y62         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.428    -0.442    
    SLICE_X53Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.651    -0.475    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.334 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.345     0.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X53Y62         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.922    -0.870    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X53Y62         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.428    -0.442    
    SLICE_X53Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.651    -0.475    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.334 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.345     0.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X53Y62         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.922    -0.870    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X53Y62         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.428    -0.442    
    SLICE_X53Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.651    -0.475    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X57Y54         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.334 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.345     0.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X53Y62         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.922    -0.870    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X53Y62         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.428    -0.442    
    SLICE_X53Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.545    





