%!TEX root = ../main.tex
\makeappendix{主要程序代码}
\noindent
顶层模块
\lstinputlisting[language=Verilog]{./code/ultrasonic_sensor3_1.v}
\noindent
MAIN模块
\lstinputlisting[language=Verilog]{./code/main.v}
\noindent
SPI模块
\lstinputlisting[language=Verilog]{./code/spi.v}
\noindent
脉冲信号发生模块
\lstinputlisting[language=Verilog]{./code/pulse_generation.v}
\noindent
检测计数模块
\lstinputlisting[language=Verilog]{./code/detected_count.v}
TESTBENCH仿真激励文件
\lstinputlisting[language=Verilog]{./code/ultrasonic_sensor3_1.vt}
