---
title: "TW's Research Group - Publications"
layout: gridlay
excerpt: "TW's Research Group - Publications"
sitemap: false
permalink: /publications/
---

## Publications

+ [Conference Papers](#conference-papers)
+ [Journal Papers](#journal-papers)
+ [Patents](#patents)
+ [Thesis](#thesis)

<hr>

<!-- begin of publication  -->
### Conference Papers

<ol>

  <li>McKay Mower, Luke Majors, and Tsung-Wei Huang, "Taskflow-San: Sanitizing Erroneous Control Flow in Taskflow Programs," <i>IEEE Workshop on Extreme Scale Programming Models and Middleware (ESPM2)</i>, St. Louis, Missouri, 2021</li>

  <li>Tsung-Wei Huang, "TFProf: Profiling Large Taskflow Programs with Modern D3 and C++," <i>IEEE International Workshop on Programming and Performance Visualization Tools (ProTools)</i>, St. Louis, Missouri, 2021
  </li>
  
  <li>Yasin Zamani and Tsung-Wei Huang, 
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/hpec21.pdf">A High-Performance Heterogeneous Critical Path Analysis Framework</a>," 
  <i>IEEE High-Performance Extreme Computing Conference (HPEC)</i>, MA, 2021.
  </li>
  
  <li>Cheng-Hsiang Chiu, Dian-Lun Lin, and Tsung-Wei Huang, 
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/amte21.pdf">An Experimental Study of SYCL Task Graph Parallelism for Large-Scale Machine Learning Workloads</a>," <i>International Workshop of Asynchronous Many-Task systems for Exascale (AMTE)</i>, Portugal, 2021.
  </li>
  
  <li>Dian-Lun Lin and Tsung-Wei Huang, 
  "<a href="https://link.springer.com/chapter/10.1007/978-3-030-85665-6_27">Efficient GPU Computation using Task Graph Parallelism</a>," 
  <i>European Conference on Parallel and Distributed Computing (Euro-Par)</i>, 
  Portugal, 2021.
  </li>
  
  <li>Guannan Guo, Tsung-Wei Huang, Yibo Lin, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/dac21_pba.pdf">GPU-accelerated Path-based Timing Analysis</a>," 
  <i>IEEE/ACM Design Automation Conference (DAC)</i>, CA, 2021.
  </li>

  <li>Zizheng Guo, Tsung-Wei Huang, and Yibo Lin,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/dac21_cppr.pdf">A Provably Good and Practically Efficient Algorithm for Common Path Pessimism Removal in Large Designs</a>," 
  <i>IEEE/ACM Design Automation Conference (DAC)</i>, CA, 2021.
  </li>
  
  <li>Kuan-Ming Lai, Tsung-Wei Huang, Pei-Yu Lee, and Tsung-Yi Ho,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/ATM-ASPDAC.pdf">ATM: A High Accuracy Extracted Timing Model for Hierarchical Timing Analysis</a>," 
  <i>IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC)</i>, Japan, 2021.
  </li>
  
  <li>Chun-Xun Lin, Tsung-Wei Huang, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/icpads20.pdf">An Efficient Work-Stealing Scheduler for Task Dependency Graph</a>," 
  <i>IEEE International Conference on Parallel and Distributed Systems (ICPADS)</i>, Hong Kong, 2020.
  </li>
  
  <li>Dian-Lun Lin and Tsung-Wei Huang,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/hpec20.pdf">A Novel Inference Algorithm for Large Sparse Neural Network using Task Graph Parallelism,</a>" 
  <i>IEEE High-performance and Extreme Computing Conference (HPEC)</i>, MA, 2020.
  </li>
  
  <li>Zizheng Guo, Tsung-Wei Huang, and Yibo Lin,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/iccad20-gpusta.pdf">GPU-accelerated Static Timing Analysis</a>," 
  <i>IEEE/ACM International Conference on Computer-aided Design (ICCAD)</i>, CA, 2020.
  </li>
  
  <li>Tsung-Wei Huang,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/iccad20-taskflow.pdf">A General-purpose Parallel and Heterogeneous Task Programming System for VLSI CAD</a>," 
  <i>IEEE/ACM International Conference on Computer-aided Design (ICCAD)</i>, CA, 2020.
  </li>
  
  <li>I.-C. Lin, U. Schlichtmann, Tsung-Wei Huang, and M. P.-H. Lin,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/iccad20-cadcontest.pdf">Overview of 2020 CAD Contest at ICCAD</a>," 
  <i>IEEE/ACM International Conference on Computer-aided Design (ICCAD)</i>, CA, 2020.
  </li>
  
  <li>Guannan Guo, Tsung-Wei Huang, Chun-Xun Lin, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/dac20.pdf">An Efficient Critical Path Generation Algorithm Considering Extensive Path Constraints</a>," 
  <i>ACM/IEEE Design Automation Conference (DAC)</i>, San Francisco, CA, 2020.
  </li>
  
  <li>Chun-Xun Lin, Tsung-Wei Huang, Guannan Guo, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/mm09.pdf">A Modern C++ Parallel Task Programming Library</a>," 
  <i>ACM Multimedia Conference (MM)</i>, pp. 2285-2287, Nice, France, 2019.
  </li>
  
  <li>Chun-Xun Lin, Tsung-Wei Huang, Guannan Guo, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/hpec-19.pdf">An Efficient and Composable Parallel Task Programming Library</a>," 
  <i>IEEE High-performance and Extreme Computing Conference (HPEC)</i>, Waltham, MA, 2019.
  </li>
  
  <li>Tsung-Wei Huang, Chun-Xun Lin, Guannan Guo, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/ipdps19.pdf">Cpp-Taskflow: Fast Task-based Parallel Programming using Modern C++</a>," 
  <i>IEEE International Parallel and Distributed Processing Symposium (IPDPS)</i>, pp. 974-983, Rio de Janeiro, Brazil, 2019.
  </li>
  
  <li>Kuan-Ming Lai, Tsung-Wei Huang, and Tsung-Yi Ho,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/dac19.pdf">A General Cache Framework for Efficient Generation of Timing Critical Paths</a>," 
  <i>ACM/IEEE Design Automation Conference (DAC)</i>, pp. 108:1-108:6, Las Vegas, NV, 2019.
  </li>
  
  <li>Tsung-Wei Huang, Chun-Xun Lin, Guannan Guo, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/dac19-invited.pdf">Essential Building Blocks for Creating an Open-source EDA Project</a>," 
  <i>ACM/IEEE Design Automation Conference (DAC)</i>, pp. 78:1-78:4, Las Vegas, NV, 2019.
  </li>
  
  <li>Tsung-Wei Huang, Chun-Xun Lin, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/dac19-lbr.pdf">Distributed Timing Analysis at Scale</a>," 
  <i>ACM/IEEE Design Automation Conference (DAC)</i>, pp. 1-2, Las Vegas, NV, 2019.
  </li>
  
  <li>Tsung-Wei Huang, Chun-Xun Lin, Guannan Guo, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/acmmm18.pdf">A General-purpose Distributed Programming System using Data-parallel Streams,</a>" 
  <i>ACM Multimedia Conference (MM)</i>, pp. 1360-1363, Seoul, Korea, 2018.
  </li>
  
  <li>Chun-Xun Lin, Tsung-Wei Huang, Guannan Guo, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/mtdetector.pdf">MtDetector: A High-performance Marine Traffic Detector at Stream Scale</a>," 
  <i>ACM International Conference on Distributed and Event-based Systems (DEBS)</i>, pp. 205-208, Hamilton, New Zealand, 2018.
  </li>

  <li>Chun-Xun Lin, Tsung-Wei Huang, Ting Yu, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/GLSVLSI18.pdf">A Distributed Power Grid Analysis Framework from Sequential Stream Graph</a>," 
  <i>ACM Great Lakes Symposium on VLSI (GLSVLSI)</i>, pp. 183-188,
  Chicago, IL, 2018.
  </li>
  
  <li>Chun-Xun Lin, Tsung-Wei Huang, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/isqed18.pdf">Routing at Compile Time</a>," 
  <i>IEEE International Symposium on Quality Electronic Design (ISQED)</i>, 
  pp. 169-175, Santa Clara, CA, 2018
  </li>

  <li>Tsung-Wei Huang, Chun-Xun Lin, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/ICCAD17.pdf">DtCraft: A Distributed Execution Engine for Compute-intensive Applications,</a>" 
  <i>IEEE/ACM International Conference on Computer-aided Design (ICCAD)</i>,
  pp. 757-765, Irvine, CA, 2017.
  </li>
  
  <li>T.-Y. Lai, Tsung-Wei Huang, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/DAC17.pdf">Libabs: An Effective and Accurate Macro-modeling Algorithm for Large Hierarchical Designs,</a>" 
  <i>IEEE/ACM Design Automation Conference (DAC)</i>, pp. 1-6,
  Austin, TX, 2017.
  </li>
  
  <li>Tsung-Wei Huang, Martin Wong, D. Sinha, K. Kalafala, and N. Venkateswaran,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/DAC16.pdf">A Distributed Timing Analysis Framework for Large Designs</a>," 
  <i>IEEE/ACM Design Automation Conference (DAC)</i>, pp. 116:1-116:6, 
  Austin, TX, 2016.
  </li>
  
  <li>Tsung-Wei Huang and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/10A_3.pdf">OpenTimer: A High-Performance Timing Analysis Tool</a>," 
  <i>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</i>,
  pp. 895-902, Austin, TX, 2015.
  </li>

  <li>Tsung-Wei Huang and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/slip15.pdf">On Fast Timing Closure: Speeding Up Incremental Path-Based Timing Analysis with MapReduce</a>," 
  <i>IEEE/ACM International Workshop on System Level Interconnect Prediction (SLIP)</i>, CA, 2015.
  </li>

  <li>Tsung-Wei Huang and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/ISPD15.pdf">Accelerated Path-Based Timing Analysis with MapReduce</a>," 
  <i>ACM International Symposium on Physical Design (ISPD)</i>
  (<a href="{{ site.url }}{{ site.baseurl }}/papers/ISPD15.pptx">slide</a>),
  pp. 103-110, Monterey, CA, 2015.
  </li>

  <li>Tsung-Wei Huang, P.-C. Wu, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/08B_3.PDF">Fast Path-Based Timing Analysis for CPPR</a>," 
  <i>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</i>,
  pp. 596-599, San Jose, CA, 2014.
  </li>
                    
  <li>Tsung-Wei Huang, P.-C. Wu, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/09D_3.PDF">UI-Timer: An Ultra-Fast Clock Network Pessimism Removal Algorithm</a>," 
  <i>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</i>
  (<a href="{{ site.url }}{{ site.baseurl }}/papers/ICCAD14_1.pptx">slide</a>),
  pp. 758-765, San Jose, CA, 2014.
  </li>
                    
  <li>Tsung-Wei Huang, P.-C. Wu, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/SLIP_2014.pdf">UI-Route: An Ultra-Fast Incremental Maze Routing Algorithm</a>," 
  <i>IEEE/ACM International Workshop on System Level Interconnect Prediction (SLIP)</i>
  (<a href="{{ site.url }}{{ site.baseurl }}/papers/SLIP_2014.ppt">slide</a>),
  San Francisco, CA, 2014.</li>
                    
  <li>S.-H. Yeh, J.-W. Chang, Tsung-Wei Huang, and Tsung-Yi Ho, 
  "<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6386637">Voltage-Aware Chip-Level Design for Reliability-Driven Pin-Constrained EWOD Chips</a>," 
  <i>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</i>,
  pp. 353-360, San Jose, CA, 2012.
  </li>
                                    
  <li>Tsung-Wei Huang, J.-W. Chang, and Tsung-Yi Ho, 
  "<a href="http://dl.acm.org/citation.cfm?id=2160927">Integrated Fluidic-Chip Co-Design Methodology for Digital Microfluidic Biochips</a>," 
  <i>ACM International Symposium on Physical Design (ISPD)</i>, 
  pp. 49-56, Napa, CA, 2012
  </li>
                
  <li>Jia-Wei Chang, Tsung-Wei Huang, and Tsung-Yi Ho, 
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/ASPDAC_2012.pdf">An ILP-based Obstacle-Avoiding Routing Algorithm for Pin-Constrained EWOD Chips</a>," 
  <i>IEEE/ACM Asia and South Pacific Design Automation Conference (ASP-DAC)</i>, pp. 67-72, Sydney, Australia, 2012
  </li>
            
  <li>Tsung-Wei Huang, Tsung-Yi Ho, and K. Chakrabarty, 
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/2011-ICCAD.pdf">Reliability-Oriented Broadcast Electrode-Addressing for Pin-Constrained Digital Microfluidic Biochips</a>," 
  <i>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</i>
  (<a href="{{ site.url }}{{ site.baseurl }}/papers/2011-ICCAD.pptx">slide</a>), pp. 448-455, San Jose, CA, 2011 
  </li>
                
  <li>Tsung-Wei Huang, Yan-You Lin, Jia-Wei Chang, and Tsung-Yi Ho, 
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/2011-MWSCAS.pdf">Chip-Level Design and Optimization for Digital Microfluidic Biochips</a>," 
  <i>Proceeding of IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)</i>, 2011 
  </li>
                
  <li>Tsung-Wei Huang and Tsung-Yi Ho, 
  "<a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&arnumber=6085143">Recent Research and Emerging Challenges in the Designs and Optimizations for Digital Microfluidic Biochips</a>," 
  <i>Proceeding of IEEE System on Chip Conference (SOCC)</i>, pp. 12-17, Taipei, Taiwan, 2011 
  </li>     
                    
  <li>P.-H. Yuh, C.-Y Lin, Tsung-Wei Huang, Tsung-Yi Ho, C.-L. Yang, and Yao-Wen Chang, 
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/A Sat-Based Routing Algorithm for Cross-Referencing Biochips.pdf">A SAT-Based Routing Algorithm for Cross-Referencing Biochips</a>," 
  <i>IEEE/ACM International Workshop on System Level Interconnect Prediction (SLIP)</i>
  (<a href="{{ site.url }}{{ site.baseurl }}/papers/A Sat-Based Routing Algorithm for Cross-Referencing Biochips.pptx">slide</a>), 
  San Diego, CA, 2011</li>
                
  <li>Tsung-Wei Huang, H.-Y. Su, and Tsung-Yi Ho, 
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/Progressive Network Flow Based Power Aware Broadcast Addressing.pdf">Progressive Network-Flow Based Power-Aware Broadcast Addressing for Pin-Constrained Digital Microfluidic Biochips</a>," 
  <i>ACM/IEEE Design Automation Conference (DAC)</i>
  (<a href="{{ site.url }}{{ site.baseurl }}/papers/Progressive Network-Flow Based Power-Aware Broadcast Addressing for Pin-Constrained Digital Microfluidic Biochips.ppt">slide</a>), 
  pp. 741-746, San Diego, CA, 2011 
  </li>
                
  <li>Tsung-Wei Huang, S.-Y. Yeh, and Tsung-Yi Ho, 
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/A Network-Flow Based Pin-Count Aware Routing Algorithm for Broadcast Electrode-Addressing EWOD Chips.pdf">A Network-Flow Based Pin-Count Aware Routing Algorithm for Broadcast Electrode-Addressing EWOD Chips</a>," 
  <i>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</i>
  (<a href="{{ site.url }}{{ site.baseurl }}/papers/A Network-Flow Based Pin-Count Aware Routing Algorithm for Broadcast Electrode-Addressing EWOD Chips.ppt">slide</a>), pp. 425-431, San Jose, CA, 2010</li>
                
  <li>Tsung-Wei Huang and Tsung-Yi Ho, 
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/A Two-Stage ILP-Based Droplet Routing Algorithm for Pin-Constrained Digital Microfluidic Biochips.pdf">A Two-Stage ILP-Based Droplet Routing Algorithm for Pin-Constrained Digital Microfluidic Biochips</a>," 
  <i>ACM International Symposium on Physical Design (ISPD)</i> (<a href="{{ site.url }}{{ site.baseurl }}/papers/A Two-Stage ILP-Based Droplet Routing Algorithm for Pin-Constrained Digital Microfluidic Biochips.pdf">slide</a>), pp. 201-208, San Francisco, CA, 2010</li>
                
  <li>Tsung-Wei Huang, C.-H. Lin, and Tsung-Yi Ho, 
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/A Contamination Aware Droplet Routing Algorithm for Digital Microfluidic Biochips.pdf">A Contamination Aware Droplet Routing Algorithm for Digital Microfluidic Biochips</a>," 
  <i>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</i>
  (<a href="{{ site.url }}{{ site.baseurl }}/papers/A Contamination Aware Droplet Routing Algorithm for Digital Microfluidic Biochips.pptx">slide</a>), pp. 151-156, San Jose, CA, 2009</li>
                
  <li>Tsung-Wei Huang and Tsung-Yi Ho, 
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/A Fast Routability- and Permance-Driven Droplet Routing Algorithm for Digital Microfludic Biochips.pdf">A Fast Routability- and Performance-Driven Droplet Routing Algorithm for Digital Microfluidic Biochips</a>," 
  <i>IEEE International Conference on Computer Design (ICCD)</i> (<a href="{{ site.url }}{{ site.baseurl }}/papers/A Fast Routability- and Performance-Driven Droplet Routing Algorithm for Digital Microfluidic Biochips.ppt">slide</a>), pp. 445-450, Lake Tahoe, CA, 2009</li>
                
  </ol>

<hr>

### Journal Papers

<ol>
  <li>Zizheng Guo, Mingwei Yang, Tsung-Wei Huang, and Yibo Lin, "A Provably Good and Practically Efficient Algorithm for Common Path Pessimism Removal in Large Designs," 
  <i>IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems (TCAD)</i>, accepted, 2021</li>

  <li>Jia-Ruei Yu, Chun-Hsien Chen, Tsung-Wei Huang, Jang-Jih Lu, Chia-Ru Chung, Ting-Wei Lin, Min-Hsien Wu, Yi-Ju Tseng, Hsin-Yao Wang, "Energy Efficiency of Inference Algorithms for Medical Datasets: A Green AI study," 
  <i>Journal of Medical Internet Research (JMIR)</i>, accepted, 2021</li>

  <li>Tsung-Wei Huang, Dian-Lun Lin, Chun-Xun Lin, and Yibo Lin,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/tpds21-taskflow.pdf">Taskflow: A Lightweight Parallel and Heterogeneous Task Graph Computing System</a>,"
  <i>IEEE Transactions on Parallel and Distributed Systems (TPDS)</i>, vol. 33, no. 6, pp. 1303-1320, June 2021</li>
  
  <li>Tsung-Wei Huang, Dian-Lun Lin, Yibo Lin, and Chun-Xun Lin,
  "Taskflow: A General-purpose Parallel and Heterogeneous Task Programming Systesm,"
  <i>IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems (TCAD)</i>, accepted, 2021</li>

  <li>Tsung-Wei Huang, Yibo Lin, Chun-Xun Lin, Guannan Guo, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/tcad21-taskflow.pdf">Cpp-Taskflow: A General-purpose Parallel Task Programming System at Scale</a>,"
  <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, vol. 40, no. 8, pp. 1687-1700, Aug. 2021</li>

  <li>Tsung-Wei Huang, Guannan Guo, Chun-Xun Lin, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/tcad21-ot2.pdf">OpenTimer v2: A New Parallel Incremental Timing Analysis Engine</a>,"
  <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, vol. 40, no. 4, pp. 776-786, April 2021</li>

  <li>Tsung-Wei Huang, Chun-Xun Lin, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/dat21-ot2.pdf">OpenTimer v2: A Parallel Incremental Timing Analysis Engine</a>,"
  <i>IEEE Design and Test (DAT)</i>, vol. 38, no. 2, pp. 62-68, April 2021</li>

  <li>Tsung-Wei Huang, Chun-Xun Lin, and Martin Wong,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/tcad19.pdf">DtCraft: A High-performance Distributed Execution Engine at Scale</a>,"
  <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, vol. 38, no. 6, pp. 1070-1083, June 2019</li>

  <li>Tsung-Wei Huang and Martin Wong,
  "<a href="http://ieeexplore.ieee.org/document/7400988/">UI-Timer 1.0: An Ultra-Fast Path-Based Timing Analysis Algorithm for CPPR</a>,"
  <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>,
  vol. 35, no. 11, pp. 1862-1875, Nov. 2016</li>

  <li>S.-H. Yeh, J.-W. Chang, Tsung-Wei Huang, S.-T. Yu, and Tsung-Yi Ho,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/TCAD14_01.pdf">Voltage-Aware Chip-Level Design for Reliability-Driven Pin-Constrained EWOD Chips</a>,"
  <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>,
  vol. 33, no. 9, pp. 1302-1315. Sept. 2014</li>
  
  <li>J.-W. Chang, S.-H. Yeh, Tsung-Wei Huang, and Tsung-Yi Ho,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/TCAD13_03.pdf">An ILP-based Routing Algorithm for Pin-Constrained EWOD Chips with Obstacle Avoidance</a>,"
  <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 
  vol. 32, no. 11, pp. 1655-1667, Nov. 2013
  </li>
                          
  <li>Y.-H. Chen, C.-L. Hsu, L.-C. Tsai, Tsung-Wei Huang, and Tsung-Yi Ho,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/TCAD13_02.pdf">A Reliability-Oriented Placement Algorithm for Reconfigurable Digital Microfluidic Biochips Using 3D Deferred Decision Making Technique</a>,"
  <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 
  vol. 32, no. 8, pp. 1151-1162, Aug. 2013
  </li>

  <li>J.-W. Chang, S.-H. Yeh, Tsung-Wei Huang, and Tsung-Yi Ho,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/TCAD13_01.pdf">Integrated Fluidic-Chip Co-Design Methodology for Digital Microfluidic Biochips</a>,"
  <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 
  vol. 32, no. 2, pp. 216-227, Feb. 2013
  </li>
                  
  <li>Tsung-Wei Huang, S.-Y. Yeh, and Tsung-Yi Ho,
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/TCAD-2011-2.pdf">A Network-Flow Based Pin-Count Aware Routing Algorithm for Broadcast-Addressing EWOD Chips</a>," 
  <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 
  vol. 30, no. 12, pp. 1786-1799, Dec. 2011
  </li>
                           
  <li>Tsung-Wei Huang and Tsung-Yi Ho, 
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/A Two-Stage ILP-Based Droplet Routing Algorithm for Pin-Constrained Digital Microfluidic Biochips (TCAD).pdf">A Two-Stage ILP-Based Droplet Routing Algorithm for Pin-Constrained Digital Microfluidic Biochips</a>," 
  <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, vol. 30, no. 2, pp. 215-228, Feb. 2011
  </li>
                  
  <li>Tsung-Wei Huang, C.-H. Lin, and Tsung-Yi Ho, 
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/A Contamination Aware Droplet Routing Algorithm for Synthesis of Digital Microfluidic Biochips.pdf">A Contamination Aware Droplet Routing Algorithm for the Synthesis of Digital Microfluidic Biochips</a>," 
  <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 
  vol. 29, no. 11, pp. 1682-1695, Nov. 2010
  </li>

</ol>

<hr>

### Patents

<ol>
  <li>Tsung-Wei Huang, K. Kalafala, D. Sinha, and N. Venkateswaran, 
  "<a href="https://patents.google.com/patent/US20170242945A1/en">Distributed Timing Analysis of a Partitioned Integrated Circuit Design</a>," 
  US20170242945A1, 08/24/2017
  </li>

  <li>Tsung-Wei Huang, K. Kalafala, V. B. Rao, D. Sinha, and N. Venkateswaran, 
  "<a href="https://www.google.com/patents/US20170147737">Incremental Common Path Pessimism Analysis</a>," 
  US9836572B2, 12/05/2017
  </li>
</ol>

<hr>

### Thesis
<ol>
  <li>Tsung-Wei Huang,  
  "<a href="{{ site.url }}{{ site.baseurl }}/papers/twhuang_phd_thesis.pdf">Distributed Timing Analysis</a>," 
  PhD Dissertation, University of Illinois at Urbana-Champaign (UIUC), Dec 2017
  </li>

  <li>T.-W Huang, 
  "<a href="http://www.airitilibrary.com/Publication/alDetailedMesh1?DocID=U0026-1107201111421600">Routing for Digital Microfluidic Biochips: From Fluidic-Level toward Chip-Level</a>," Master Thesis, National Cheng-Kung University, Taiwan, July 2011
  </li>

</ol>

<br>

<!-- end of publication -->

