<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/Arm.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/MC_Acceleration_Modulation.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/MC_Controller.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/MC_Pulse_Modulation.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/MC_Pulse_Out.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/MC_Pulse_Out.v</arg>&quot; Line <arg fmt="%d" index="2">56</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;&lt;&lt;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/MC_Pulse_Out.v</arg>&quot; Line <arg fmt="%d" index="2">68</arg>. <arg fmt="%s" index="3">Syntax error near &quot;===&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/MC_Pulse_Out.v</arg>&quot; Line <arg fmt="%d" index="2">73</arg>. <arg fmt="%s" index="3">Syntax error near &quot;(&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/MC_Pulse_Out.v</arg>&quot; Line <arg fmt="%d" index="2">75</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/MC_Pulse_Out.v</arg>&quot; Line <arg fmt="%d" index="2">82</arg>. <arg fmt="%s" index="3">Syntax error near &quot;(&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/MC_Pulse_Out.v</arg>&quot; Line <arg fmt="%d" index="2">84</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/MC_Pulse_Out.v</arg>&quot; Line <arg fmt="%d" index="2">88</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&gt;&gt;&gt;&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/Navigation.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/Navigation_Directional_Button_Control.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/PulseModulation2.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/Sensor_Data_Display.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/Sensor_Serial_In.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/Servo.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/System.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/US_Sensor.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/US_Sensors.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/debounce.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/localization.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/orientation.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ALONSOY/Documents/GitHub/Team-Pain/FPGA_Development/Navigation System/Version 2.3 - Testing/serialCOMM.v&quot; into library work</arg>
</msg>

</messages>

