library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity reg_unit_registers is
    Port ( Clock : in STD_LOGIC;
           C : in STD_LOGIC;
           D : in STD_LOGIC_VECTOR(31 downto 0);
           Q : out STD_LOGIC_VECTOR(31 downto 0));
end reg_unit_registers;

architecture Behavioral of reg_unit_registers is
begin
    process (Clock)
    begin
        if rising_edge(Clock) then
            if C = '1' then
                Q <= D;
            end if;
        end if;
    end process;
end Behavioral;
