<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NavHAL: include/core/cortex-m4/clock.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">NavHAL<span id="projectnumber">&#160;0.1.0</span>
   </div>
   <div id="projectbrief">NAVRobotec&#39;s architecture-agnostic HAL for embedded systems.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('clock_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">clock.h</div></div>
</div><!--header-->
<div class="contents">
<a href="clock_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#ifndef CORTEX_M4_CLOCK_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define CORTEX_M4_CLOCK_H</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="types_8h.html">utils/types.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="foldopen" id="foldopen00031" data-start="{" data-end="};">
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structhal__pll__config__t.html">   31</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>{</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structhal__pll__config__t.html#a3ee7a2ede1a550c1bcf2b3adf5e724ab">   33</a></span>    <a class="code hl_enumeration" href="clock__types_8h.html#a5ea6776fc4182dcce8313aae7aefffe1">hal_clock_source_t</a> <a class="code hl_variable" href="structhal__pll__config__t.html#a3ee7a2ede1a550c1bcf2b3adf5e724ab">input_src</a>; </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structhal__pll__config__t.html#a43380a9555d4e3bd71a833efa85e6578">   34</a></span>    uint8_t <a class="code hl_variable" href="structhal__pll__config__t.html#a43380a9555d4e3bd71a833efa85e6578">pll_m</a>;                </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structhal__pll__config__t.html#a6a146e1ca36b642d99aafb1830f955f6">   35</a></span>    uint16_t <a class="code hl_variable" href="structhal__pll__config__t.html#a6a146e1ca36b642d99aafb1830f955f6">pll_n</a>;               </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structhal__pll__config__t.html#aa7554787c9621f7f2cb36f2bccacfb03">   36</a></span>    uint8_t <a class="code hl_variable" href="structhal__pll__config__t.html#aa7554787c9621f7f2cb36f2bccacfb03">pll_p</a>;                </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structhal__pll__config__t.html#a033cac8290c4fa3900b0e122cea19a45">   37</a></span>    uint8_t <a class="code hl_variable" href="structhal__pll__config__t.html#a033cac8290c4fa3900b0e122cea19a45">pll_q</a>;                </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>} <a class="code hl_struct" href="structhal__pll__config__t.html">hal_pll_config_t</a>;</div>
</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga74944438a086975793d26ae48d5882d4">   43</a></span><span class="preprocessor">#define RCC 0x40023800UL        </span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">   44</a></span><span class="preprocessor">#define RCC_CR_OFFSET 0x00      </span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga4189481857f7425df84455219b54371d">   45</a></span><span class="preprocessor">#define RCC_PLLCFGR_OFFSET 0x04 </span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#gafb1e90a88869585b970749de3c16ce4a">   46</a></span><span class="preprocessor">#define RCC_CFGR_OFFSET 0x08    </span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">// RCC_CR register bit positions</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga8ea16f4ec52cd4facc9298f13b93ecb3">   49</a></span><span class="preprocessor">#define RCC_CR_HSE_ON_BIT 16    </span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#gadf4d93865fe92e5c898894eaac4d877e">   50</a></span><span class="preprocessor">#define RCC_CR_HSE_READY_BIT 17 </span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga16a5aecf5b75ad7fa25fc70bcfec8033">   51</a></span><span class="preprocessor">#define RCC_CR_HSI_ON_BIT 0     </span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#gac9a51737f0602336f92aaba23a6c50d9">   52</a></span><span class="preprocessor">#define RCC_CR_HSI_READY_BIT 1  </span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#gafabd8648ccb5ffc8635a5c0c2fa1e79d">   53</a></span><span class="preprocessor">#define RCC_CR_PLL_ON_BIT 24    </span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#gae7323fb614360e394836159af75fa186">   54</a></span><span class="preprocessor">#define RCC_CR_PLL_READY_BIT 25 </span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">// RCC_PLLCFGR register bit positions</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga2d369ff60a8373f1419c1f1821336dc6">   57</a></span><span class="preprocessor">#define RCC_PLLCFGR_SRC_BIT 22  </span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga9de55c5934db725ac111f5da7cf51127">   58</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_BIT 0  </span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga54c5b68aa65e2586877090bdb45a79ab">   59</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_BIT 6  </span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga4afe0a18460ce183f3d775d5b67b808b">   60</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_BIT 16 </span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga1061770c6f680b08b445774a9741acbb">   61</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_BIT 24 </span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">// RCC_CFGR register bit positions</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga4c292f9dbb00877a04481fc6838d0356">   64</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_BIT 4   </span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga8db4c40c95df72a7303256eab04dbe11">   65</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_BIT 10 </span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga9dec67e76675eb509510cc920261991c">   66</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_BIT 13 </span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga0db399aa7cfbe2c1202953de9bd3e90f">   67</a></span><span class="preprocessor">#define RCC_CFGR_SW_BIT 0     </span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#gaabb2d6d1cbfe98214bb2c767203f1352">   68</a></span><span class="preprocessor">#define RCC_CFGR_SWS_BIT 2    </span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// Prescaler values</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga2b7d7f29b09a49c31404fc0d44645c84">   71</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV1 0x0  </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga0e340725f46e9462d9b02a079b9fa8ae">   72</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4 0x5 </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga99d9c91eaad122460d324a71cc939d1b">   73</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2 0x4 </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">// Flash Interface Control</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga9de1f4d1c7782cc9033f593e6729737f">   76</a></span><span class="preprocessor">#define FLASH_INTERFACE_REGISTER 0x40023C00 </span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group__RCC__BASE.html#ga1d4c68cf6964431b0df5b0a02dbfeac3">   77</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_BIT 0             </span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="keywordtype">void</span> <a class="code hl_function" href="clock_8h.html#a0968882ff01fef583e6a8b7a97be51ea">hal_clock_init</a>(<a class="code hl_struct" href="structhal__clock__config__t.html">hal_clock_config_t</a> *cfg, <a class="code hl_struct" href="structhal__pll__config__t.html">hal_pll_config_t</a> *<a class="code hl_variable" href="03__no__hal__uart__tx_2main_8c.html#adf1b524219e8781fa7542fa90dd09912">pll_cfg</a>);</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>uint32_t <a class="code hl_function" href="clock_8h.html#a8cb04036cf65c8966865b42e975c4558">hal_clock_get_sysclk</a>();</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>uint32_t <a class="code hl_function" href="clock_8h.html#a4aee4134f247ae939111a86a507db22e">hal_clock_get_ahbclk</a>();</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>uint32_t <a class="code hl_function" href="clock_8h.html#ab27c3a810ff6f1418e7737a7ad308798">hal_clock_get_apb1clk</a>();</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>uint32_t <a class="code hl_function" href="clock_8h.html#a74e0e66e7168083925979b598b96cf7e">hal_clock_get_apb2clk</a>();</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#endif </span><span class="comment">// CORTEX_M4_CLOCK_H</span></div>
<div class="ttc" id="a03__no__hal__uart__tx_2main_8c_html_adf1b524219e8781fa7542fa90dd09912"><div class="ttname"><a href="03__no__hal__uart__tx_2main_8c.html#adf1b524219e8781fa7542fa90dd09912">pll_cfg</a></div><div class="ttdeci">hal_pll_config_t pll_cfg</div><div class="ttdef"><b>Definition</b> main.c:108</div></div>
<div class="ttc" id="aclock_8h_html_a0968882ff01fef583e6a8b7a97be51ea"><div class="ttname"><a href="clock_8h.html#a0968882ff01fef583e6a8b7a97be51ea">hal_clock_init</a></div><div class="ttdeci">void hal_clock_init(hal_clock_config_t *cfg, hal_pll_config_t *pll_cfg)</div><div class="ttdoc">Initialize system clock with given configuration.</div><div class="ttdef"><b>Definition</b> clock.c:26</div></div>
<div class="ttc" id="aclock_8h_html_a4aee4134f247ae939111a86a507db22e"><div class="ttname"><a href="clock_8h.html#a4aee4134f247ae939111a86a507db22e">hal_clock_get_ahbclk</a></div><div class="ttdeci">uint32_t hal_clock_get_ahbclk()</div><div class="ttdoc">Get the current AHB bus clock frequency in Hz.</div><div class="ttdef"><b>Definition</b> clock.c:242</div></div>
<div class="ttc" id="aclock_8h_html_a74e0e66e7168083925979b598b96cf7e"><div class="ttname"><a href="clock_8h.html#a74e0e66e7168083925979b598b96cf7e">hal_clock_get_apb2clk</a></div><div class="ttdeci">uint32_t hal_clock_get_apb2clk()</div><div class="ttdoc">Get the current APB2 bus clock frequency in Hz.</div><div class="ttdef"><b>Definition</b> clock.c:270</div></div>
<div class="ttc" id="aclock_8h_html_a8cb04036cf65c8966865b42e975c4558"><div class="ttname"><a href="clock_8h.html#a8cb04036cf65c8966865b42e975c4558">hal_clock_get_sysclk</a></div><div class="ttdeci">uint32_t hal_clock_get_sysclk()</div><div class="ttdoc">Get the current system clock frequency (SYSCLK) in Hz.</div><div class="ttdef"><b>Definition</b> clock.c:139</div></div>
<div class="ttc" id="aclock_8h_html_ab27c3a810ff6f1418e7737a7ad308798"><div class="ttname"><a href="clock_8h.html#ab27c3a810ff6f1418e7737a7ad308798">hal_clock_get_apb1clk</a></div><div class="ttdeci">uint32_t hal_clock_get_apb1clk()</div><div class="ttdoc">Get the current APB1 bus clock frequency in Hz.</div><div class="ttdef"><b>Definition</b> clock.c:256</div></div>
<div class="ttc" id="aclock__types_8h_html_a5ea6776fc4182dcce8313aae7aefffe1"><div class="ttname"><a href="clock__types_8h.html#a5ea6776fc4182dcce8313aae7aefffe1">hal_clock_source_t</a></div><div class="ttdeci">hal_clock_source_t</div><div class="ttdoc">Enumeration of possible system clock sources.</div><div class="ttdef"><b>Definition</b> clock_types.h:23</div></div>
<div class="ttc" id="astructhal__clock__config__t_html"><div class="ttname"><a href="structhal__clock__config__t.html">hal_clock_config_t</a></div><div class="ttdoc">System clock configuration structure.</div><div class="ttdef"><b>Definition</b> clock_types.h:35</div></div>
<div class="ttc" id="astructhal__pll__config__t_html"><div class="ttname"><a href="structhal__pll__config__t.html">hal_pll_config_t</a></div><div class="ttdoc">PLL configuration parameters.</div><div class="ttdef"><b>Definition</b> clock.h:32</div></div>
<div class="ttc" id="astructhal__pll__config__t_html_a033cac8290c4fa3900b0e122cea19a45"><div class="ttname"><a href="structhal__pll__config__t.html#a033cac8290c4fa3900b0e122cea19a45">hal_pll_config_t::pll_q</a></div><div class="ttdeci">uint8_t pll_q</div><div class="ttdoc">PLL division factor for USB clock (2 to 15)</div><div class="ttdef"><b>Definition</b> clock.h:37</div></div>
<div class="ttc" id="astructhal__pll__config__t_html_a3ee7a2ede1a550c1bcf2b3adf5e724ab"><div class="ttname"><a href="structhal__pll__config__t.html#a3ee7a2ede1a550c1bcf2b3adf5e724ab">hal_pll_config_t::input_src</a></div><div class="ttdeci">hal_clock_source_t input_src</div><div class="ttdoc">PLL input clock source (HSI or HSE)</div><div class="ttdef"><b>Definition</b> clock.h:33</div></div>
<div class="ttc" id="astructhal__pll__config__t_html_a43380a9555d4e3bd71a833efa85e6578"><div class="ttname"><a href="structhal__pll__config__t.html#a43380a9555d4e3bd71a833efa85e6578">hal_pll_config_t::pll_m</a></div><div class="ttdeci">uint8_t pll_m</div><div class="ttdoc">PLL division factor for input clock (2 to 63)</div><div class="ttdef"><b>Definition</b> clock.h:34</div></div>
<div class="ttc" id="astructhal__pll__config__t_html_a6a146e1ca36b642d99aafb1830f955f6"><div class="ttname"><a href="structhal__pll__config__t.html#a6a146e1ca36b642d99aafb1830f955f6">hal_pll_config_t::pll_n</a></div><div class="ttdeci">uint16_t pll_n</div><div class="ttdoc">PLL multiplication factor for VCO (50 to 432)</div><div class="ttdef"><b>Definition</b> clock.h:35</div></div>
<div class="ttc" id="astructhal__pll__config__t_html_aa7554787c9621f7f2cb36f2bccacfb03"><div class="ttname"><a href="structhal__pll__config__t.html#aa7554787c9621f7f2cb36f2bccacfb03">hal_pll_config_t::pll_p</a></div><div class="ttdeci">uint8_t pll_p</div><div class="ttdoc">PLL division factor for main system clock (2,4,6,8)</div><div class="ttdef"><b>Definition</b> clock.h:36</div></div>
<div class="ttc" id="atypes_8h_html"><div class="ttname"><a href="types_8h.html">types.h</a></div><div class="ttdoc">Centralized type definitions include for NavHAL.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_3d69f64eaf81436fe2b22361382717e5.html">core</a></li><li class="navelem"><a class="el" href="dir_ee6d435a46042ad3b1ab4491874ef656.html">cortex-m4</a></li><li class="navelem"><a class="el" href="clock_8h.html">clock.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
