 
****************************************
Report : qor
Design : top
Version: S-2021.06-SP5-1
Date   : Fri Aug 15 18:35:38 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              24.00
  Critical Path Length:          1.45
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.55
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.68
  No. of Hold Violations:      198.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              47291
  Buf/Inv Cell Count:            6450
  Buf Cell Count:                 216
  Inv Cell Count:                6234
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     41716
  Sequential Cell Count:         5575
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    67853.940745
  Noncombinational Area: 29682.940959
  Buf/Inv Area:           3540.194029
  Total Buffer Area:           200.03
  Total Inverter Area:        3340.16
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             97536.881704
  Design Area:           97536.881704


  Design Rules
  -----------------------------------
  Total Number of Nets:         57838
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: nc-csuaf4-l01.apporto.com

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   13.37
  Logic Optimization:                 44.13
  Mapping Optimization:              136.02
  -----------------------------------------
  Overall Compile Time:              304.93
  Overall Compile Wall Clock Time:   307.77

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.01  TNS: 0.68  Number of Violating Paths: 198

  --------------------------------------------------------------------


1
 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: S-2021.06-SP5-1
Date   : Fri Aug 15 18:35:38 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/c11879_csufresno/Documents/SIMAX/lib/CCS/NangateOpenCellLibrary.db)


Operating Conditions: fast   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
top                    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.25 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  34.0453 mW   (96%)
  Net Switching Power  =   1.5796 mW    (4%)
                         ---------
Total Dynamic Power    =  35.6249 mW  (100%)

Cell Leakage Power     =   6.2516 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.3389e+04          577.5056        1.5269e+06        3.5493e+04  (  84.76%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    656.4602        1.0021e+03        4.7247e+06        6.3833e+03  (  15.24%)
--------------------------------------------------------------------------------------------------
Total          3.4045e+04 uW     1.5796e+03 uW     6.2516e+06 nW     4.1877e+04 uW
1
