
>>>> Network Structure

Layer ID:	0	1	4	7	10	13	16	19	22	25	28	31	34	37	40	43	46	49	52	55	58	61	64	67	70	73	76	79	82	83	85	3	
Layer Type:	InputLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	CNNHAConvLayer	PoolLayer	FullyConnectedLayer	CrossChannelOperationLayer	TransformLayer	
Layer Name:	input	MobilenetV1/MobilenetV1/Conv2d_0/Conv2D	MobilenetV1/MobilenetV1/Conv2d_1_depthwise/depthwise	MobilenetV1/MobilenetV1/Conv2d_1_pointwise/Conv2D	MobilenetV1/MobilenetV1/Conv2d_2_depthwise/depthwise	MobilenetV1/MobilenetV1/Conv2d_2_pointwise/Conv2D	MobilenetV1/MobilenetV1/Conv2d_3_depthwise/depthwise	MobilenetV1/MobilenetV1/Conv2d_3_pointwise/Conv2D	MobilenetV1/MobilenetV1/Conv2d_4_depthwise/depthwise	MobilenetV1/MobilenetV1/Conv2d_4_pointwise/Conv2D	MobilenetV1/MobilenetV1/Conv2d_5_depthwise/depthwise	MobilenetV1/MobilenetV1/Conv2d_5_pointwise/Conv2D	MobilenetV1/MobilenetV1/Conv2d_6_depthwise/depthwise	MobilenetV1/MobilenetV1/Conv2d_6_pointwise/Conv2D	MobilenetV1/MobilenetV1/Conv2d_7_depthwise/depthwise	MobilenetV1/MobilenetV1/Conv2d_7_pointwise/Conv2D	MobilenetV1/MobilenetV1/Conv2d_8_depthwise/depthwise	MobilenetV1/MobilenetV1/Conv2d_8_pointwise/Conv2D	MobilenetV1/MobilenetV1/Conv2d_9_depthwise/depthwise	MobilenetV1/MobilenetV1/Conv2d_9_pointwise/Conv2D	MobilenetV1/MobilenetV1/Conv2d_10_depthwise/depthwise	MobilenetV1/MobilenetV1/Conv2d_10_pointwise/Conv2D	MobilenetV1/MobilenetV1/Conv2d_11_depthwise/depthwise	MobilenetV1/MobilenetV1/Conv2d_11_pointwise/Conv2D	MobilenetV1/MobilenetV1/Conv2d_12_depthwise/depthwise	MobilenetV1/MobilenetV1/Conv2d_12_pointwise/Conv2D	MobilenetV1/MobilenetV1/Conv2d_13_depthwise/depthwise	MobilenetV1/MobilenetV1/Conv2d_13_pointwise/Conv2D	MobilenetV1/Logits/AvgPool_1a/AvgPool	MobilenetV1/Logits/Conv2d_1c_1x1/Conv2D	MobilenetV1/Predictions/Softmax	Transform_MobilenetV1/Predictions/Softmax	
Number Of Input Buffers:	2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

Number of Inputs in the Buffer:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Input Dimension X:	612	224	112	112	112	56	56	56	56	28	28	28	28	14	14	14	14	14	14	14	14	14	14	14	14	7	7	7	7	1	1	1	
Input Dimension Y:	612	224	112	112	112	56	56	56	56	28	28	28	28	14	14	14	14	14	14	14	14	14	14	14	14	7	7	7	7	1	1	1	
Num. of input channels maps:	3	3	32	32	64	64	128	128	128	128	256	256	256	256	512	512	512	512	512	512	512	512	512	512	512	512	1024	1024	1024	1024	1001	1001	

Number of Inputs in the Buffer:	2	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Input Dimension X:	1	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Input Dimension Y:	1	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Num. of input channels maps:	4	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	

Number of Output Buffers:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

Number of Outputs in the Buffer:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Output Dimension X:	224	112	112	112	56	56	56	56	28	28	28	28	14	14	14	14	14	14	14	14	14	14	14	14	7	7	7	7	1	1	1	1	
Output Dimension Y:	224	112	112	112	56	56	56	56	28	28	28	28	14	14	14	14	14	14	14	14	14	14	14	14	7	7	7	7	1	1	1	1	
Num. of output channels maps:	3	32	32	64	64	128	128	128	128	256	256	256	256	512	512	512	512	512	512	512	512	512	512	512	512	1024	1024	1024	1024	1001	1001	1001	

Kernel Dimension X:	0	3	3	1	3	1	3	1	3	1	3	1	3	1	3	1	3	1	3	1	3	1	3	1	3	1	3	1	7	0	0	0	
Kernel Dimension Y:	0	3	3	1	3	1	3	1	3	1	3	1	3	1	3	1	3	1	3	1	3	1	3	1	3	1	3	1	7	0	0	0	
Padding Dimension X:	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	1	0	1	0	1	0	1	0	0	0	1	0	0	0	0	0	
Padding Dimension Y:	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	1	0	1	0	1	0	1	0	0	0	1	0	0	0	0	0	
Stride Dimension X:	0	2	1	1	2	1	1	1	2	1	1	1	2	1	1	1	1	1	1	1	1	1	1	1	2	1	1	1	2	0	0	0	
Stride Dimension Y:	0	2	1	1	2	1	1	1	2	1	1	1	2	1	1	1	1	1	1	1	1	1	1	1	2	1	1	1	2	0	0	0	
Dilation Dimension X:		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1					
Dilation Dimension Y:		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1					
Num. of Groups:	0	1	32	1	64	1	128	1	128	1	256	1	256	1	512	1	512	1	512	1	512	1	512	1	512	1	1024	1	0	0	0	0	
Activation Mode:																																	
Layer Mode:																													average				
K:	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	
Alpha:	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	
Beta:	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	0.000000	

Fused Layer Mode:																																	
Fused Layer Kernel Dimension X:																																	
Fused Layer Kernel Dimension Y:																																	
Fused Layer Stride Dimension X:																																	
Fused Layer Stride Dimension Y:																																	

>>>> Network Special Switches

BW Reduction	-1.000000	

>>>> Network Weights Bandwidth

Number Of Bytes Per Weight	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	0	0	
DDR actual layer Weights Number in elements	0	1107	1052	1835	2622	8192	3444	16384	5247	32768	6892	65536	10495	131072	13765	262144	13767	262144	13768	262144	13777	262144	13793	262144	20988	524288	27647	1048576	0	1025024	0	0	
DDR actual layer Weights BW in bytes	0	1107	1052	1835	2622	8192	3444	16384	5247	32768	6892	65536	10495	131072	13765	262144	13767	262144	13768	262144	13777	262144	13793	262144	20988	524288	27647	1048576	0	1029028	0	0	
Total Weight BW in Bytes	4312759	

>>>> Network Biases Bandwidth

Number Of Bytes Per Bias	0	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	0	4	0	0	
DDR actual layer Biases Number in elements	0	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	0	1001	0	0	
Total biases BW in Bytes	4004	

>>>> Network Input Bandwidth

Input memory type internal/external	External	External	Virtual	Virtual	External	Virtual	Virtual	Virtual	External	Virtual	Virtual	Virtual	Internal	Virtual	Virtual	Virtual	Virtual	Virtual	Virtual	Virtual	Virtual	Virtual	Virtual	Virtual	Internal	Virtual	Virtual	Virtual	Internal	Internal	Internal	Internal	
Input memory type DDR/SRAM/DSP-TCM/ACC-TCM	DDR	DDR	ACC-TCM	ACC-TCM	DDR	ACC-TCM	ACC-TCM	ACC-TCM	DDR	ACC-TCM	ACC-TCM	ACC-TCM	DSP-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	DSP-TCM	ACC-TCM	ACC-TCM	ACC-TCM	DSP-TCM	DSP-TCM	DSP-TCM	DSP-TCM	
Input Latency (bytes per cycle)	24.975609	24.975609	N/A	N/A	24.975609	N/A	N/A	N/A	24.975609	N/A	N/A	N/A	32.000000	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	32.000000	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Number Of Input Elements	1123632	154560	0	0	845824	0	0	0	401408	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Number Of Bytes Per Element	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	2	
Input memory type internal/external	External	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	
Input memory type DDR/SRAM/DSP-TCM/ACC-TCM	DDR	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	NotDefined	
Input Latency (bytes per cycle)	24.975609	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Number Of Input Elements	8	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Number Of Bytes Per Element	4	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	

Input DRAM BW	1123664	154560	0	0	845824	0	0	0	401408	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Input SRAM BW	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Total Input DRAM BW	2525456	
Total Input SRAM BW	0	

>>>> Network Output Bandwidth

Output memory type internal/external	External	Virtual	Virtual	External	Virtual	Virtual	Virtual	External	Virtual	Virtual	Virtual	Internal	Virtual	Virtual	Virtual	Virtual	Virtual	Virtual	Virtual	Virtual	Virtual	Virtual	Virtual	Internal	Virtual	Virtual	Virtual	Internal	Internal	Internal	Internal	External	
Output memory type DDR/SRAM/DSP-TCM/ACC-TCM	DDR	ACC-TCM	ACC-TCM	DDR	ACC-TCM	ACC-TCM	ACC-TCM	DDR	ACC-TCM	ACC-TCM	ACC-TCM	DSP-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	ACC-TCM	DSP-TCM	ACC-TCM	ACC-TCM	ACC-TCM	DSP-TCM	DSP-TCM	DSP-TCM	DSP-TCM	DDR	
Output Latency (bytes per cycle)	24.975609	N/A	N/A	24.975609	N/A	N/A	N/A	24.975609	N/A	N/A	N/A	32.000000	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	32.000000	N/A	N/A	N/A	32.000000	N/A	N/A	N/A	24.975609	
Number Of Output Elements	150528	0	0	802816	0	0	0	401408	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1001	
Number Of Bytes Per Element	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	2	4	

Output DRAM BW	150528	0	0	802816	0	0	0	401408	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4004	
Output SRAM BW	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Total Output DRAM BW	1358756	
Total Output SRAM BW	0	

>>>> Running and Cycles Considerations

Target Id	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Device Type	XM6	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	NeuProS	XM6	XM6	XM6	XM6	
Device MACs Number	128	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	2048	128	128	128	128	

Number Of MACs Per Layer	0	10838016	3612672	25690112	1806336	25690112	3612672	51380224	903168	25690112	1806336	51380224	451584	25690112	903168	51380224	903168	51380224	903168	51380224	903168	51380224	903168	51380224	225792	25690112	451584	51380224	0	1025024	0	0	
Number Of Operations	153216	1204224	401408	25690112	200704	25690112	401408	51380224	100352	25690112	200704	51380224	50176	25690112	100352	51380224	100352	51380224	100352	51380224	100352	51380224	100352	51380224	25088	25690112	50176	51380224	1024	1025024	1001	1001	

>>>> Cycles And Operations Breakdown 

XM pure core cycles 	128764	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3072	19219	1001	93	
XM wait cycles	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	21982	0	67	
Total XM pure cycles (no resize/transform)	23292	
Total XM wait cycles (no resize/transform)	21982	
Accelerator pure cycles 	0	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	905622	0	0	0	0	
Accelerator wait cycles	0	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	0	0	0	0	0	
Total Accelerator pure core cycles 	905622
Total Accelerator wait core cycles 	0	
MAC Utilization Per Layer	0.000000	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	30.609238	0.000000	19.436422	0.000000	0.000000	

>>>> Summary 

CDNN External DRAM memory size[B]	67596160	
CDNN External SRAM memory size[B]	0	
Total input/output/weights/Biases DRAM BW	8200975	
Total input/output/weights/Biases SRAM BW	0	
Total MAC	568741376	
Total estimated cycles	1199320	
Total system cycles	119500	
Pure MAC Utilization	30.839031	

Total optimized input/output/weights/biases DRAM BW (no resize/transform)	6922779	
Total optimized input/output/weights/biases SRAM BW (no resize/transform)	0	
Total system cycles (no resize/transform)	109500	
Total VPU cycles (no resize/transform)	45274	
Total Accelerator cycles 	905622	
Total optimized cycles (no resize/transform)	1060396	