// This module implements a counter that counts from 0 to 7 and resets back to 0.

module counter(
  input clk, // clock signal
  input reset, // reset input
  output reg [2:0] count // 3-bit output for the count
);

always@(posedge clk or posedge reset) begin
  if(reset) // if reset is high
    count <= 0; // set the count to 0
  else // if reset is low
    count <= count + 1; // increment the count by 1
end

endmodule