$date
	Sun Feb  2 16:18:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DFF_sim $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#4
0!
1"
#8
0"
#12
1"
#16
0"
#20
1"
#24
0"
#28
1"
#32
0"
#36
1"
#40
0"
#44
1"
#48
0"
#52
1"
#56
0"
#60
1"
#64
0"
#68
1"
#72
0"
#76
1"
#80
0"
#84
1"
#88
0"
#92
1"
#96
0"
#100
1!
1"
1#
#104
0"
#108
1"
#112
0"
#116
1"
#120
0"
#124
1"
#128
0"
#132
1"
#136
0"
#140
1"
#144
0"
#148
1"
#152
0"
#156
1"
#160
0"
#164
1"
#168
0"
#172
1"
#176
0"
#180
1"
#184
0"
#188
1"
#192
0"
#196
1"
#200
0"
0#
#204
0!
1"
#208
0"
#212
1"
#216
0"
#220
1"
#224
0"
#228
1"
#232
0"
#236
1"
#240
0"
#244
1"
#248
0"
#252
1"
#256
0"
#260
1"
#264
0"
#268
1"
#272
0"
#276
1"
#280
0"
#284
1"
#288
0"
#292
1"
#296
0"
#300
1"
