<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006030A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006030</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17457809</doc-number><date>20211206</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>CN</country><doc-number>202110753746.X</doc-number><date>20210702</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>49</main-group><subgroup>02</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>108</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>28</main-group><subgroup>60</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10805</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>1085</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF</invention-title><us-related-documents><continuation><relation><parent-doc><document-id><country>US</country><doc-number>PCT/CN2021/112198</doc-number><date>20210812</date></document-id><parent-status>PENDING</parent-status></parent-doc><child-doc><document-id><country>US</country><doc-number>17457809</doc-number></document-id></child-doc></relation></continuation></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>CHANGXIN MEMORY TECHNOLOGIES, INC.</orgname><address><city>Hefei City</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>WU</last-name><first-name>Yulei</first-name><address><city>Hefei City</city><country>CN</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>YANG</last-name><first-name>Bin</first-name><address><city>Hefei City</city><country>CN</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">The present disclosure provides a manufacturing method of a semiconductor structure, and a semiconductor structure. The manufacturing method of a semiconductor structure includes: forming a plurality of cylindrical capacitors in an initial structure; removing part of the initial structure to form trenches, the trenches expose partial sidewalls of the cylindrical capacitors and a substrate of the initial structure; forming a dielectric layer, the dielectric layer at least covers an exposed surface of each of the cylindrical capacitors; forming a first top electrode, the first top electrode covers a surface of the dielectric layer; and forming a second top electrode, the second top electrode covers a surface of the first top electrode. In an axial direction of each of the cylindrical capacitors, the second top electrode formed in each of the trenches has a discontinuous part, and an air gap is formed in the discontinuous part of the second top electrode.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="101.52mm" wi="96.35mm" file="US20230006030A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="234.19mm" wi="102.28mm" file="US20230006030A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="211.92mm" wi="102.11mm" file="US20230006030A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="128.35mm" wi="100.33mm" file="US20230006030A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="233.34mm" wi="118.79mm" file="US20230006030A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="185.84mm" wi="123.53mm" file="US20230006030A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="184.57mm" wi="125.65mm" file="US20230006030A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="184.23mm" wi="130.81mm" file="US20230006030A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="189.82mm" wi="120.90mm" file="US20230006030A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="195.58mm" wi="128.86mm" file="US20230006030A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="200.24mm" wi="130.98mm" file="US20230006030A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="198.97mm" wi="127.59mm" file="US20230006030A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="88.39mm" wi="129.46mm" file="US20230006030A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATIONS</heading><p id="p-0002" num="0001">The present disclosure is a continuation application of International Patent Application No. PCT/CN2021/112198, filed on Aug. 12, 2021 and titled &#x201c;SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF&#x201d;, which claims the priority to Chinese Patent Application 202110753746.X, filed on Jul. 2, 2021 and titled &#x201c;SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF&#x201d;. The entire contents of International Patent Application No. PCT/CN2021/112198 and Chinese Patent Application 202110753746.X are incorporated herein by reference.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">TECHNICAL FIELD</heading><p id="p-0003" num="0002">The present disclosure relates to, but is not limited to, a semiconductor structure and a manufacturing method thereof.</p><heading id="h-0003" level="1">BACKGROUND</heading><p id="p-0004" num="0003">A dynamic random access memory (DRAM) has the advantages of small size, high integration and low power consumption, and the data reading speed of the DRAM is faster than that of a read-only memory (ROM). As the integration of the DRAM increases, the feature size and plate area of the capacitor continue to decrease, and a thinner dielectric material with a higher dielectric constant needs to be selected to increase the capacitor density during manufacturing of the DRAM. Moreover, while ensuring a high enough capacitance value that meets the requirement, it is further necessary to ensure that the leakage current of the capacitor is low enough.</p><heading id="h-0004" level="1">SUMMARY</heading><p id="p-0005" num="0004">According to a first aspect, the present disclosure provides a manufacturing method of a semiconductor structure. The manufacturing method includes:</p><p id="p-0006" num="0005">forming a plurality of cylindrical capacitors in an initial structure;</p><p id="p-0007" num="0006">removing part of the initial structure to form trenches, where the trenches expose partial sidewalls of the cylindrical capacitors and a substrate of the initial structure;</p><p id="p-0008" num="0007">forming a dielectric layer, where the dielectric layer at least covers an exposed surface of each of the cylindrical capacitors;</p><p id="p-0009" num="0008">forming a first top electrode, where the first top electrode covers a surface of the dielectric layer; and</p><p id="p-0010" num="0009">forming a second top electrode, where the second top electrode covers a surface of the first top electrode.</p><p id="p-0011" num="0010">According to a second aspect, the present disclosure provides a semiconductor structure, including:</p><p id="p-0012" num="0011">a substrate;</p><p id="p-0013" num="0012">capacitor contact structures, located in the substrate;</p><p id="p-0014" num="0013">cylindrical capacitors, where a bottom of each of the cylindrical capacitors is electrically connected to one of the capacitor contact structures;</p><p id="p-0015" num="0014">trenches, where each of the trenches is located between adjacent cylindrical capacitors;</p><p id="p-0016" num="0015">a dielectric layer, covering a surface of each of the cylindrical capacitors and part of the substrate;</p><p id="p-0017" num="0016">a first top electrode, covering a surface of the dielectric layer; and</p><p id="p-0018" num="0017">a second top electrode, covering the first top electrode, where the second top electrode includes discontinuous parts, each of the discontinuous parts is located in the trench, and an air gap is provided in the discontinuous part.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0019" num="0018">The drawings incorporated into the specification and constituting a part of the specification illustrate the embodiments of the present disclosure, and are used together with the description to explain the principles of the embodiments of the present disclosure. In these drawings, similar reference numerals are used to represent similar elements. The drawings in the following description are part rather than all of the embodiments of the present disclosure. Those skilled in the art may derive other drawings based on these drawings without creative efforts.</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a flowchart of a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a flowchart of a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a flowchart of a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a flowchart of a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a flowchart of a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a flowchart of a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a schematic diagram of an initial structure in a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a schematic diagram of forming a patterned mask layer on an initial structure in a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a schematic diagram of removing an initial structure according to a patterned mask layer to form capacitor holes in a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a schematic diagram of depositing cylindrical capacitors in capacitor holes in a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a schematic diagram of forming cylindrical capacitors in a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a schematic diagram of forming a first mask layer on an initial structure in a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a schematic diagram of projection of a first pattern on a top surface of a stacked structure and on top surfaces of cylindrical capacitors in a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a schematic diagram of removing a second support layer according to a first pattern in a manufacturing method of a semiconductor structure according to an exemplary embodiment, and <figref idref="DRAWINGS">FIG. <b>14</b></figref> is a cross sectional view taken along A-A in <figref idref="DRAWINGS">FIG. <b>13</b></figref>;</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a schematic diagram of removing a second sacrificial layer in a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is schematic diagram of removing a first support layer according to a first pattern in a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. <b>17</b></figref> is a schematic diagram of removing a first sacrificial layer in a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0037" num="0036"><figref idref="DRAWINGS">FIG. <b>18</b></figref> is a schematic diagram of forming a dielectric layer in a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0038" num="0037"><figref idref="DRAWINGS">FIG. <b>19</b></figref> is a schematic diagram of forming a first top electrode in a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0039" num="0038"><figref idref="DRAWINGS">FIG. <b>20</b></figref> is a schematic diagram of forming a second top electrode in a manufacturing method of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0040" num="0039"><figref idref="DRAWINGS">FIG. <b>21</b></figref> is a schematic diagram of forming a third top electrode in a manufacturing method of a semiconductor structure according to an exemplary embodiment; and</p><p id="p-0041" num="0040"><figref idref="DRAWINGS">FIG. <b>22</b></figref> is a schematic diagram of a back end of line (BEOL) process in a manufacturing method of a semiconductor structure according to an exemplary embodiment.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0006" level="1">DETAILED DESCRIPTION</heading><p id="p-0042" num="0041">The technical solutions in the embodiments of the present disclosure are described below clearly and completely with reference to the drawings in the embodiments of the present disclosure. Apparently, the described embodiments are merely part rather than all of the embodiments of the present disclosure. All other embodiments obtained by those skilled in the art based on the embodiments of the present disclosure without creative efforts should fall within the protection scope of the present disclosure. It should be noted that without conflict, the embodiments in the present disclosure and features in the embodiments may be combined with each other randomly.</p><p id="p-0043" num="0042">Currently, the capacitor is manufactured by forming a top electrode on a dielectric material after forming the dielectric material, and then forming a boron-doped layer on the top electrode to increase the conductivity of the capacitor. Due to the small radius of boron particles, the thermal process intensifies the penetration of boron particles into the dielectric material, which easily leads to capacitor leakage.</p><p id="p-0044" num="0043">In view of this, the present disclosure provides a manufacturing method of a semiconductor structure. An air gap is formed between adjacent cylindrical capacitors, to reduce the boron-doped layer filled between the cylindrical capacitors, and also reduce the density of boron particles in the boron-doped layer. The total amount of boron particles diffused into the dielectric material during the thermal process is significantly reduced, such that the semiconductor structure leakage can be avoided.</p><p id="p-0045" num="0044">An exemplary embodiment of the present disclosure provides a manufacturing method of a semiconductor structure. <figref idref="DRAWINGS">FIG. <b>1</b></figref> shows a flowchart of a manufacturing method of a semiconductor structure according to an exemplary embodiment of the present disclosure. <figref idref="DRAWINGS">FIG. <b>7</b></figref> to <figref idref="DRAWINGS">FIG. <b>22</b></figref> are schematic diagrams of various stages of the manufacturing method of a semiconductor structure. The manufacturing method of a semiconductor structure is described below with reference to <figref idref="DRAWINGS">FIG. <b>7</b></figref> to <figref idref="DRAWINGS">FIG. <b>22</b></figref>.</p><p id="p-0046" num="0045">The semiconductor structure is not limited in this embodiment. The semiconductor structure is described below by taking a dynamic random access memory (DRAM) as an example, but this embodiment is not limited to this, and the semiconductor structure in this embodiment may also be other structure.</p><p id="p-0047" num="0046">As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, an exemplary embodiment of the present disclosure provides a manufacturing method of a semiconductor structure. The manufacturing method includes the following steps:</p><p id="p-0048" num="0047">S<b>110</b>: Form cylindrical capacitors in an initial structure.</p><p id="p-0049" num="0048">As shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the initial structure <b>100</b> includes a substrate <b>110</b> and a stacked structure <b>120</b> provided on the substrate <b>110</b>, and capacitor contact structures <b>111</b> are provided in the substrate. Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the cylindrical capacitors <b>10</b> are formed in the stacked structure <b>120</b>. The cylindrical capacitors <b>10</b> are connected to the capacitor contact structures <b>111</b> respectively, and top surfaces of the cylindrical capacitors <b>10</b> are flush with a top surface of the stacked structure <b>120</b>. Multiple capacitor contact structures <b>111</b> are distributed in the substrate <b>110</b>, and multiple cylindrical capacitors <b>10</b> can be formed in the stacked structure <b>120</b>. The multiple cylindrical capacitors <b>10</b> are connected to the multiple capacitor contact structures <b>111</b> respectively.</p><p id="p-0050" num="0049">The substrate <b>110</b> is a semiconductor substrate, and includes a silicon-containing substance. The substrate <b>110</b> may include a silicon substrate, a silicon-germanium substrate or a silicon on insulator (SOI) substrate.</p><p id="p-0051" num="0050">The cylindrical capacitor <b>10</b> can be deposited through atomic layer deposition (ALD). The material of the cylindrical capacitor <b>10</b> includes a compound formed from one or both of a metal nitride and a metal silicide, such as titanium nitride, titanium silicide, titanium silicide, TiSi<sub>x</sub>N<sub>y</sub>, etc.</p><p id="p-0052" num="0051">S<b>120</b>: Remove part of the initial structure to form trenches, where the trenches expose partial sidewalls of the cylindrical capacitors and a substrate of the initial structure.</p><p id="p-0053" num="0052">As shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, a first mask layer <b>130</b> is formed on the stacked structure <b>120</b>; a first pattern <b>131</b> is defined on the first mask layer <b>130</b>, and the first pattern <b>131</b> at least exposes partial top surface of each of the cylindrical capacitors <b>10</b>. A part of or all of the stacked structure <b>120</b> is removed through etching according to the first mask layer <b>130</b>, to expose a surface of the substrate <b>110</b>, and then etching is stopped, to obtain the trenches <b>140</b>, as shown in <figref idref="DRAWINGS">FIG. <b>17</b></figref>. The trenches <b>140</b> at least expose partial sidewalls of the cylindrical capacitors <b>10</b> and the surface of the substrate <b>110</b>.</p><p id="p-0054" num="0053">S<b>130</b>: Form a dielectric layer, where the dielectric layer at least covers an exposed surface of each of the cylindrical capacitors.</p><p id="p-0055" num="0054">As shown in <figref idref="DRAWINGS">FIG. <b>18</b></figref>, the dielectric layer <b>20</b> can be deposited through atomic layer deposition (ALD). The dielectric layer <b>20</b> is made of a high-k material, which has a dielectric constant greater than that of silicon dioxide. In this embodiment, the high-k material of the dielectric layer may include a compound containing one or more of the following components: rare earth elements, Hf, Rh, Ba and Al. The high-k material can be hafnium (IV) oxide, titanium nitride, aluminum oxide, lanthanum oxide, etc.</p><p id="p-0056" num="0055">S<b>140</b>: Form a first top electrode, where the first top electrode covers a surface of the dielectric layer.</p><p id="p-0057" num="0056">As shown in <figref idref="DRAWINGS">FIG. <b>19</b></figref>, the material of the first top electrode <b>30</b> includes a compound formed from one or both of a metal nitride and a metal silicide. In this embodiment, the first top electrode <b>30</b> may include one or two of titanium nitride, titanium silicide, titanium silicide, and TiSi<sub>x</sub>N<sub>y</sub>.</p><p id="p-0058" num="0057">S<b>150</b>: Form a second top electrode, where the second top electrode covers the surface of the first top electrode.</p><p id="p-0059" num="0058">As shown in <figref idref="DRAWINGS">FIG. <b>20</b></figref>, in an axial direction of each of the cylindrical capacitors <b>10</b>, the second top electrode <b>40</b> formed in each of the trenches has a discontinuous part, and an air gap <b>41</b> is formed in each of the discontinuous parts of the second top electrode <b>40</b>.</p><p id="p-0060" num="0059">The material of the second top electrode <b>40</b> includes a compound formed from one or both of a metal nitride and a metal silicide. In this embodiment, the second top electrode <b>40</b> may include one or two of titanium nitride, titanium silicide, titanium silicide, and TiSi<sub>x</sub>N<sub>y</sub>.</p><p id="p-0061" num="0060">In this embodiment, each of the discontinuous part of the second top electrode <b>40</b> covers the partial sidewall, which is exposed by the trench <b>140</b>, of the cylindrical capacitor <b>10</b>, and on the partial sidewall of the cylindrical capacitor <b>10</b> covered by the discontinuous part, the thickness of the second top electrode <b>40</b> changes continuously.</p><p id="p-0062" num="0061">In the semiconductor structure made by the manufacturing method of this embodiment, as shown in <figref idref="DRAWINGS">FIG. <b>20</b></figref>, an air gap <b>41</b> is formed in each of the trenches <b>140</b> in the axial direction of each of the cylindrical capacitors <b>10</b>, and the thickness of the second top electrode <b>40</b> covering the sidewalls of the cylindrical capacitor <b>10</b> changes continuously. That is, the air gap <b>41</b> is a closed air gap formed inside the second top electrode <b>40</b>. The boron-doped layer of the semiconductor structure made in this embodiment cannot fill the space between adjacent cylindrical capacitors <b>10</b>, thus reducing the total amount of deposited boron particles. The total amount of boron particles diffused into the dielectric material during the thermal process is significantly reduced, thereby avoiding the semiconductor structure leakage.</p><p id="p-0063" num="0062">An exemplary embodiment of the present disclosure provides a manufacturing method of a semiconductor structure. <figref idref="DRAWINGS">FIG. <b>2</b></figref> shows a flowchart of a manufacturing method of a semiconductor structure according to an exemplary embodiment of the present disclosure. <figref idref="DRAWINGS">FIG. <b>7</b></figref> to <figref idref="DRAWINGS">FIG. <b>22</b></figref> are schematic diagrams of various stages of the manufacturing method of a semiconductor structure. The manufacturing method of a semiconductor structure is described below with reference to <figref idref="DRAWINGS">FIG. <b>7</b></figref> to <figref idref="DRAWINGS">FIG. <b>22</b></figref>.</p><p id="p-0064" num="0063">The semiconductor structure is not limited in this embodiment. The semiconductor structure is described below by taking a dynamic random access memory (DRAM) as an example, but this embodiment is not limited to this, and the semiconductor structure in this embodiment may also be other structure.</p><p id="p-0065" num="0064">As shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, an exemplary embodiment of the present disclosure provides a manufacturing method of a semiconductor structure. The manufacturing method includes the following steps:</p><p id="p-0066" num="0065">S<b>210</b>: Form cylindrical capacitors in an initial structure.</p><p id="p-0067" num="0066">S<b>220</b>: Remove part of the initial structure to form trenches, where the trenches expose partial sidewalls of the cylindrical capacitors and a substrate of the initial structure.</p><p id="p-0068" num="0067">S<b>230</b>: Form a dielectric layer, where the dielectric layer at least covers an exposed surface of each of the cylindrical capacitors.</p><p id="p-0069" num="0068">S<b>240</b>: Deposit a first material on the dielectric layer at a first deposition speed through a first process to form a first top electrode, where the first top electrode covers a surface of the dielectric layer.</p><p id="p-0070" num="0069">S<b>250</b>: Form a second top electrode, where the second top electrode covers a surface of the first top electrode.</p><p id="p-0071" num="0070">Steps S<b>210</b> to S<b>230</b> and step S<b>250</b> in this embodiment are implemented in the same manner as steps S<b>110</b> to S<b>130</b> and step S<b>150</b> of the foregoing embodiment, and will not be described in detail again herein.</p><p id="p-0072" num="0071">In step S<b>240</b> in this embodiment, during formation of the first top electrode, the first material is deposited on the dielectric layer at the first deposition speed through the first process, to form the first top electrode.</p><p id="p-0073" num="0072">In this embodiment, the first process can be atomic layer deposition (ALD). The first material may include a compound formed from one or both of a metal nitride and a metal silicide, such as titanium nitride, titanium silicide, titanium silicide, TiSi<sub>x</sub>N<sub>y</sub>, etc. The first deposition speed is less than 5 &#x212b;/min.</p><p id="p-0074" num="0073">The atomic layer deposition can precisely control the thickness of the deposited first top electrode, and in this embodiment, the thickness of the first top electrode deposited on the dielectric layer is 8 nm.</p><p id="p-0075" num="0074">In this embodiment, the first top electrode formed through the atomic layer deposition has a uniform thickness and high surface uniformity on the dielectric layer.</p><p id="p-0076" num="0075">An embodiment of the present disclosure provides a manufacturing method of a semiconductor structure. <figref idref="DRAWINGS">FIG. <b>3</b></figref> shows a flowchart of a manufacturing method of a semiconductor structure according to an exemplary embodiment of the present disclosure.</p><p id="p-0077" num="0076">The semiconductor structure is not limited in this embodiment. The semiconductor structure is described below by taking a dynamic random access memory (DRAM) as an example, but this embodiment is not limited to this, and the semiconductor structure in this embodiment may also be other structure.</p><p id="p-0078" num="0077">As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, an exemplary embodiment of the present disclosure provides a manufacturing method of a semiconductor structure. The manufacturing method includes the following steps:</p><p id="p-0079" num="0078">S<b>310</b>: Form cylindrical capacitors in an initial structure.</p><p id="p-0080" num="0079">S<b>320</b>: Remove part of the initial structure to form trenches, where the trenches expose partial sidewalls of the cylindrical capacitors and a substrate of the initial structure.</p><p id="p-0081" num="0080">S<b>330</b>: Form a dielectric layer, where the dielectric layer at least covers an exposed surface of each of the cylindrical capacitors.</p><p id="p-0082" num="0081">S<b>340</b>: Form a first top electrode, where the first top electrode covers a surface of the dielectric layer.</p><p id="p-0083" num="0082">S<b>350</b>: Deposit a second material on the first top electrode at a second deposition speed through a second process, to form a second top electrode, where the second top electrode covers a surface of the first top electrode.</p><p id="p-0084" num="0083">Steps S<b>310</b>, S<b>330</b>, and S<b>340</b> in this embodiment are implemented in the same manner as steps S<b>210</b>, S<b>230</b>, and S<b>240</b> of the foregoing embodiment, and will not be described in detail again herein.</p><p id="p-0085" num="0084">In step S<b>320</b> in this embodiment, as shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the stacked structure <b>120</b> includes sacrificial layers <b>121</b> and support layers <b>122</b>, and part of the initial structure <b>100</b> is removed to form the trenches <b>140</b>. In the process of forming the trenches <b>140</b>, the sacrificial layers <b>121</b> and part of the support layers <b>122</b> of the initial structure <b>100</b> are removed to form the trenches <b>140</b>. The sacrificial layers <b>121</b> and the support layers <b>122</b> are formed above the substrate <b>110</b>, where the sacrificial layers <b>121</b> and the support layers <b>122</b> are stacked alternately. In this embodiment, the cylindrical capacitors <b>10</b> are formed by etching the stacked structure <b>120</b>. The specific number of laminated layers and the laminated height of the sacrificial layers <b>121</b> and the support layers <b>122</b> in the stacked structure <b>120</b> are set according to the height of the cylindrical capacitors <b>10</b> to be formed. As shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, in a direction of moving away from the substrate, the stacked structure <b>120</b> includes a first sacrificial layer <b>121</b><i>a</i>, a first support layer <b>122</b><i>a</i>, a second sacrificial layer <b>121</b><i>b</i>, and a second support layer <b>122</b><i>b. </i></p><p id="p-0086" num="0085">The material of the first sacrificial layer <b>121</b><i>a </i>and the second sacrificial layer <b>121</b><i>b </i>includes silicon oxide or boro-phospho-silicate glass (BPSG). The material of the first sacrificial layer <b>121</b><i>a </i>and the second sacrificial layer <b>121</b><i>b </i>can be doped with boron or phosphorus. The material of the first support layer <b>122</b><i>a </i>and the second support layer <b>122</b><i>b </i>includes any one or a combination of any two or more of silicon nitride, silicon nitride oxide, or silicon carbon nitride.</p><p id="p-0087" num="0086">In the manufacturing method of this embodiment, during formation of the trenches <b>140</b>, as shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, a first mask layer <b>130</b> is formed on the stacked structure <b>120</b>, and a first pattern <b>131</b> is defined on the first mask layer <b>130</b>. As shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the first pattern <b>131</b> at least exposes partial top surface of each of the cylindrical capacitors <b>10</b>. As shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref> with reference to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the second support layer <b>122</b><i>b </i>corresponding to the first pattern <b>131</b> is removed through dry etching or wet etching according to the first pattern <b>131</b> of the first mask layer <b>130</b>, to expose the second sacrificial layer <b>121</b><i>b</i>. As shown in <figref idref="DRAWINGS">FIG. <b>15</b></figref> with reference to <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the entire second sacrificial layer <b>121</b><i>b </i>is removed through an acid wet process, to expose the first support layer <b>122</b><i>a</i>; the first pattern <b>131</b> of the first mask layer <b>130</b> is transferred to the first support layer <b>122</b><i>a</i>. As shown in <figref idref="DRAWINGS">FIG. <b>16</b></figref> with reference to <figref idref="DRAWINGS">FIG. <b>15</b></figref>, the first support layer <b>122</b><i>a </i>corresponding to the first pattern <b>131</b> is continued to be removed through dry etching or wet etching according to the first pattern <b>131</b> of the first mask layer <b>130</b>, to expose the first sacrificial layer <b>121</b><i>a</i>; the entire first sacrificial layer <b>121</b><i>a </i>is removed through an acid wet process to obtain the trenches <b>140</b>, as shown in <figref idref="DRAWINGS">FIG. <b>17</b></figref>.</p><p id="p-0088" num="0087">As shown in <figref idref="DRAWINGS">FIG. <b>17</b></figref>, each of the trenches <b>140</b> formed in this embodiment is defined by sidewalls of the first support layer <b>122</b><i>a</i>, the second support layer <b>122</b><i>b</i>, and the cylindrical capacitor <b>10</b> as well as the top surface of the substrate <b>110</b>. During deposition of the second top electrode <b>40</b>, titanium nitride enters each of the trenches <b>140</b> through the opening, which is not covered by the cylindrical capacitor <b>10</b>, of the trench <b>140</b>. Titanium nitride has different deposition speeds on the sidewalls of the first support layer <b>122</b><i>a</i>, the second support layer <b>122</b><i>b</i>, and the cylindrical capacitor <b>10</b> and the top surface of the substrate <b>110</b>, and the second top electrode <b>40</b> is formed on the first top electrode <b>30</b> through deposition. The second top electrode <b>40</b> deposited on the partial sidewalls, which are exposed by the trenches <b>140</b>, of the cylindrical capacitors <b>10</b> has discontinuous parts. An air gap <b>41</b> is formed in each of the discontinuous parts of the second top electrode <b>40</b> in each of the trenches <b>140</b>. The semiconductor structure of this embodiment ensures that the second top electrode <b>40</b> deposited through the second process can form air gaps.</p><p id="p-0089" num="0088">The second process can be physical vapor deposition (PVD) or chemical vapor deposition (CVD). The second material may include a compound formed from one or both of a metal nitride and a metal silicide. In this embodiment, the second material may be titanium nitride, titanium silicide, titanium silicide, TiSi<sub>x</sub>N<sub>y</sub>, etc. The second deposition speed may be 5-10 nm/min.</p><p id="p-0090" num="0089">The second deposition speed is greater than the first deposition speed in step S<b>340</b>, and the second material is the same as the first material.</p><p id="p-0091" num="0090">In this embodiment, the process of physical vapor deposition (PVD) is implemented as follows. The second material being titanium nitride is taken as an example for description. The second top electrode of titanium nitride can be deposited by sputtering or reactive sputtering. The sputtering deposition of titanium nitride uses titanium nitride or titanium metal as the target. The nitrogen gas is dissociated into nitrogen ions, and the nitrogen ions hit the target to impact the metal on the target, such that titanium nitride is deposited on the first top electrode to form the second top electrode. In the physical vapor deposition process, the sputtered atoms are scattered in multiple directions and angles, and the step coverage is low. The second top electrode deposited on the partial sidewalls, which are exposed by the trenches, of the cylindrical capacitors has discontinuous parts, forming an air gap in each of the trenches.</p><p id="p-0092" num="0091">In other possible embodiments, the chemical vapor deposition (CVD) process can be implemented as follows. The second material being titanium nitride is taken as an example for description. The semiconductor structure can be placed in a chemical vapor deposition chamber, and after evacuation, titanium nitride is deposited by reacting TiCl<sub>4 </sub>or a Ti metal compound with NH<sub>3 </sub>to form the second top electrode on the first top electrode. The second top electrode deposited on the partial sidewalls, which are exposed by the trenches, of the cylindrical capacitors have discontinuous parts, and the discontinuous parts of the second top electrode form air gaps in the trenches respectively.</p><p id="p-0093" num="0092">This embodiment uses the physical vapor deposition and the chemical vapor deposition, such that the second material is deposited at a faster deposition speed to form the second top electrode. The second top electrode covering the exposed sidewalls of the cylindrical capacitors have thickness discontinuous parts, and an air gap is formed in each of the discontinuous parts, thus solving the problem of semiconductor structure leakage, and improving the electrical performance and reliability of the semiconductor structure.</p><p id="p-0094" num="0093">An exemplary embodiment of the present disclosure provides a manufacturing method of a semiconductor structure. <figref idref="DRAWINGS">FIG. <b>4</b></figref> shows a flowchart of a manufacturing method of a semiconductor structure according to an exemplary embodiment of the present disclosure. <figref idref="DRAWINGS">FIG. <b>7</b></figref> to <figref idref="DRAWINGS">FIG. <b>22</b></figref> are schematic diagrams of various stages of the manufacturing method of a semiconductor structure. The manufacturing method of a semiconductor structure is described below with reference to <figref idref="DRAWINGS">FIG. <b>7</b></figref> to <figref idref="DRAWINGS">FIG. <b>22</b></figref>.</p><p id="p-0095" num="0094">As shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, an exemplary embodiment of the present disclosure provides a manufacturing method of a semiconductor structure. The manufacturing method includes the following steps:</p><p id="p-0096" num="0095">S<b>410</b>: Provide an initial structure.</p><p id="p-0097" num="0096">S<b>420</b>: Form a patterned mask layer on a stacked structure, where the patterned mask layer is provided with openings.</p><p id="p-0098" num="0097">S<b>430</b>: Remove part of the stacked structure according to the openings of the patterned mask layer to form capacitor holes.</p><p id="p-0099" num="0098">S<b>440</b>: Form a cylindrical capacitor in each of the capacitor holes.</p><p id="p-0100" num="0099">Step S<b>410</b> to step S<b>440</b> in this embodiment is step S<b>310</b> of forming cylindrical capacitors on the initial structure in the foregoing embodiment.</p><p id="p-0101" num="0100">Referring to shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, in the process of forming the cylindrical capacitors <b>10</b>, the initial structure <b>100</b> is provided first. The initial structure <b>100</b> includes a substrate <b>110</b> and a stacked structure <b>120</b> provided on the substrate <b>110</b>, and capacitor contact structures <b>111</b> are provided in the substrate. Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, a patterned mask layer <b>150</b> is formed on the stacked structure <b>120</b>, the patterned mask layer <b>150</b> is provided with openings <b>151</b>, and the openings <b>151</b> are provided at positions corresponding to the capacitor contact structures <b>111</b>. Part of the stacked structure <b>120</b> is removed according to the openings <b>151</b> of the patterned mask layer <b>150</b>, until the capacitor contact structures <b>111</b> are exposed, thus forming capacitor holes <b>160</b>. As shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the bottom of each of the capacitor holes <b>160</b> exposes one of the capacitor contact structures <b>111</b>, the cylindrical capacitors <b>10</b> are formed in the capacitor holes <b>160</b> respectively, and the cylindrical capacitors <b>10</b> are connected to the capacitor contact structures <b>111</b> respectively.</p><p id="p-0102" num="0101">As shown in <figref idref="DRAWINGS">FIG. <b>11</b></figref> with reference to <figref idref="DRAWINGS">FIG. <b>9</b></figref> and <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the step of forming a cylindrical capacitor <b>10</b> in each of the capacitor holes <b>160</b> includes: depositing a cylindrical capacitor material in each of the capacitor holes <b>160</b> and on the top surface of the stacked structure <b>120</b>; then removing the cylindrical capacitor material on the top surface of the stacked structure <b>120</b> through a dry etching process; and reserving the cylindrical capacitor material in each of the capacitor holes <b>160</b> as the cylindrical capacitor <b>10</b>.</p><p id="p-0103" num="0102">A cylindrical capacitor <b>10</b> can be deposited in each of the capacitor holes <b>160</b> through atomic layer deposition (ALD). The material of the cylindrical capacitor <b>10</b> includes a compound formed from one or both of a metal nitride and a metal silicide, such as titanium nitride, titanium silicide, titanium silicide, TiSi<sub>x</sub>N<sub>y</sub>, etc. In this embodiment, the cylindrical capacitor <b>10</b>, the first top electrode <b>30</b> and the second top electrode <b>40</b> are made of the same material, which is titanium nitride.</p><p id="p-0104" num="0103">An exemplary embodiment of the present disclosure provides a manufacturing method of a semiconductor structure. <figref idref="DRAWINGS">FIG. <b>5</b></figref> shows a flowchart of a manufacturing method of a semiconductor structure according to an exemplary embodiment of the present disclosure. <figref idref="DRAWINGS">FIG. <b>7</b></figref> to <figref idref="DRAWINGS">FIG. <b>22</b></figref> are schematic diagrams of various stages of the manufacturing method of a semiconductor structure. The manufacturing method of a semiconductor structure is described below with reference to <figref idref="DRAWINGS">FIG. <b>7</b></figref> to <figref idref="DRAWINGS">FIG. <b>22</b></figref>.</p><p id="p-0105" num="0104">As shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, an exemplary embodiment of the present disclosure provides a manufacturing method of a semiconductor structure. The manufacturing method includes the following steps:</p><p id="p-0106" num="0105">S<b>510</b>: Form cylindrical capacitors in an initial structure.</p><p id="p-0107" num="0106">S<b>520</b>: Remove part of the initial structure to form trenches, where the trenches expose partial sidewalls of the cylindrical capacitors and a substrate of the initial structure.</p><p id="p-0108" num="0107">S<b>530</b>: Form a dielectric layer, where the dielectric layer at least covers an exposed surface of each of the cylindrical capacitors.</p><p id="p-0109" num="0108">S<b>540</b>: Form a first top electrode, where the first top electrode covers a surface of the dielectric layer.</p><p id="p-0110" num="0109">S<b>550</b>: Form a second top electrode, where the second top electrode covers a surface of the first top electrode.</p><p id="p-0111" num="0110">S<b>560</b>: Anneal the second top electrode.</p><p id="p-0112" num="0111">Steps S<b>510</b> to S<b>550</b> in this embodiment are implemented in the same manner as steps S<b>310</b> to S<b>350</b> of the foregoing embodiment, and will not be described in detail again herein.</p><p id="p-0113" num="0112">The annealing process is carried out in an ammonia atmosphere. The annealing process can be performed at different temperature ranges depending on the type of the second material. For example, when the second material is titanium nitride, the annealing process is performed in a first temperature range of 400&#xb0; C. to 500&#xb0; C. and the annealing time is less than 1 minute.</p><p id="p-0114" num="0113">In this embodiment, the second top electrode <b>40</b> is deposited through physical vapor deposition (PVD) or chemical vapor deposition (CVD) with a higher second deposition speed. The annealing process can remove the stress from the second top electrode and remove the impurities doped in the second top electrode by vapor deposition. In addition, the annealing process promotes the diffusion of metal atoms in the second top electrode, thus filling deposition vacancies generated during deposition of the second top electrode. The annealed second top electrode improves the electrical conductivity and stability of the semiconductor structure.</p><p id="p-0115" num="0114">An exemplary embodiment of the present disclosure provides a manufacturing method of a semiconductor structure. <figref idref="DRAWINGS">FIG. <b>6</b></figref> shows a flowchart of a manufacturing method of a semiconductor structure according to an exemplary embodiment of the present disclosure. <figref idref="DRAWINGS">FIG. <b>7</b></figref> to <figref idref="DRAWINGS">FIG. <b>22</b></figref> are schematic diagrams of various stages of the manufacturing method of a semiconductor structure. The manufacturing method of a semiconductor structure is described below with reference to <figref idref="DRAWINGS">FIG. <b>7</b></figref> to <figref idref="DRAWINGS">FIG. <b>22</b></figref>.</p><p id="p-0116" num="0115">As shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, an exemplary embodiment of the present disclosure provides a manufacturing method of a semiconductor structure. The manufacturing method includes the following steps:</p><p id="p-0117" num="0116">S<b>610</b>: Form cylindrical capacitors in an initial structure.</p><p id="p-0118" num="0117">S<b>620</b>: Remove part of the initial structure to form trenches, where the trenches expose partial sidewalls of the cylindrical capacitors and a substrate of the initial structure.</p><p id="p-0119" num="0118">S<b>630</b>: Form a dielectric layer, where the dielectric layer at least covers an exposed surface of each of the cylindrical capacitors.</p><p id="p-0120" num="0119">S<b>640</b>: Form a first top electrode, where the first top electrode covers a surface of the dielectric layer.</p><p id="p-0121" num="0120">S<b>650</b>: Form a second top electrode, where the second top electrode covers a surface of the first top electrode.</p><p id="p-0122" num="0121">S<b>670</b>: Form a third top electrode on a surface of the second top electrode, where the third top electrode covers an exposed outer surface of the second top electrode.</p><p id="p-0123" num="0122">Steps S<b>610</b> to S<b>650</b> in this embodiment are implemented in the same manner as steps S<b>510</b> to S<b>550</b> of the foregoing embodiment, and will not be described in detail again herein.</p><p id="p-0124" num="0123">As shown in <figref idref="DRAWINGS">FIG. <b>21</b></figref>, the third top electrode <b>60</b> can be deposited through physical vapor deposition (PVD) or chemical vapor deposition (CVD). The material of the third top electrode may include a compound formed from one or two of a metal, a metal nitride and a metal silicide, such as tungsten, titanium nitride, titanium silicide, titanium silicide, TiSi<sub>x</sub>N<sub>y</sub>, etc. The material of the third top electrode <b>60</b> may be the same as or different from that of the first top electrode <b>30</b> and second top electrode <b>40</b>. In this embodiment, the material of the third top electrode <b>60</b> is tungsten.</p><p id="p-0125" num="0124">In the manufacturing method of this embodiment, the third top electrode is deposited on the second top electrode. The third top electrode protects the semiconductor structure while enhancing the conductivity of the semiconductor structure. In addition, tungsten is used as the material of the third top electrode to substitute the boron-doped layer, thus fundamentally solving the problem of capacitor leakage caused by penetration of boron particles into the dielectric material of the capacitor structure.</p><p id="p-0126" num="0125">As shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>, the manufacturing method of this embodiment also includes a back end of line (BEOL) process, in which the semiconductor structure is subject to processing such as BEOL bonding, bonder, FCB, and ball grid array (BGA) packaging.</p><p id="p-0127" num="0126">The semiconductor structure made by the manufacturing method of this embodiment can be used as a memory device, and the memory device can be used in a dynamic random access memory (DRAM). The memory device can also be used in a static random access memory (SRAM), a flash memory, a ferroelectric random access memory (FeRAM), a magnetic random access memory (MRAM), a phase change random access memory (PRAM), etc.</p><p id="p-0128" num="0127">An exemplary embodiment of the present disclosure provides a semiconductor structure. As shown in <figref idref="DRAWINGS">FIG. <b>20</b></figref>, the semiconductor structure includes a substrate <b>110</b>, capacitor contact structures <b>111</b> in the substrate <b>110</b>, and cylindrical capacitors <b>10</b>, where the bottom of each of the cylindrical capacitors <b>10</b> is electrically connected to one of the capacitor contact structures <b>111</b>, and a trench <b>140</b> is provided between adjacent cylindrical capacitors <b>10</b>.</p><p id="p-0129" num="0128">The semiconductor structure in this embodiment further includes a dielectric layer <b>20</b>, a first top electrode <b>30</b>, and a second top electrode <b>40</b>, where the dielectric layer <b>20</b> covers a surface of the cylindrical capacitor <b>10</b> and part of the substrate <b>110</b>, the first top electrode <b>30</b> covers a surface of the dielectric layer <b>20</b>, and the second top electrode <b>40</b> covers the first top electrode <b>30</b>.</p><p id="p-0130" num="0129">The second top electrode <b>40</b> includes discontinuous parts, the discontinuous parts are located in the trenches <b>140</b> respectively, and an air gap <b>41</b> is formed in each of the discontinuous parts. In an axial direction of each of the cylindrical capacitors <b>10</b>, the thickness of the discontinuous part of the second top electrode <b>40</b> covering the sidewall of the cylindrical capacitor <b>10</b> changes continuously.</p><p id="p-0131" num="0130">The air gap <b>41</b> formed between adjacent cylindrical capacitors <b>10</b> can reduce the boron-doped layer filled between the cylindrical capacitor <b>10</b>, and also reduce the density of boron particles in the boron-doped layer. The total amount of boron particles diffused into the dielectric layer <b>20</b> during the thermal process is significantly reduced, which can avoid the semiconductor structure leakage.</p><p id="p-0132" num="0131">An exemplary embodiment of the present disclosure provides a semiconductor structure. The semiconductor structure in this embodiment is substantially the same as the foregoing embodiment. The difference is that, in this embodiment, in the axial direction of each of the cylindrical capacitors <b>10</b>, the thickness of the discontinuous part of the second top electrode <b>40</b> covering the sidewall of the cylindrical capacitor <b>10</b> gradually increases from the middle to both ends.</p><p id="p-0133" num="0132">An exemplary embodiment of the present disclosure provides a semiconductor structure. The semiconductor structure in this embodiment is substantially the same as the foregoing embodiment. The difference is that, as shown in <figref idref="DRAWINGS">FIG. <b>21</b></figref>, the semiconductor structure further includes a third top electrode <b>60</b>, where the third top electrode <b>60</b> covers an exposed outer surface of the second top electrode <b>40</b>.</p><p id="p-0134" num="0133">For example, the material of the first top electrode <b>30</b> is the same as that of the second top electrode <b>40</b>. The material of the third top electrode <b>60</b> is the same as or different from that of the second top electrode <b>40</b>.</p><p id="p-0135" num="0134">For example, the material of the first top electrode <b>30</b> and the second top electrode <b>40</b> is titanium nitride, and the material of the third top electrode is tungsten.</p><p id="p-0136" num="0135">Each embodiment or implementation in the specification of the present disclosure is described in a progressive manner. Each embodiment focuses on the difference from other embodiments, and the same and similar parts between the embodiments may refer to each other.</p><p id="p-0137" num="0136">In the description of the specification, the description with reference to terms such as &#x201c;an embodiment&#x201d;, &#x201c;an illustrative embodiment&#x201d;, &#x201c;some implementations&#x201d;, &#x201c;an illustrative implementation&#x201d; and &#x201c;an example&#x201d; means that the specific feature, structure, material or feature described in combination with the implementation(s) or example(s) is included in at least one implementation or example of the present disclosure.</p><p id="p-0138" num="0137">In this specification, the schematic expression of the above terms does not necessarily refer to the same implementation or example. Moreover, the described specific feature, structure, material or characteristic may be combined in an appropriate manner in any one or more implementations or examples.</p><p id="p-0139" num="0138">It should be noted that in the description of the present disclosure, the terms such as &#x201c;center&#x201d;, &#x201c;top&#x201d;, &#x201c;bottom&#x201d;, &#x201c;left&#x201d;, &#x201c;right&#x201d;, &#x201c;vertical&#x201d;, &#x201c;horizontal&#x201d;, &#x201c;inner&#x201d; and &#x201c;outer&#x201d; indicate the orientation or position relationships based on the drawings. These terms are merely intended to facilitate description of the present disclosure and simplify the description, rather than to indicate or imply that the mentioned device or element must have a specific orientation and must be constructed and operated in a specific orientation. Therefore, these terms should not be construed as a limitation to the present disclosure.</p><p id="p-0140" num="0139">It can be understood that the terms such as &#x201c;first&#x201d; and &#x201c;second&#x201d; used in the present disclosure can be used to describe various structures, but these structures are not limited by these terms. Instead, these terms are merely intended to distinguish one element from another.</p><p id="p-0141" num="0140">The same elements in one or more drawings are denoted by similar reference numerals. For the sake of clarity, various parts in the drawings are not drawn to scale. In addition, some well-known parts may not be shown. For the sake of brevity, the structure obtained by implementing multiple steps may be shown in one figure. In order to make the understanding of the present disclosure more clearly, many specific details of the present disclosure, such as the structure, material, size, processing process and technology of the device, are described below. However, as those skilled in the art can understand, the present disclosure may not be implemented according to these specific details.</p><p id="p-0142" num="0141">Finally, it should be noted that the above embodiments are merely intended to explain the technical solutions of the present disclosure, rather than to limit the present disclosure. Although the present disclosure is described in detail with reference to the above embodiments, those skilled in the art should understand that they may still modify the technical solutions described in the above embodiments, or make equivalent substitutions of some or all of the technical features recorded therein, without deviating the essence of the corresponding technical solutions from the scope of the technical solutions of the embodiments of the present disclosure.</p><heading id="h-0007" level="1">INDUSTRIAL APPLICABILITY</heading><p id="p-0143" num="0142">In the semiconductor structure and the manufacturing method thereof, an air gap is formed between adjacent cylindrical capacitors, to reduce the doping layer filled between the cylindrical capacitors, such that the semiconductor structure leakage can be avoided.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A manufacturing method of a semiconductor structure, comprising:<claim-text>forming a plurality of cylindrical capacitors in an initial structure;</claim-text><claim-text>removing part of the initial structure to form trenches, wherein the trenches expose partial sidewalls of the cylindrical capacitors and a substrate of the initial structure;</claim-text><claim-text>forming a dielectric layer, wherein the dielectric layer at least covers an exposed surface of each of the cylindrical capacitors;</claim-text><claim-text>forming a first top electrode, wherein the first top electrode covers a surface of the dielectric layer; and</claim-text><claim-text>forming a second top electrode, wherein the second top electrode covers a surface of the first top electrode;</claim-text><claim-text>wherein in an axial direction of each of the cylindrical capacitors, the second top electrode formed in each of the trenches has a discontinuous part, and an air gap is formed in the discontinuous part of the second top electrode.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The manufacturing method of the semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the discontinuous part of the second top electrode covers the partial sidewalls of the cylindrical capacitor exposed by the trench, and on the partial sidewalls of the cylindrical capacitor covered by the discontinuous part, a thickness of the second top electrode changes continuously.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The manufacturing method of the semiconductor structure according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the forming a first top electrode comprises:<claim-text>depositing a first material on the dielectric layer at a first deposition speed through a first process to form the first top electrode.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The manufacturing method of the semiconductor structure according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the forming a second top electrode comprises:<claim-text>depositing a second material on the first top electrode at a second deposition speed through a second process to form the second top electrode.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The manufacturing method of the semiconductor structure according to <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the second deposition speed is greater than the first deposition speed.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The manufacturing method of the semiconductor structure according to <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the first material is the same as the second material.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The manufacturing method of the semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the forming a plurality of cylindrical capacitors in the initial structure comprises:<claim-text>providing the initial structure, wherein the initial structure comprises a substrate and a stacked structure provided on the substrate;</claim-text><claim-text>forming a patterned mask layer on the stacked structure, wherein the patterned mask layer is provided with openings;</claim-text><claim-text>removing part of the stacked structure according to the openings of the patterned mask layer to form capacitor holes, wherein a bottom of each of the capacitor holes exposes the substrate; and</claim-text><claim-text>forming the cylindrical capacitor in each of the capacitor holes.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The manufacturing method of the semiconductor structure according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the stacked structure comprises sacrificial layers and support layers; and<claim-text>the removing part of the initial structure to form trenches comprises:</claim-text><claim-text>removing the sacrificial layers and part of the support layers of the initial structure, to form the trenches.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The manufacturing method of the semiconductor structure according to <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the sacrificial layers and the support layers are formed above the substrate, and the sacrificial layers and the support layers are stacked alternately.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The manufacturing method of the semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>annealing the second top electrode.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The manufacturing method of the semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>forming a third top electrode on a surface of the second top electrode, wherein the third top electrode covers an exposed outer surface of the second top electrode, and a material of the third top electrode is the same as or different from a material of the second top electrode.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. A semiconductor structure, comprising:<claim-text>a substrate;</claim-text><claim-text>capacitor contact structures, located in the substrate;</claim-text><claim-text>cylindrical capacitors, wherein a bottom of each of the cylindrical capacitors is electrically connected to one of the capacitor contact structures;</claim-text><claim-text>trenches, wherein each of the trenches is located between adjacent cylindrical capacitors;</claim-text><claim-text>a dielectric layer, covering a surface of each of the cylindrical capacitors and part of the substrate;</claim-text><claim-text>a first top electrode, covering a surface of the dielectric layer; and</claim-text><claim-text>a second top electrode, covering the first top electrode, wherein the second top electrode comprises discontinuous parts, each of the discontinuous parts is located in the trench, and an air gap is provided in the discontinuous part.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor structure according to <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein in an axial direction of each of the cylindrical capacitors, a thickness of the discontinuous part of the second top electrode covering sidewalls of the cylindrical capacitor changes continuously.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor structure according to <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein in the axial direction of each of the cylindrical capacitors, the thickness of the discontinuous part of the second top electrode covering the sidewalls of the cylindrical capacitor gradually increases from a middle to both ends.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor structure according to <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the semiconductor structure further comprises a third top electrode, and the third top electrode covers an exposed outer surface of the second top electrode.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The semiconductor structure according to <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein a material of the first top electrode is the same as a material of the second top electrode.</claim-text></claim></claims></us-patent-application>