xpm_cdc.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_10,../../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd,
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_6,../../../ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd,
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_4,../../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_6,../../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
xbip_dsp48_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_addsub_v3_0_6,../../../ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd,
xbip_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_addsub_v3_0_6,../../../ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd,
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_14,../../../ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd,
adder_centroid.vhd,vhdl,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/adder_centroid/sim/adder_centroid.vhd,
xbip_bram18k_v3_0_vh_rfs.vhd,vhdl,xbip_bram18k_v3_0_6,../../../ipstatic/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/hdl/xbip_bram18k_v3_0_vh_rfs.vhd,
mult_gen_v12_0_vh_rfs.vhd,vhdl,mult_gen_v12_0_18,../../../ipstatic/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/hdl/mult_gen_v12_0_vh_rfs.vhd,
mult_32_20_lm.vhd,vhdl,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd,
divider_32_20.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/divider_32_20_0/src/divider_32_20.v,
divider_32_20_0.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/divider_32_20_0/sim/divider_32_20_0.v,
register.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/register.v,
sum_register.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/sum_register.v,
centroid.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/centroid.v,
centroid_0.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/sim/centroid_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
