Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 24 13:01:56 2023
| Host         : FIRST-MICROSOFT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                479         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (878)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1777)
5. checking no_input_delay (6)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (878)
--------------------------
 There are 78 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cnt_reg[0]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: cnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_keyboard_segtube/kb/clkcnt_reg[18]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: u_keyboard_segtube/kb/o_enable_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u_keyboard_segtube/sg/cnt_reg[16]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/upg_adr_o_reg[14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/upg_wen_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1777)
---------------------------------------------------
 There are 1777 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.608        0.000                      0                  301        0.100        0.000                      0                  301        3.000        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
u_upg_clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_upg_clk_wiz      {0.000 10.000}       20.000          50.000          
  upg_clk_o_upg_clk_wiz     {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_upg_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_upg_clk_wiz                                                                                                                                                       17.845        0.000                       0                     3  
  upg_clk_o_upg_clk_wiz          94.608        0.000                      0                  301        0.100        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clkfbout_upg_clk_wiz                          
(none)                 upg_clk_o_upg_clk_wiz                         
(none)                                        upg_clk_o_upg_clk_wiz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_upg_clk_wiz/inst/clk_in1
  To Clock:  u_upg_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_upg_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_upg_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_upg_clk_wiz
  To Clock:  clkfbout_upg_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_upg_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    u_upg_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_o_upg_clk_wiz
  To Clock:  upg_clk_o_upg_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       94.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.608ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.174ns (24.415%)  route 3.635ns (75.585%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630     1.630    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.478     2.108 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.022     3.131    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X68Y90         LUT2 (Prop_lut2_I1_O)        0.295     3.426 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.418     3.844    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.968 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.710     4.678    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.802 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.662     5.464    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X67Y93         LUT4 (Prop_lut4_I0_O)        0.153     5.617 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.822     6.439    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X71Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507   101.507    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.097   101.604    
                         clock uncertainty           -0.149   101.455    
    SLICE_X71Y90         FDCE (Setup_fdce_C_CE)      -0.408   101.047    u_uart0/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                        101.047    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                 94.608    

Slack (MET) :             94.608ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.174ns (24.415%)  route 3.635ns (75.585%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630     1.630    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.478     2.108 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.022     3.131    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X68Y90         LUT2 (Prop_lut2_I1_O)        0.295     3.426 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.418     3.844    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.968 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.710     4.678    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.802 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.662     5.464    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X67Y93         LUT4 (Prop_lut4_I0_O)        0.153     5.617 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.822     6.439    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X71Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507   101.507    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.097   101.604    
                         clock uncertainty           -0.149   101.455    
    SLICE_X71Y90         FDCE (Setup_fdce_C_CE)      -0.408   101.047    u_uart0/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                        101.047    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                 94.608    

Slack (MET) :             94.612ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.174ns (24.416%)  route 3.634ns (75.584%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 101.508 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630     1.630    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.478     2.108 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.022     3.131    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X68Y90         LUT2 (Prop_lut2_I1_O)        0.295     3.426 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.418     3.844    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.968 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.710     4.678    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.802 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.662     5.464    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X67Y93         LUT4 (Prop_lut4_I0_O)        0.153     5.617 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.822     6.439    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X71Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508   101.508    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.100   101.608    
                         clock uncertainty           -0.149   101.459    
    SLICE_X71Y91         FDCE (Setup_fdce_C_CE)      -0.408   101.051    u_uart0/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        101.051    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                 94.612    

Slack (MET) :             94.612ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.174ns (24.416%)  route 3.634ns (75.584%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 101.508 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630     1.630    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.478     2.108 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.022     3.131    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X68Y90         LUT2 (Prop_lut2_I1_O)        0.295     3.426 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.418     3.844    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.968 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.710     4.678    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.802 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.662     5.464    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X67Y93         LUT4 (Prop_lut4_I0_O)        0.153     5.617 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.822     6.439    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X71Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508   101.508    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.100   101.608    
                         clock uncertainty           -0.149   101.459    
    SLICE_X71Y91         FDCE (Setup_fdce_C_CE)      -0.408   101.051    u_uart0/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                        101.051    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                 94.612    

Slack (MET) :             94.751ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.174ns (25.162%)  route 3.492ns (74.838%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630     1.630    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.478     2.108 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.022     3.131    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X68Y90         LUT2 (Prop_lut2_I1_O)        0.295     3.426 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.418     3.844    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.968 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.710     4.678    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.802 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.662     5.464    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X67Y93         LUT4 (Prop_lut4_I0_O)        0.153     5.617 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.679     6.296    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507   101.507    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.097   101.604    
                         clock uncertainty           -0.149   101.455    
    SLICE_X68Y90         FDCE (Setup_fdce_C_CE)      -0.408   101.047    u_uart0/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                        101.047    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                 94.751    

Slack (MET) :             94.751ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.174ns (25.162%)  route 3.492ns (74.838%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630     1.630    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.478     2.108 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.022     3.131    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X68Y90         LUT2 (Prop_lut2_I1_O)        0.295     3.426 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.418     3.844    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.968 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.710     4.678    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.802 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.662     5.464    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X67Y93         LUT4 (Prop_lut4_I0_O)        0.153     5.617 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.679     6.296    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507   101.507    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.097   101.604    
                         clock uncertainty           -0.149   101.455    
    SLICE_X68Y90         FDCE (Setup_fdce_C_CE)      -0.408   101.047    u_uart0/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        101.047    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                 94.751    

Slack (MET) :             94.859ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.174ns (25.416%)  route 3.445ns (74.584%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 101.508 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630     1.630    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.478     2.108 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.022     3.131    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X68Y90         LUT2 (Prop_lut2_I1_O)        0.295     3.426 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.418     3.844    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.968 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.710     4.678    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.802 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.662     5.464    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X67Y93         LUT4 (Prop_lut4_I0_O)        0.153     5.617 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.633     6.249    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X70Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508   101.508    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.122   101.630    
                         clock uncertainty           -0.149   101.481    
    SLICE_X70Y91         FDCE (Setup_fdce_C_CE)      -0.372   101.109    u_uart0/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                        101.109    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                 94.859    

Slack (MET) :             94.859ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.174ns (25.416%)  route 3.445ns (74.584%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 101.508 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630     1.630    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.478     2.108 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.022     3.131    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X68Y90         LUT2 (Prop_lut2_I1_O)        0.295     3.426 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.418     3.844    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.968 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.710     4.678    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.802 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.662     5.464    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X67Y93         LUT4 (Prop_lut4_I0_O)        0.153     5.617 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.633     6.249    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X70Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508   101.508    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.122   101.630    
                         clock uncertainty           -0.149   101.481    
    SLICE_X70Y91         FDCE (Setup_fdce_C_CE)      -0.372   101.109    u_uart0/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                        101.109    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                 94.859    

Slack (MET) :             95.023ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.184ns (24.494%)  route 3.650ns (75.506%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 101.508 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630     1.630    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y91         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y91         FDCE (Prop_fdce_C_Q)         0.456     2.086 r  u_uart0/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.512     3.598    u_uart0/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X65Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.722 f  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_5/O
                         net (fo=1, routed)           0.923     4.645    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_5_n_0
    SLICE_X68Y90         LUT4 (Prop_lut4_I2_O)        0.153     4.798 r  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           0.478     5.276    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X69Y89         LUT6 (Prop_lut6_I1_O)        0.327     5.603 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.737     6.340    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X68Y91         LUT5 (Prop_lut5_I3_O)        0.124     6.464 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     6.464    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X68Y91         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508   101.508    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y91         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.097   101.605    
                         clock uncertainty           -0.149   101.456    
    SLICE_X68Y91         FDRE (Setup_fdre_C_D)        0.031   101.487    u_uart0/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.487    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 95.023    

Slack (MET) :             95.213ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/wwait_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/WCS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 1.244ns (26.856%)  route 3.388ns (73.144%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 101.509 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623     1.623    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  u_uart0/inst/upg_inst/wwait_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  u_uart0/inst/upg_inst/wwait_cnt_reg[14]/Q
                         net (fo=3, routed)           1.013     3.155    u_uart0/inst/upg_inst/wwait_cnt_reg_n_0_[14]
    SLICE_X56Y91         LUT4 (Prop_lut4_I1_O)        0.124     3.279 f  u_uart0/inst/upg_inst/WCS[2]_i_5/O
                         net (fo=1, routed)           0.680     3.959    u_uart0/inst/upg_inst/WCS[2]_i_5_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I4_O)        0.150     4.109 f  u_uart0/inst/upg_inst/WCS[2]_i_4/O
                         net (fo=1, routed)           0.310     4.418    u_uart0/inst/upg_inst/WCS[2]_i_4_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I5_O)        0.328     4.746 r  u_uart0/inst/upg_inst/WCS[2]_i_2/O
                         net (fo=3, routed)           1.385     6.132    u_uart0/inst/upg_inst/WCS[2]_i_2_n_0
    SLICE_X68Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.256 r  u_uart0/inst/upg_inst/WCS[0]_i_1/O
                         net (fo=1, routed)           0.000     6.256    u_uart0/inst/upg_inst/WCS[0]_i_1_n_0
    SLICE_X68Y93         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.509   101.509    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y93         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[0]/C
                         clock pessimism              0.080   101.589    
                         clock uncertainty           -0.149   101.440    
    SLICE_X68Y93         FDCE (Setup_fdce_C_D)        0.029   101.469    u_uart0/inst/upg_inst/WCS_reg[0]
  -------------------------------------------------------------------
                         required time                        101.469    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 95.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.763%)  route 0.135ns (45.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566     0.566    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y94         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.135     0.865    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X62Y93         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y93         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X62Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.765    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     0.565    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y90         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.115     0.821    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X66Y90         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y90         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.234     0.603    
    SLICE_X66Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.712    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     0.565    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y91         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.115     0.821    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X66Y90         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y90         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.234     0.603    
    SLICE_X66Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.711    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566     0.566    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y94         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  u_uart0/inst/upg_inst/s_axi_awaddr_reg[3]/Q
                         net (fo=2, routed)           0.065     0.772    u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_awaddr[1]
    SLICE_X66Y94         LUT5 (Prop_lut5_I0_O)        0.045     0.817 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.817    u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0
    SLICE_X66Y94         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838     0.838    u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X66Y94         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.259     0.579    
    SLICE_X66Y94         FDRE (Hold_fdre_C_D)         0.121     0.700    u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     0.565    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y90         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.116     0.822    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X66Y90         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y90         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.234     0.603    
    SLICE_X66Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.705    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.886%)  route 0.131ns (48.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     0.565    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y91         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/Q
                         net (fo=2, routed)           0.131     0.836    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[1]
    SLICE_X66Y90         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y90         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.234     0.603    
    SLICE_X66Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.718    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.013%)  route 0.130ns (47.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     0.565    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y91         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.130     0.836    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[4]
    SLICE_X66Y90         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y90         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.234     0.603    
    SLICE_X66Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.697    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     0.561    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y87         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.780    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X58Y87         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     0.831    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y87         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.270     0.561    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.060     0.621    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.520%)  route 0.176ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     0.565    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y90         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.176     0.881    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X66Y90         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y90         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.234     0.603    
    SLICE_X66Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.720    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.404%)  route 0.132ns (44.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566     0.566    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y94         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.132     0.862    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X62Y93         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y93         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X62Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.699    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         upg_clk_o_upg_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X63Y95     u_uart0/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X63Y95     u_uart0/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X62Y95     u_uart0/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X68Y93     u_uart0/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X68Y93     u_uart0/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X68Y94     u_uart0/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X68Y93     u_uart0/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X71Y91     u_uart0/inst/upg_inst/msg_indx_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y89     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y89     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y89     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y89     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y93     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1776 Endpoints
Min Delay          1776 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_keyboard_segtube/sg/o_seg_lit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.445ns  (logic 4.046ns (38.740%)  route 6.399ns (61.260%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE                         0.000     0.000 r  u_keyboard_segtube/sg/o_seg_lit_reg[2]/C
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_keyboard_segtube/sg/o_seg_lit_reg[2]/Q
                         net (fo=1, routed)           6.399     6.917    seg_lit_OBUF[2]
    F14                  OBUF (Prop_obuf_I_O)         3.528    10.445 r  seg_lit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.445    seg_lit[2]
    F14                                                               r  seg_lit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/sg/o_seg_lit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.316ns  (logic 4.046ns (39.218%)  route 6.270ns (60.782%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE                         0.000     0.000 r  u_keyboard_segtube/sg/o_seg_lit_reg[1]/C
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_keyboard_segtube/sg/o_seg_lit_reg[1]/Q
                         net (fo=1, routed)           6.270     6.788    seg_lit_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.528    10.316 r  seg_lit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.316    seg_lit[1]
    F13                                                               r  seg_lit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dma/hdw_led_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.211ns  (logic 4.065ns (39.812%)  route 6.146ns (60.188%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE                         0.000     0.000 r  dma/hdw_led_data_reg[7]/C
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  dma/hdw_led_data_reg[7]/Q
                         net (fo=1, routed)           6.146     6.670    led_o_OBUF[7]
    F21                  OBUF (Prop_obuf_I_O)         3.541    10.211 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.211    led_o[7]
    F21                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dma/hdw_led_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.190ns  (logic 4.076ns (40.002%)  route 6.114ns (59.998%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE                         0.000     0.000 r  dma/hdw_led_data_reg[5]/C
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  dma/hdw_led_data_reg[5]/Q
                         net (fo=1, routed)           6.114     6.638    led_o_OBUF[5]
    G21                  OBUF (Prop_obuf_I_O)         3.552    10.190 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.190    led_o[5]
    G21                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dma/hdw_led_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.155ns  (logic 4.079ns (40.168%)  route 6.076ns (59.832%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDRE                         0.000     0.000 r  dma/hdw_led_data_reg[6]/C
    SLICE_X80Y72         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  dma/hdw_led_data_reg[6]/Q
                         net (fo=1, routed)           6.076     6.600    led_o_OBUF[6]
    G22                  OBUF (Prop_obuf_I_O)         3.555    10.155 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.155    led_o[6]
    G22                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/sg/o_seg_lit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.155ns  (logic 4.184ns (41.205%)  route 5.971ns (58.795%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE                         0.000     0.000 r  u_keyboard_segtube/sg/o_seg_lit_reg[3]/C
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_keyboard_segtube/sg/o_seg_lit_reg[3]/Q
                         net (fo=1, routed)           5.971     6.449    seg_lit_OBUF[3]
    F16                  OBUF (Prop_obuf_I_O)         3.706    10.155 r  seg_lit_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.155    seg_lit[3]
    F16                                                               r  seg_lit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/sg/o_seg_lit_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.064ns  (logic 4.173ns (41.469%)  route 5.891ns (58.531%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE                         0.000     0.000 r  u_keyboard_segtube/sg/o_seg_lit_reg[5]/C
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_keyboard_segtube/sg/o_seg_lit_reg[5]/Q
                         net (fo=1, routed)           5.891     6.369    seg_lit_OBUF[5]
    C14                  OBUF (Prop_obuf_I_O)         3.695    10.064 r  seg_lit_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.064    seg_lit[5]
    C14                                                               r  seg_lit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/sg/o_seg_lit_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.052ns  (logic 4.051ns (40.297%)  route 6.001ns (59.703%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE                         0.000     0.000 r  u_keyboard_segtube/sg/o_seg_lit_reg[4]/C
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_keyboard_segtube/sg/o_seg_lit_reg[4]/Q
                         net (fo=1, routed)           6.001     6.519    seg_lit_OBUF[4]
    E17                  OBUF (Prop_obuf_I_O)         3.533    10.052 r  seg_lit_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.052    seg_lit[4]
    E17                                                               r  seg_lit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/sg/o_seg_lit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.731ns  (logic 4.006ns (41.173%)  route 5.724ns (58.827%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE                         0.000     0.000 r  u_keyboard_segtube/sg/o_seg_lit_reg[0]/C
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_keyboard_segtube/sg/o_seg_lit_reg[0]/Q
                         net (fo=1, routed)           5.724     6.242    seg_lit_OBUF[0]
    F15                  OBUF (Prop_obuf_I_O)         3.488     9.731 r  seg_lit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.731    seg_lit[0]
    F15                                                               r  seg_lit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/sg/o_seg_lit_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.564ns  (logic 4.175ns (43.655%)  route 5.389ns (56.345%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE                         0.000     0.000 r  u_keyboard_segtube/sg/o_seg_lit_reg[6]/C
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_keyboard_segtube/sg/o_seg_lit_reg[6]/Q
                         net (fo=1, routed)           5.389     5.867    seg_lit_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         3.697     9.564 r  seg_lit_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.564    seg_lit[6]
    C15                                                               r  seg_lit[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/dbuf_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[0]/C
    SLICE_X71Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/dbuf_reg[0]/Q
                         net (fo=2, routed)           0.068     0.209    u_uart0/inst/upg_inst/dbuf[0]
    SLICE_X71Y85         FDCE                                         r  u_uart0/inst/upg_inst/dbuf_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/o_data_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dma/write_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE                         0.000     0.000 r  u_keyboard_segtube/o_data_reg[16]/C
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_keyboard_segtube/o_data_reg[16]/Q
                         net (fo=1, routed)           0.101     0.242    dma/Q[6]
    SLICE_X70Y81         FDRE                                         r  dma/write_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/upg_dat_o_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[23]/C
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/dbuf_reg[23]/Q
                         net (fo=1, routed)           0.117     0.245    u_uart0/inst/upg_inst/dbuf[23]
    SLICE_X69Y82         FDCE                                         r  u_uart0/inst/upg_inst/upg_dat_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/upg_dat_o_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[9]/C
    SLICE_X69Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/dbuf_reg[9]/Q
                         net (fo=2, routed)           0.111     0.252    u_uart0/inst/upg_inst/dbuf[9]
    SLICE_X71Y86         FDCE                                         r  u_uart0/inst/upg_inst/upg_dat_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/upg_dat_o_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.760%)  route 0.124ns (49.240%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[6]/C
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/dbuf_reg[6]/Q
                         net (fo=2, routed)           0.124     0.252    u_uart0/inst/upg_inst/dbuf[6]
    SLICE_X69Y82         FDCE                                         r  u_uart0/inst/upg_inst/upg_dat_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/upg_dat_o_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[18]/C
    SLICE_X71Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/dbuf_reg[18]/Q
                         net (fo=1, routed)           0.112     0.253    u_uart0/inst/upg_inst/dbuf[18]
    SLICE_X71Y86         FDCE                                         r  u_uart0/inst/upg_inst/upg_dat_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/dbuf_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.179%)  route 0.115ns (44.821%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y82         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[7]/C
    SLICE_X71Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/dbuf_reg[7]/Q
                         net (fo=2, routed)           0.115     0.256    u_uart0/inst/upg_inst/dbuf[7]
    SLICE_X68Y82         FDCE                                         r  u_uart0/inst/upg_inst/dbuf_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/my_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_keyboard_segtube/my_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.706%)  route 0.130ns (50.294%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDRE                         0.000     0.000 r  u_keyboard_segtube/my_data_reg[3]/C
    SLICE_X69Y83         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_keyboard_segtube/my_data_reg[3]/Q
                         net (fo=3, routed)           0.130     0.258    u_keyboard_segtube/p_1_in[7]
    SLICE_X67Y83         FDRE                                         r  u_keyboard_segtube/my_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/upg_dat_o_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.500%)  route 0.118ns (45.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[11]/C
    SLICE_X64Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/dbuf_reg[11]/Q
                         net (fo=2, routed)           0.118     0.259    u_uart0/inst/upg_inst/dbuf[11]
    SLICE_X67Y82         FDCE                                         r  u_uart0/inst/upg_inst/upg_dat_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/upg_dat_o_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[21]/C
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/dbuf_reg[21]/Q
                         net (fo=1, routed)           0.118     0.259    u_uart0/inst/upg_inst/dbuf[21]
    SLICE_X67Y82         FDCE                                         r  u_uart0/inst/upg_inst/upg_dat_o_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_upg_clk_wiz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_upg_clk_wiz'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_upg_clk_wiz fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807    11.807    u_upg_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     7.886 f  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     9.904    u_upg_clk_wiz/inst/clkfbout_upg_clk_wiz
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    10.000 f  u_upg_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    11.807    u_upg_clk_wiz/inst/clkfbout_buf_upg_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_upg_clk_wiz'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.026    u_upg_clk_wiz/inst/clkfbout_upg_clk_wiz
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_upg_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.622    u_upg_clk_wiz/inst/clkfbout_buf_upg_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  upg_clk_o_upg_clk_wiz
  To Clock:  

Max Delay           965 Endpoints
Min Delay           965 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.227ns  (logic 0.580ns (7.050%)  route 7.647ns (92.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     1.631    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y93         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDCE (Prop_fdce_C_Q)         0.456     2.087 f  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          2.946     5.033    u_InsMem/upg_done_o
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     5.157 r  u_InsMem/im_i_2/O
                         net (fo=15, routed)          4.701     9.858    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y9          RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            upg_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.118ns  (logic 4.051ns (49.905%)  route 4.067ns (50.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630     1.630    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X64Y91         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDSE (Prop_fdse_C_Q)         0.456     2.086 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.067     6.153    u_uart0/inst/upg_inst/upg_tx_o_OBUF
    V18                  OBUF (Prop_obuf_I_O)         3.595     9.748 r  u_uart0/inst/upg_inst/upg_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.748    upg_tx
    V18                                                               r  upg_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.887ns  (logic 0.580ns (7.354%)  route 7.307ns (92.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     1.631    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y93         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDCE (Prop_fdce_C_Q)         0.456     2.087 f  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          2.946     5.033    u_InsMem/upg_done_o
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     5.157 r  u_InsMem/im_i_2/O
                         net (fo=15, routed)          4.361     9.518    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y10         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 0.580ns (7.565%)  route 7.087ns (92.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     1.631    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y93         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDCE (Prop_fdce_C_Q)         0.456     2.087 f  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          2.946     5.033    u_InsMem/upg_done_o
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     5.157 r  u_InsMem/im_i_2/O
                         net (fo=15, routed)          4.141     9.299    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y11         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 0.962ns (13.468%)  route 6.181ns (86.532%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     1.631    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y93         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDCE (Prop_fdce_C_Q)         0.456     2.087 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          3.101     5.189    dma/myDM/upg_done_o
    SLICE_X65Y87         LUT4 (Prop_lut4_I2_O)        0.152     5.341 f  dma/myDM/dm_i_4/O
                         net (fo=8, routed)           1.308     6.649    dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    SLICE_X72Y81         LUT2 (Prop_lut2_I1_O)        0.354     7.003 r  dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.771     8.774    dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y10         RAMB36E1                                     r  dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 0.962ns (13.522%)  route 6.153ns (86.478%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     1.631    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y93         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDCE (Prop_fdce_C_Q)         0.456     2.087 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          3.101     5.189    dma/myDM/upg_done_o
    SLICE_X65Y87         LUT4 (Prop_lut4_I2_O)        0.152     5.341 r  dma/myDM/dm_i_4/O
                         net (fo=8, routed)           1.306     6.646    dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X72Y81         LUT2 (Prop_lut2_I1_O)        0.354     7.000 r  dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.746     8.746    dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y11         RAMB36E1                                     r  dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.033ns  (logic 0.580ns (8.246%)  route 6.453ns (91.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     1.631    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y93         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDCE (Prop_fdce_C_Q)         0.456     2.087 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          2.698     4.786    u_PC/upg_done_o
    SLICE_X65Y87         LUT5 (Prop_lut5_I1_O)        0.124     4.910 r  u_PC/im_i_7/O
                         net (fo=15, routed)          3.755     8.665    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y9          RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.000ns  (logic 0.730ns (10.429%)  route 6.270ns (89.571%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     1.631    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y93         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDCE (Prop_fdce_C_Q)         0.456     2.087 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          3.074     5.161    u_PC/upg_done_o
    SLICE_X69Y88         LUT5 (Prop_lut5_I1_O)        0.124     5.285 r  u_PC/im_i_4/O
                         net (fo=8, routed)           0.759     6.045    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    SLICE_X64Y88         LUT2 (Prop_lut2_I0_O)        0.150     6.195 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.437     8.631    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra_12_sn_1
    RAMB36_X1Y10         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.971ns  (logic 0.580ns (8.320%)  route 6.391ns (91.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     1.631    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y93         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDCE (Prop_fdce_C_Q)         0.456     2.087 f  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          2.946     5.033    u_InsMem/upg_done_o
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     5.157 r  u_InsMem/im_i_2/O
                         net (fo=15, routed)          3.445     8.602    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y12         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.955ns  (logic 0.580ns (8.340%)  route 6.375ns (91.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     1.631    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y93         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDCE (Prop_fdce_C_Q)         0.456     2.087 f  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          2.946     5.033    u_InsMem/upg_done_o
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     5.157 r  u_InsMem/im_i_2/O
                         net (fo=15, routed)          3.429     8.586    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y13         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/upg_dat_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.141ns (38.546%)  route 0.225ns (61.454%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566     0.566    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=11, routed)          0.225     0.931    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X67Y87         FDCE                                         r  u_uart0/inst/upg_inst/upg_dat_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.141ns (35.486%)  route 0.256ns (64.514%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566     0.566    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  u_uart0/inst/upg_inst/uart_rdat_reg[0]/Q
                         net (fo=8, routed)           0.256     0.963    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[0]
    SLICE_X64Y88         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.141ns (34.057%)  route 0.273ns (65.943%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566     0.566    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/Q
                         net (fo=11, routed)          0.273     0.980    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[1]
    SLICE_X65Y87         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/upg_dat_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.128ns (29.386%)  route 0.308ns (70.614%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566     0.566    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.128     0.694 r  u_uart0/inst/upg_inst/uart_rdat_reg[6]/Q
                         net (fo=11, routed)          0.308     1.001    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[6]
    SLICE_X69Y82         FDCE                                         r  u_uart0/inst/upg_inst/upg_dat_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.128ns (29.371%)  route 0.308ns (70.629%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566     0.566    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.128     0.694 r  u_uart0/inst/upg_inst/uart_rdat_reg[7]/Q
                         net (fo=11, routed)          0.308     1.001    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[7]
    SLICE_X66Y87         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/dbuf_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.141ns (31.161%)  route 0.311ns (68.839%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566     0.566    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=11, routed)          0.311     1.018    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X70Y87         FDCE                                         r  u_uart0/inst/upg_inst/dbuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.141ns (29.969%)  route 0.329ns (70.031%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566     0.566    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/Q
                         net (fo=11, routed)          0.329     1.036    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[3]
    SLICE_X65Y87         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.128ns (26.942%)  route 0.347ns (73.058%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566     0.566    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.128     0.694 r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/Q
                         net (fo=8, routed)           0.347     1.041    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[4]
    SLICE_X65Y87         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/bn_ascii_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.186ns (37.520%)  route 0.310ns (62.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566     0.566    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 f  u_uart0/inst/upg_inst/uart_rdat_reg[3]/Q
                         net (fo=11, routed)          0.310     1.016    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[3]
    SLICE_X70Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.061 r  u_uart0/inst/upg_inst/bn_ascii[5]_i_1/O
                         net (fo=1, routed)           0.000     1.061    u_uart0/inst/upg_inst/hex2ascii_return[5]
    SLICE_X70Y89         FDCE                                         r  u_uart0/inst/upg_inst/bn_ascii_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/bn_ascii_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.188ns (37.771%)  route 0.310ns (62.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566     0.566    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/Q
                         net (fo=11, routed)          0.310     1.016    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[3]
    SLICE_X70Y89         LUT3 (Prop_lut3_I0_O)        0.047     1.063 r  u_uart0/inst/upg_inst/bn_ascii[6]_i_1/O
                         net (fo=1, routed)           0.000     1.063    u_uart0/inst/upg_inst/hex2ascii_return[6]
    SLICE_X70Y89         FDCE                                         r  u_uart0/inst/upg_inst/bn_ascii_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  upg_clk_o_upg_clk_wiz

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/s_axi_arvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.884ns  (logic 1.977ns (25.071%)  route 5.908ns (74.929%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=400, routed)         5.319     6.798    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X62Y95         LUT2 (Prop_lut2_I0_O)        0.150     6.948 r  u_uart0/inst/upg_inst/s_axi_arvalid_i_2/O
                         net (fo=1, routed)           0.589     7.536    u_uart0/inst/upg_inst/s_axi_arvalid_i_2_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I1_O)        0.348     7.884 r  u_uart0/inst/upg_inst/s_axi_arvalid_i_1/O
                         net (fo=1, routed)           0.000     7.884    u_uart0/inst/upg_inst/s_axi_arvalid_i_1_n_0
    SLICE_X64Y95         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_arvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.509     1.509    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_arvalid_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/uart_rdat_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.399ns  (logic 1.603ns (21.662%)  route 5.796ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=400, routed)         5.301     6.780    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.904 r  u_uart0/inst/upg_inst/uart_rdat[7]_i_1/O
                         net (fo=8, routed)           0.495     7.399    u_uart0/inst/upg_inst/uart_rdat
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.509     1.509    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/uart_rdat_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.399ns  (logic 1.603ns (21.662%)  route 5.796ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=400, routed)         5.301     6.780    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.904 r  u_uart0/inst/upg_inst/uart_rdat[7]_i_1/O
                         net (fo=8, routed)           0.495     7.399    u_uart0/inst/upg_inst/uart_rdat
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.509     1.509    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/uart_rdat_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.399ns  (logic 1.603ns (21.662%)  route 5.796ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=400, routed)         5.301     6.780    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.904 r  u_uart0/inst/upg_inst/uart_rdat[7]_i_1/O
                         net (fo=8, routed)           0.495     7.399    u_uart0/inst/upg_inst/uart_rdat
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.509     1.509    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/uart_rdat_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.399ns  (logic 1.603ns (21.662%)  route 5.796ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=400, routed)         5.301     6.780    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.904 r  u_uart0/inst/upg_inst/uart_rdat[7]_i_1/O
                         net (fo=8, routed)           0.495     7.399    u_uart0/inst/upg_inst/uart_rdat
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.509     1.509    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/uart_rdat_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.399ns  (logic 1.603ns (21.662%)  route 5.796ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=400, routed)         5.301     6.780    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.904 r  u_uart0/inst/upg_inst/uart_rdat[7]_i_1/O
                         net (fo=8, routed)           0.495     7.399    u_uart0/inst/upg_inst/uart_rdat
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.509     1.509    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/uart_rdat_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.399ns  (logic 1.603ns (21.662%)  route 5.796ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=400, routed)         5.301     6.780    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.904 r  u_uart0/inst/upg_inst/uart_rdat[7]_i_1/O
                         net (fo=8, routed)           0.495     7.399    u_uart0/inst/upg_inst/uart_rdat
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.509     1.509    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/uart_rdat_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.399ns  (logic 1.603ns (21.662%)  route 5.796ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=400, routed)         5.301     6.780    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.904 r  u_uart0/inst/upg_inst/uart_rdat[7]_i_1/O
                         net (fo=8, routed)           0.495     7.399    u_uart0/inst/upg_inst/uart_rdat
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.509     1.509    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/uart_rdat_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.399ns  (logic 1.603ns (21.662%)  route 5.796ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=400, routed)         5.301     6.780    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.904 r  u_uart0/inst/upg_inst/uart_rdat[7]_i_1/O
                         net (fo=8, routed)           0.495     7.399    u_uart0/inst/upg_inst/uart_rdat
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.509     1.509    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.392ns  (logic 1.603ns (21.680%)  route 5.790ns (78.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=400, routed)         5.251     6.730    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X68Y92         LUT5 (Prop_lut5_I1_O)        0.124     6.854 r  u_uart0/inst/upg_inst/s_axi_wdata[6]_i_1/O
                         net (fo=4, routed)           0.539     7.392    u_uart0/inst/upg_inst/s_axi_wdata[6]_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507     1.507    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y90         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.291ns (56.882%)  route 0.221ns (43.118%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y89         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[2]/C
    SLICE_X70Y89         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_uart0/inst/upg_inst/bn_ascii_reg[2]/Q
                         net (fo=1, routed)           0.125     0.273    u_uart0/inst/upg_inst/bn_ascii_reg_n_0_[2]
    SLICE_X70Y89         LUT6 (Prop_lut6_I0_O)        0.098     0.371 f  u_uart0/inst/upg_inst/s_axi_wdata[2]_i_3/O
                         net (fo=1, routed)           0.095     0.467    u_uart0/inst/upg_inst/s_axi_wdata[2]_i_3_n_0
    SLICE_X69Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.512 r  u_uart0/inst/upg_inst/s_axi_wdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.512    u_uart0/inst/upg_inst/s_axi_wdata[2]_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y90         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[51]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.271ns (52.971%)  route 0.241ns (47.029%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[51]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/bn_ascii_reg[51]/Q
                         net (fo=1, routed)           0.086     0.214    u_uart0/inst/upg_inst/bn_ascii_reg_n_0_[51]
    SLICE_X65Y90         LUT6 (Prop_lut6_I3_O)        0.098     0.312 f  u_uart0/inst/upg_inst/s_axi_wdata[3]_i_4/O
                         net (fo=1, routed)           0.155     0.467    u_uart0/inst/upg_inst/s_axi_wdata[3]_i_4_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.512 r  u_uart0/inst/upg_inst/s_axi_wdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.512    u_uart0/inst/upg_inst/s_axi_wdata[3]_i_1_n_0
    SLICE_X69Y91         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y91         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.254ns (44.463%)  route 0.317ns (55.537%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y89         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[1]/C
    SLICE_X70Y89         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_uart0/inst/upg_inst/bn_ascii_reg[1]/Q
                         net (fo=1, routed)           0.138     0.302    u_uart0/inst/upg_inst/bn_ascii_reg_n_0_[1]
    SLICE_X68Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.347 f  u_uart0/inst/upg_inst/s_axi_wdata[1]_i_3/O
                         net (fo=1, routed)           0.179     0.526    u_uart0/inst/upg_inst/s_axi_wdata[1]_i_3_n_0
    SLICE_X68Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.571 r  u_uart0/inst/upg_inst/s_axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.571    u_uart0/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    SLICE_X68Y91         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y91         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.231ns (36.616%)  route 0.400ns (63.384%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[0]/C
    SLICE_X69Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[0]/Q
                         net (fo=1, routed)           0.282     0.423    u_uart0/inst/upg_inst/bn_ascii_reg_n_0_[0]
    SLICE_X68Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.468 f  u_uart0/inst/upg_inst/s_axi_wdata[0]_i_3/O
                         net (fo=1, routed)           0.118     0.586    u_uart0/inst/upg_inst/s_axi_wdata[0]_i_3_n_0
    SLICE_X68Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.631 r  u_uart0/inst/upg_inst/s_axi_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.631    u_uart0/inst/upg_inst/s_axi_wdata[0]_i_1_n_0
    SLICE_X68Y91         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y91         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.231ns (33.617%)  route 0.456ns (66.383%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
    SLICE_X69Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/Q
                         net (fo=2, routed)           0.202     0.343    u_uart0/inst/upg_inst/data6[5]
    SLICE_X69Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.388 f  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_3/O
                         net (fo=1, routed)           0.254     0.642    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_3_n_0
    SLICE_X69Y90         LUT5 (Prop_lut5_I2_O)        0.045     0.687 r  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.687    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y90         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.292ns (41.294%)  route 0.415ns (58.706%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y89         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[6]/C
    SLICE_X70Y89         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_uart0/inst/upg_inst/bn_ascii_reg[6]/Q
                         net (fo=1, routed)           0.149     0.297    u_uart0/inst/upg_inst/bn_ascii_reg_n_0_[6]
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.099     0.396 f  u_uart0/inst/upg_inst/s_axi_wdata[6]_i_4/O
                         net (fo=1, routed)           0.266     0.662    u_uart0/inst/upg_inst/s_axi_wdata[6]_i_4_n_0
    SLICE_X69Y90         LUT5 (Prop_lut5_I1_O)        0.045     0.707 r  u_uart0/inst/upg_inst/s_axi_wdata[6]_i_2/O
                         net (fo=1, routed)           0.000     0.707    u_uart0/inst/upg_inst/s_axi_wdata[6]_i_2_n_0
    SLICE_X69Y90         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y90         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.231ns (30.827%)  route 0.518ns (69.173%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
    SLICE_X69Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/Q
                         net (fo=2, routed)           0.285     0.426    u_uart0/inst/upg_inst/data6[5]
    SLICE_X69Y89         LUT6 (Prop_lut6_I4_O)        0.045     0.471 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.233     0.704    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X68Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.749 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     0.749    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X68Y91         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y91         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/WCS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.321ns (42.611%)  route 0.432ns (57.389%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/rx_done_reg/C
    SLICE_X70Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_uart0/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.304     0.468    u_uart0/inst/upg_inst/rx_done_reg_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I3_O)        0.045     0.513 r  u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1/O
                         net (fo=2, routed)           0.129     0.641    u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1_n_0
    SLICE_X68Y93         LUT5 (Prop_lut5_I1_O)        0.112     0.753 r  u_uart0/inst/upg_inst/WCS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.753    u_uart0/inst/upg_inst/WCS[1]_i_1_n_0
    SLICE_X68Y93         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838     0.838    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y93         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[1]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/WCS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.321ns (42.603%)  route 0.432ns (57.397%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/rx_done_reg/C
    SLICE_X70Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u_uart0/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.304     0.468    u_uart0/inst/upg_inst/rx_done_reg_n_0
    SLICE_X67Y93         LUT5 (Prop_lut5_I3_O)        0.045     0.513 f  u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1/O
                         net (fo=2, routed)           0.129     0.641    u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1_n_0
    SLICE_X68Y93         LUT6 (Prop_lut6_I2_O)        0.112     0.753 r  u_uart0/inst/upg_inst/WCS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.753    u_uart0/inst/upg_inst/WCS[0]_i_1_n_0
    SLICE_X68Y93         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838     0.838    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y93         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[0]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_awvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.254ns (33.050%)  route 0.515ns (66.950%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/rx_done_reg/C
    SLICE_X70Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_uart0/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.304     0.468    u_uart0/inst/upg_inst/rx_done_reg_n_0
    SLICE_X67Y93         LUT3 (Prop_lut3_I2_O)        0.045     0.513 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.211     0.724    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X67Y94         LUT5 (Prop_lut5_I1_O)        0.045     0.769 r  u_uart0/inst/upg_inst/s_axi_awvalid_i_1/O
                         net (fo=1, routed)           0.000     0.769    u_uart0/inst/upg_inst/s_axi_awvalid_i_1_n_0
    SLICE_X67Y94         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_awvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838     0.838    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y94         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_awvalid_reg/C





