Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id B79D698DA45
	for <lists+qemu-devel@lfdr.de>; Wed,  2 Oct 2024 16:19:06 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1sw0Ah-0003n6-LX; Wed, 02 Oct 2024 10:17:43 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1sw0Af-0003mW-I5
 for qemu-devel@nongnu.org; Wed, 02 Oct 2024 10:17:41 -0400
Received: from mail-pg1-x52a.google.com ([2607:f8b0:4864:20::52a])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1sw0Ad-0006cv-G1
 for qemu-devel@nongnu.org; Wed, 02 Oct 2024 10:17:41 -0400
Received: by mail-pg1-x52a.google.com with SMTP id
 41be03b00d2f7-7db54269325so5175801a12.2
 for <qemu-devel@nongnu.org>; Wed, 02 Oct 2024 07:17:35 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ventanamicro.com; s=google; t=1727878654; x=1728483454; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=gcXqn+w+YAGjzVkAJFCk0jl7Jt7o3WsYdT2yjIah04o=;
 b=V7V9e1irXwvIUC6l1X8rf0hNswOis8Ob0PM4owph4NltoJJ83j4aJ/jaGV0FZC+X1A
 5FAzbwU1oZkvULPafjWxitlE5j8F0XiujU0m1lFZK7lSG8q662r5YDr1D0EMITerjhb4
 nLvN7Ii+F/7KdoQFIC2Clcm1qNHW0A0560BcrU8fu1djVOMke4zlB3dbmU6NGiLUr8Z7
 u+Y/dsxq7+nITbDsN28k23wUxSSHy0ttJm+h/mrAVOLjY8mUJbt7tVu8pxaWVUpPvYC9
 jvtldqH3ym+XuF/dNO+AwD3dYTlVV9Ra8Gg0x7oLhj8JtGQxaEB94vNFTmCRAv33MJBN
 oF/A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1727878654; x=1728483454;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=gcXqn+w+YAGjzVkAJFCk0jl7Jt7o3WsYdT2yjIah04o=;
 b=dTeNQE3KeJwr/NrvWWJyWNgzvxYD6+3qhqqtt6GItpCBNV7wvpFI6qV6ga+QwUS8G7
 kQO0ouidn82i84KBCIR6C2LbGsCLJNiUYeUU9WTEwPBH5XOMwhsz4W7JlSO5lRw+aFMj
 otZOl3LAd0cNdTvQxVi0EVI5ZPJx75wSeOUoU2E7PWIab5G1cKuf9N8mKERjnj37a00s
 kXplnT4Ulp8JCmIPZinfcNMHkm7MBZjMIMpPN23i44MVpdSYr1P9lMblOCMonnAhNgcF
 TAql1sYCNFdXZ7b81Mxm5BIG6H7CdelbXI/w27K8lY5nflp5XwIoBbCtFiLCaoE+FUOA
 doPQ==
X-Forwarded-Encrypted: i=1;
 AJvYcCXEcJNFu2q6AI/Pyc0CuUNRWOudCEeDc1OyX/xf0H1TlHP/ysx9IqIvf4/JridnIUELArOl+lhIxR/M@nongnu.org
X-Gm-Message-State: AOJu0Yy1g4FB7sY7jWUZM6oPYGa976eUdm9/A+sozvm5uemc16H7MlbD
 me2t0GK4GstRc6yjL4rKNcX5Q3cmr6vgayB1G+RQQHaAXx3o6o0kH8Q1Pv8S/BE=
X-Google-Smtp-Source: AGHT+IH7mcZfXzprwL3Tf0KvStzl/DgpgXrH+41DfRks2caW9K5ZeOct8rLhfWkyf1JE5Ctn+agGzw==
X-Received: by 2002:a17:90a:d250:b0:2d8:27c1:1d4a with SMTP id
 98e67ed59e1d1-2e1847f3928mr4516039a91.24.1727878654273; 
 Wed, 02 Oct 2024 07:17:34 -0700 (PDT)
Received: from [192.168.68.110] (200-206-229-93.dsl.telesp.net.br.
 [200.206.229.93]) by smtp.gmail.com with ESMTPSA id
 98e67ed59e1d1-2e18f89d9a9sm1606157a91.28.2024.10.02.07.17.30
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Wed, 02 Oct 2024 07:17:33 -0700 (PDT)
Message-ID: <c08eef57-6e93-4856-a1a4-634ce687997e@ventanamicro.com>
Date: Wed, 2 Oct 2024 11:17:28 -0300
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH] hw/riscv/spike: Replace tswap64() by ldq_endian_p()
To: =?UTF-8?Q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>,
 qemu-devel@nongnu.org
Cc: Thomas Huth <thuth@redhat.com>, Paolo Bonzini <pbonzini@redhat.com>,
 qemu-riscv@nongnu.org, Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
 Alistair Francis <alistair.francis@wdc.com>,
 =?UTF-8?Q?Marc-Andr=C3=A9_Lureau?= <marcandre.lureau@redhat.com>,
 Anton Johansson <anjo@rev.ng>, Palmer Dabbelt <palmer@dabbelt.com>,
 Bin Meng <bmeng.cn@gmail.com>, Weiwei Li <liwei1518@gmail.com>
References: <20240930124831.54232-1-philmd@linaro.org>
Content-Language: en-US
From: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
In-Reply-To: <20240930124831.54232-1-philmd@linaro.org>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::52a;
 envelope-from=dbarboza@ventanamicro.com; helo=mail-pg1-x52a.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Phil, this patch breaks 'make check-avocado' in my env:


   AVOCADO tests/avocado
JOB ID     : 2e98b3ea8b63d22f092ff73bdadfd975cbc27026
JOB LOG    : /home/danielhb/work/qemu/build/tests/results/job-2024-10-02T10.48-2e98b3e/job.log
  (01/15) tests/avocado/riscv_opensbi.py:RiscvOpenSBI.test_riscv32_spike: STARTED
  (01/15) tests/avocado/riscv_opensbi.py:RiscvOpenSBI.test_riscv32_spike: INTERRUPTED: Test interrupted: Timeout reached (5.07 s)
Interrupting job (failfast).
RESULTS    : PASS 0 | ERROR 0 | FAIL 0 | SKIP 14 | WARN 0 | INTERRUPT 1 | CANCEL 0
JOB TIME   : 7.57 s

Test summary:
01-tests/avocado/riscv_opensbi.py:RiscvOpenSBI.test_riscv32_spike: INTERRUPTED
make[1]: *** [/home/danielhb/work/qemu/tests/Makefile.include:141: check-avocado] Error 8


In fact, if you try to execute the 'spike' machine with --nographics, you're
supposed to see the OpenSBI banner and boot. With this patch I don't see
anything:


$ ./build/qemu-system-riscv32 -M spike --nographic
(---nothing---)


For reference this is what I applied on top of master to test it:


9de01b7f1c (HEAD -> review) hw/riscv/spike: Replace tswap64() by ldq_endian_p()
202986f968 hw/net/tulip: Use ld/st_endian_pci_dma() API
30aacb872e hw/pci/pci_device: Introduce ld/st_endian_pci_dma() API
8ee9a2310b hw/pci/pci_device: Add PCI_DMA_DEFINE_LDST_END() macro
54271f92e5 hw/virtio/virtio-access: Use ld/st_endian_phys() API
54ff063593 exec/memory_ldst_phys: Introduce ld/st_endian_phys() API
5749a411cc hw/xtensa/xtfpga: Replace memcpy()+tswap32() by stl_endian_p()
75b7a99a5d hw/xtensa/xtfpga: Remove TARGET_BIG_ENDIAN #ifdef'ry
652016da1e tests/tcg/plugins: Use the ld/st_endian_p() API
d1e4d2544a hw/mips: Add cpu_is_bigendian field to BlCpuCfg structure
6a7b3e09bb hw/mips: Pass BlCpuCfg argument to bootloader API
0466217d0e target/arm/ptw: Use the ld/st_endian_p() API
920a241f00 hw/virtio/virtio-access: Use the ld/st_endian_p() API
e5fc1a2224 qemu/bswap: Introduce ld/st_endian_p() API
062cfce8d4 (origin/master, origin/HEAD, master) Merge tag 'pull-target-arm-20241001' of https://git.linaro.org/people/pmaydell/qemu-arm into staging


Let me know if I did something wrong. Thanks,


Daniel

On 9/30/24 9:48 AM, Philippe Mathieu-Daudé wrote:
> Hold the target endianness in HTIFState::target_is_bigendian.
> Pass the target endianness as argument to htif_mm_init().
> Replace tswap64() calls by ldq_endian_p() ones.
> 
> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
> ---
> Based-on: <20240930073450.33195-2-philmd@linaro.org>
>            "qemu/bswap: Introduce ld/st_endian_p() API"
> 
> Note: this is a non-QOM device!
> ---
>   include/hw/char/riscv_htif.h |  4 +++-
>   hw/char/riscv_htif.c         | 17 +++++++++++------
>   hw/riscv/spike.c             |  2 +-
>   3 files changed, 15 insertions(+), 8 deletions(-)
> 
> diff --git a/include/hw/char/riscv_htif.h b/include/hw/char/riscv_htif.h
> index df493fdf6b..24868ddfe1 100644
> --- a/include/hw/char/riscv_htif.h
> +++ b/include/hw/char/riscv_htif.h
> @@ -35,6 +35,7 @@ typedef struct HTIFState {
>       hwaddr tohost_offset;
>       hwaddr fromhost_offset;
>       MemoryRegion mmio;
> +    bool target_is_bigendian;
>   
>       CharBackend chr;
>       uint64_t pending_read;
> @@ -49,6 +50,7 @@ void htif_symbol_callback(const char *st_name, int st_info, uint64_t st_value,
>   
>   /* legacy pre qom */
>   HTIFState *htif_mm_init(MemoryRegion *address_space, Chardev *chr,
> -                        uint64_t nonelf_base, bool custom_base);
> +                        uint64_t nonelf_base, bool custom_base,
> +                        bool target_is_bigendian);
>   
>   #endif
> diff --git a/hw/char/riscv_htif.c b/hw/char/riscv_htif.c
> index 9bef60def1..77951f3c76 100644
> --- a/hw/char/riscv_htif.c
> +++ b/hw/char/riscv_htif.c
> @@ -30,7 +30,6 @@
>   #include "qemu/timer.h"
>   #include "qemu/error-report.h"
>   #include "exec/address-spaces.h"
> -#include "exec/tswap.h"
>   #include "sysemu/dma.h"
>   #include "sysemu/runstate.h"
>   
> @@ -211,13 +210,17 @@ static void htif_handle_tohost_write(HTIFState *s, uint64_t val_written)
>                       SHUTDOWN_CAUSE_GUEST_SHUTDOWN, exit_code);
>                   return;
>               } else {
> +                bool be = s->target_is_bigendian;
>                   uint64_t syscall[8];
> +
>                   cpu_physical_memory_read(payload, syscall, sizeof(syscall));
> -                if (tswap64(syscall[0]) == PK_SYS_WRITE &&
> -                    tswap64(syscall[1]) == HTIF_DEV_CONSOLE &&
> -                    tswap64(syscall[3]) == HTIF_CONSOLE_CMD_PUTC) {
> +                if (ldq_endian_p(be, &syscall[0]) == PK_SYS_WRITE &&
> +                    ldq_endian_p(be, &syscall[1]) == HTIF_DEV_CONSOLE &&
> +                    ldq_endian_p(be, &syscall[3]) == HTIF_CONSOLE_CMD_PUTC) {
>                       uint8_t ch;
> -                    cpu_physical_memory_read(tswap64(syscall[2]), &ch, 1);
> +
> +                    cpu_physical_memory_read(ldl_endian_p(be, &syscall[2]),
> +                                             &ch, 1);
>                       qemu_chr_fe_write(&s->chr, &ch, 1);
>                       resp = 0x100 | (uint8_t)payload;
>                   } else {
> @@ -320,7 +323,8 @@ static const MemoryRegionOps htif_mm_ops = {
>   };
>   
>   HTIFState *htif_mm_init(MemoryRegion *address_space, Chardev *chr,
> -                        uint64_t nonelf_base, bool custom_base)
> +                        uint64_t nonelf_base, bool custom_base,
> +                        bool target_is_bigendian)
>   {
>       uint64_t base, size, tohost_offset, fromhost_offset;
>   
> @@ -345,6 +349,7 @@ HTIFState *htif_mm_init(MemoryRegion *address_space, Chardev *chr,
>       s->pending_read = 0;
>       s->allow_tohost = 0;
>       s->fromhost_inprogress = 0;
> +    s->target_is_bigendian = target_is_bigendian;
>       qemu_chr_fe_init(&s->chr, chr, &error_abort);
>       qemu_chr_fe_set_handlers(&s->chr, htif_can_recv, htif_recv, htif_event,
>           htif_be_change, s, NULL, true);
> diff --git a/hw/riscv/spike.c b/hw/riscv/spike.c
> index 64074395bc..0989cd4a41 100644
> --- a/hw/riscv/spike.c
> +++ b/hw/riscv/spike.c
> @@ -327,7 +327,7 @@ static void spike_board_init(MachineState *machine)
>   
>       /* initialize HTIF using symbols found in load_kernel */
>       htif_mm_init(system_memory, serial_hd(0), memmap[SPIKE_HTIF].base,
> -                 htif_custom_base);
> +                 htif_custom_base, TARGET_BIG_ENDIAN);
>   }
>   
>   static void spike_set_signature(Object *obj, const char *val, Error **errp)

