<!doctype html>
<html>
<head>
<title>SD_CONFIG_REG3 (IOU_SLCR) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___iou_slcr.html")>IOU_SLCR Module</a> &gt; SD_CONFIG_REG3 (IOU_SLCR) Register</p><h1>SD_CONFIG_REG3 (IOU_SLCR) Register</h1>
<h2>SD_CONFIG_REG3 (IOU_SLCR) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>SD_CONFIG_REG3</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000324</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF180324 (IOU_SLCR)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x06070607</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>SD Configuration, Reg 3.</td></tr>
</table>
<p></p>
<h2>SD_CONFIG_REG3 (IOU_SLCR) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:27</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved.</td></tr>
<tr valign=top><td>SD1_TUNINGSDR50</td><td class="center">26</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Use Tuning for SDR50 This bit should be set if the Application wants Tuning be<br/>used for SDR50 Modes. The Core operates with or with out tuning for SDR50 mode as long as the Clock can be manually tuned using tap delay.</td></tr>
<tr valign=top><td>SD1_RETUNETMR</td><td class="center">25:22</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x8</td><td>This is the Timer Count for Re-Tuning Timer for Re-Tuning Mode 1 to 3. Setting to 4'b0 disables Re-Tuning Timer.<br/>0h - Get information via other<br/>source<br/>1h = 1 seconds<br/>2h = 2 seconds<br/>3h = 4 seconds<br/>4h = 8 seconds<br/>--<br/>n = 2(n-1) seconds<br/>--<br/>Bh = 1024 seconds<br/>Fh - Ch = Reserved</td></tr>
<tr valign=top><td>SD1_DDRIVER</td><td class="center">21</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>reserved; Driver Type D not supported.</td></tr>
<tr valign=top><td>SD1_CDRIVER</td><td class="center">20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>reserved; Driver Type C not supported.</td></tr>
<tr valign=top><td>SD1_ADRIVER</td><td class="center">19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>reserved; Driver Type A not supported.</td></tr>
<tr valign=top><td>SD1_DDR50</td><td class="center">18</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>DDR50 mode Support<br/>1: DDR50 supported<br/>0: DDR50 not supported</td></tr>
<tr valign=top><td>SD1_SDR104</td><td class="center">17</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>SDR104 mode Support<br/>1: SDR104 supported<br/>0: SDR104 not supported</td></tr>
<tr valign=top><td>SD1_SDR50</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>SDR50 mode Support<br/>1: SDR50 supported<br/>0: SDR50 not supported</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:11</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>SD0_TUNINGSDR50</td><td class="center">10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Use Tuning for SDR50 This bit should be set if the Application wants Tuning be<br/>used for SDR50 Modes. The Core operates with or with out tuning for SDR50 mode as long as the Clock can be manually tuned using tap delay.</td></tr>
<tr valign=top><td>SD0_RETUNETMR</td><td class="center"> 9:6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x8</td><td>This is the Timer Count for Re-Tuning Timer for Re-Tuning Mode 1 to 3. Setting to 4'b0 disables Re-Tuning Timer.<br/>0h - Get information via other<br/>source<br/>1h = 1 seconds<br/>2h = 2 seconds<br/>3h = 4 seconds<br/>4h = 8 seconds<br/>--<br/>n = 2(n-1) seconds<br/>--<br/>Bh = 1024 seconds<br/>Fh - Ch = Reserved</td></tr>
<tr valign=top><td>SD0_DDRIVER</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Driver Type D Support<br/>This bit should be set based on whether Driver Type D for 1.8 Signalling is supported or not.</td></tr>
<tr valign=top><td>SD0_CDRIVER</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Driver Type C Support<br/>This bit should be set based on whether Driver Type C for 1.8 Signalling is supported or not.</td></tr>
<tr valign=top><td>SD0_ADRIVER</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Driver Type A Support<br/>This bit should be set based on whether Driver Type A for 1.8 Signalling is supported or not.</td></tr>
<tr valign=top><td>SD0_DDR50</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>DDR50 mode Support<br/>1: DDR50 supported<br/>0: DDR50 not supported</td></tr>
<tr valign=top><td>SD0_SDR104</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>SDR104 mode Support<br/>1: SDR104 supported<br/>0: SDR104 not supported</td></tr>
<tr valign=top><td>SD0_SDR50</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>SDR50 mode Support<br/>1: SDR50 supported<br/>0: SDR50 not supported</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>