{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655384930271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655384930272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 21:08:50 2022 " "Processing started: Thu Jun 16 21:08:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655384930272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655384930272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off win_lose -c win_lose " "Command: quartus_map --read_settings_files=on --write_settings_files=off win_lose -c win_lose" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655384930272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1655384930751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_lose.vhd 2 1 " "Found 2 design units, including 1 entities, in source file win_lose.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 win_lose-dise " "Found design unit 1: win_lose-dise" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655384931130 ""} { "Info" "ISGN_ENTITY_NAME" "1 win_lose " "Found entity 1: win_lose" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655384931130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655384931130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "win_lose " "Elaborating entity \"win_lose\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655384931159 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"E2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D3 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"D3\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"C2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"C1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"L2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"L1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"G2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"G1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "U2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"U2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"N1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AA2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"AA2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AA1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"AA1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"W2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "U1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"U1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1 win_lose.vhd(28) " "Inferred latch for \"U1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W2 win_lose.vhd(28) " "Inferred latch for \"W2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931168 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AA1 win_lose.vhd(28) " "Inferred latch for \"AA1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931169 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AA2 win_lose.vhd(28) " "Inferred latch for \"AA2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931169 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1 win_lose.vhd(28) " "Inferred latch for \"N1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931169 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U2 win_lose.vhd(28) " "Inferred latch for \"U2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931169 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G1 win_lose.vhd(28) " "Inferred latch for \"G1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931169 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G2 win_lose.vhd(28) " "Inferred latch for \"G2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931169 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1 win_lose.vhd(28) " "Inferred latch for \"L1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931169 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L2 win_lose.vhd(28) " "Inferred latch for \"L2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931169 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1 win_lose.vhd(28) " "Inferred latch for \"C1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931169 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2 win_lose.vhd(28) " "Inferred latch for \"C2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931169 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3 win_lose.vhd(28) " "Inferred latch for \"D3\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931169 "|win_lose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E2 win_lose.vhd(28) " "Inferred latch for \"E2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655384931169 "|win_lose"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "E2 VCC " "Pin \"E2\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|E2"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3 VCC " "Pin \"D3\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|D3"} { "Warning" "WMLS_MLS_STUCK_PIN" "C2 VCC " "Pin \"C2\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|C2"} { "Warning" "WMLS_MLS_STUCK_PIN" "C1 VCC " "Pin \"C1\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|C1"} { "Warning" "WMLS_MLS_STUCK_PIN" "L2 VCC " "Pin \"L2\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|L2"} { "Warning" "WMLS_MLS_STUCK_PIN" "L1 VCC " "Pin \"L1\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|L1"} { "Warning" "WMLS_MLS_STUCK_PIN" "G2 VCC " "Pin \"G2\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|G2"} { "Warning" "WMLS_MLS_STUCK_PIN" "G1 VCC " "Pin \"G1\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|G1"} { "Warning" "WMLS_MLS_STUCK_PIN" "U2 VCC " "Pin \"U2\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|U2"} { "Warning" "WMLS_MLS_STUCK_PIN" "N1 VCC " "Pin \"N1\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|N1"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA2 VCC " "Pin \"AA2\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|AA2"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA1 VCC " "Pin \"AA1\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|AA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "W2 VCC " "Pin \"W2\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|W2"} { "Warning" "WMLS_MLS_STUCK_PIN" "U1 VCC " "Pin \"U1\" is stuck at VCC" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655384931575 "|win_lose|U1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1655384931575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655384931685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655384931685 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "result_input " "No output dependent on input pin \"result_input\"" {  } { { "win_lose.vhd" "" { Text "D:/electric/teamProject/winlose/win_lose.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655384931739 "|win_lose|result_input"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1655384931739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655384931739 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655384931739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655384931739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655384931770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 21:08:51 2022 " "Processing ended: Thu Jun 16 21:08:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655384931770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655384931770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655384931770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655384931770 ""}
