// Seed: 963293540
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_3 <= 1 || id_4;
  wire id_9;
  always @(negedge 1) id_6 = id_4;
  id_10 :
  assert property (@(posedge 1'b0) 'd0)
  else $display(1);
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10
  );
endmodule
