# FPGA-ALU-Basys3-MiniProject
Design and implementation of 4-bit and 8-bit ALU using Verilog HDL on Basys 3 FPGA board.

# 4-bit and 8-bit ALU using Basys 3 FPGA

This project demonstrates the design, simulation, and implementation of 4-bit and 8-bit Arithmetic Logic Units (ALUs) using Verilog HDL. The designs were synthesized and tested on the Basys 3 FPGA development board.

## ğŸš€ Features
- Arithmetic operations: Addition, Subtraction
- Logical operations: AND, OR, XOR, NOT
- Real-time input/output via switches and LEDs

## ğŸ”§ Tools Used
- Verilog HDL
- Xilinx Vivado 2016.2
- Basys 3 FPGA Development Board

## ğŸ“Š Power & Thermal Results
- 4-bit ALU: 2.715W, 37.4Â°C  
- 8-bit ALU: 2.476W, 36.3Â°C

## ğŸ‘¨â€ğŸ’» Team Members
- Arya P R  
- Ashrin A  
- Athish R  
- Chaithra K C

### ğŸ“ Guided by:
- Dr. Aneesh K, Dept. of ECE

## ğŸ“ Project Contents
- `alu4bit.v` â€“ Verilog code for 4-bit ALU
- `alu8bit.v` â€“ Verilog code for 8-bit ALU
- `FPGA_PROJECT_REPORT.pdf ` â€“ Full mini project report
- [`Images/`](./Images) - fpga board images

## ğŸ“Œ License
This project is for academic learning and personal portfolio use.

