/* USER CODE BEGIN Header */
/**
  ******************************************************************************
  * @file           : cameraRegs.h
  * @brief          : File containing the initialization Registers to the OV2640 (Camera)
  * to begin use and configuring for minimal overhead and direct raw data processing via SPI.
  * @author			: Arath Villanueva (abvillan@calpoly.edu) Devon Bolt (dwbolt@calpoly.edu)
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2025 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */
#ifndef INC_CAMERAREGS_H_
#define INC_CAMERAREGS_H_

#pragma once

struct regval_list {
    uint8_t reg;
    uint8_t val;
};

// OV2640 RGB565 QQVGA (160x120) Configuration
const regval_list OV2640_RGB565_QQVGA[] = {
    {0xff, 0x01}, {0x12, 0x80}, // Reset

    {0xff, 0x00}, {0x2c, 0xff}, {0x2e, 0xdf},
    {0xff, 0x01}, {0x3c, 0x32}, {0x11, 0x01},
    {0x09, 0x02}, {0x04, 0x28}, {0x13, 0xe5},
    {0x14, 0x48}, {0x2c, 0x0c}, {0x33, 0x78},
    {0x3a, 0x33}, {0x3b, 0xfb}, {0x3e, 0x00},
    {0x43, 0x11}, {0x16, 0x10}, {0x39, 0x92},
    {0x35, 0xda}, {0x22, 0x1a}, {0x37, 0xc3},
    {0x23, 0x00}, {0x34, 0xc0}, {0x36, 0x1a},
    {0x06, 0x88}, {0x07, 0xc0}, {0x0d, 0x87},
    {0x0e, 0x41}, {0x4c, 0x00}, {0x48, 0x00},
    {0x5B, 0x00}, {0x42, 0x03}, {0x4a, 0x81},
    {0x21, 0x99}, {0x24, 0x40}, {0x25, 0x38},
    {0x26, 0x82}, {0x5c, 0x00}, {0x63, 0x00},
    {0x46, 0x3f}, {0x0c, 0x3c}, {0x61, 0x70},
    {0x62, 0x80}, {0x7c, 0x05}, {0x20, 0x80},
    {0x28, 0x30}, {0x6c, 0x00}, {0x6d, 0x80},
    {0x6e, 0x00}, {0x70, 0x02}, {0x71, 0x94},
    {0x73, 0xc1}, {0x3d, 0x34}, {0x5a, 0x57},
    {0x4f, 0xbb}, {0x50, 0x9c}, {0x0f, 0x43},
    {0xff, 0x00}, {0xe5, 0x7f}, {0xf9, 0xc0},
    {0x41, 0x24}, {0xe0, 0x14}, {0x76, 0xff},
    {0x33, 0xa0}, {0x42, 0x20}, {0x43, 0x18},
    {0x4c, 0x00}, {0x87, 0xd5}, {0x88, 0x3f},
    {0xd7, 0x03}, {0xd9, 0x10}, {0xd3, 0x82},
    {0xc8, 0x08}, {0xc9, 0x80}, {0x7c, 0x00},
    {0x7d, 0x00}, {0x7c, 0x03}, {0x7d, 0x48},
    {0x7d, 0x48}, {0x7c, 0x08}, {0x7d, 0x20},
    {0x7d, 0x10}, {0x7d, 0x0e}, {0x90, 0x00},
    {0x91, 0x0e}, {0x91, 0x1a}, {0x91, 0x31},
    {0x91, 0x5a}, {0x91, 0x69}, {0x91, 0x75},
    {0x91, 0x7e}, {0x91, 0x88}, {0x91, 0x8f},
    {0x91, 0x96}, {0x91, 0xa3}, {0x91, 0xaf},
    {0x91, 0xc4}, {0x91, 0xd7}, {0x91, 0xe8},
    {0x91, 0x20}, {0x92, 0x00}, {0x93, 0x06},
    {0x93, 0xe3}, {0x93, 0x03}, {0x93, 0x03},
    {0x93, 0x00}, {0x93, 0x02}, {0x93, 0x00},
    {0x93, 0x00}, {0x93, 0x00}, {0x93, 0x00},
    {0x93, 0x00}, {0x93, 0x00}, {0x96, 0x00},
    {0x97, 0x08}, {0x97, 0x19}, {0x97, 0x02},
    {0x97, 0x0c}, {0x97, 0x24}, {0x97, 0x30},
    {0x97, 0x28}, {0x97, 0x26}, {0x97, 0x02},
    {0x97, 0x98}, {0x97, 0x80}, {0x97, 0x00},
    {0x97, 0x00}, {0xc3, 0xef}, {0xa4, 0x00},
    {0xa8, 0x00}, {0xbf, 0x00}, {0xba, 0xf0},
    {0xbc, 0x64}, {0xbb, 0x02}, {0xb6, 0x3d},
    {0xb8, 0x3d}, {0xb7, 0x3d}, {0xb9, 0x3d},
    {0xb3, 0x3d}, {0xb4, 0x3d}, {0xb5, 0x3d},
    {0xb0, 0x3d}, {0xb1, 0x3d}, {0xb2, 0x3d},
    {0xc7, 0x00}, {0xc6, 0x51}, {0xc5, 0x11},
    {0xc4, 0x9c}, {0xcf, 0x02}, {0xa6, 0x00},
    {0xa7, 0xe0}, {0xa7, 0x10}, {0xa7, 0x1e},
    {0xa7, 0x21}, {0xa7, 0x00}, {0xa7, 0x28},
    {0xa7, 0xd0}, {0xa7, 0x10}, {0xa7, 0x16},
    {0xa7, 0x21}, {0xa7, 0x00}, {0xa7, 0x28},
    {0xa7, 0xd0}, {0xa7, 0x10}, {0x7f, 0x00},
    {0xe5, 0x1f}, {0xe1, 0x77}, {0xdd, 0x7f},
    {0xc2, 0x0e},

    // Image Format and Output Size
    {0xff, 0x00},         // DSP bank
    {0x12, 0x04},         // COM7 - Set RGB output
    {0x40, 0xd0},         // COM15 - RGB565 full output range
    {0x3a, 0x04},         // TSLB - Set UV ordering
    {0x8c, 0x00},         // RGB444 - disable
    {0xc0, 0x22},         // HSIZE (high bits)
    {0xc1, 0x00},
    {0x86, 0x00},
    {0x50, 0x92},
    {0x51, 0x80},         // H_SIZE[7:0] = 128
    {0x52, 0x60},         // V_SIZE[7:0] = 96
    {0x53, 0x00},
    {0x54, 0x00},
    {0x55, 0x00},
    {0x57, 0x00},
    {0x5a, 0x28},         // Zoom H
    {0x5b, 0x1e},         // Zoom V
    {0x5c, 0x00},
    {0xd3, 0x04},         // DCW enable

    // Disable AGC, AEC, AWB
    {0xff, 0x00},         // DSP register bank
    {0x13, 0xe0},         // COM8 - AGC=0, AEC=0, AWB=0
    {0x00, 0x20},         // Gain = 0
    {0x10, 0x10},         // Exposure = low

    // End of register list
    {0xff, 0xff}
};

#endif /* INC_CAMERAREGS_H_ */

