// Seed: 1302458012
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output wand id_2
);
  tri0 id_4 = 1'b0;
  module_0 modCall_1 ();
  wire id_5;
  wire id_6;
  assign (strong1, supply0) id_2 = 1;
  wire id_7;
  wire id_8;
endmodule
module module_2 #(
    parameter id_21 = 32'd26,
    parameter id_22 = 32'd66
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = id_14;
  wire id_19;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_8 = 1;
  tri0 id_20;
  defparam id_21.id_22 = id_20;
  assign id_16[1] = 1;
endmodule
