v 20070216 1
P 0 4400 300 4400 1 0 0
{
T 200 4450 5 8 1 1 0 6 1
pinnumber=5
T 200 4350 5 8 0 1 0 8 1
pinseq=5
T 350 4400 9 8 1 1 0 0 1
pinlabel=A0
T 350 4400 5 8 0 1 0 2 1
pintype=in
}
P 0 4000 300 4000 1 0 0
{
T 200 4050 5 8 1 1 0 6 1
pinnumber=6
T 200 3950 5 8 0 1 0 8 1
pinseq=6
T 350 4000 9 8 1 1 0 0 1
pinlabel=A1
T 350 4000 5 8 0 1 0 2 1
pintype=in
}
P 0 3600 300 3600 1 0 0
{
T 200 3650 5 8 1 1 0 6 1
pinnumber=7
T 200 3550 5 8 0 1 0 8 1
pinseq=7
T 350 3600 9 8 1 1 0 0 1
pinlabel=A2
T 350 3600 5 8 0 1 0 2 1
pintype=in
}
P 0 3200 300 3200 1 0 0
{
T 200 3250 5 8 1 1 0 6 1
pinnumber=4
T 200 3150 5 8 0 1 0 8 1
pinseq=4
T 350 3200 9 8 1 1 0 0 1
pinlabel=A3
T 350 3200 5 8 0 1 0 2 1
pintype=in
}
P 0 2800 300 2800 1 0 0
{
T 200 2850 5 8 1 1 0 6 1
pinnumber=3
T 200 2750 5 8 0 1 0 8 1
pinseq=3
T 350 2800 9 8 1 1 0 0 1
pinlabel=A4
T 350 2800 5 8 0 1 0 2 1
pintype=in
}
P 0 2400 300 2400 1 0 0
{
T 200 2450 5 8 1 1 0 6 1
pinnumber=2
T 200 2350 5 8 0 1 0 8 1
pinseq=2
T 350 2400 9 8 1 1 0 0 1
pinlabel=A5
T 350 2400 5 8 0 1 0 2 1
pintype=in
}
P 0 2000 300 2000 1 0 0
{
T 200 2050 5 8 1 1 0 6 1
pinnumber=1
T 200 1950 5 8 0 1 0 8 1
pinseq=1
T 350 2000 9 8 1 1 0 0 1
pinlabel=A6
T 350 2000 5 8 0 1 0 2 1
pintype=in
}
P 0 1600 300 1600 1 0 0
{
T 200 1650 5 8 1 1 0 6 1
pinnumber=17
T 200 1550 5 8 0 1 0 8 1
pinseq=17
T 350 1600 9 8 1 1 0 0 1
pinlabel=A7
T 350 1600 5 8 0 1 0 2 1
pintype=in
}
P 0 1200 300 1200 1 0 0
{
T 200 1250 5 8 1 1 0 6 1
pinnumber=16
T 200 1150 5 8 0 1 0 8 1
pinseq=16
T 350 1200 9 8 1 1 0 0 1
pinlabel=A8
T 350 1200 5 8 0 1 0 2 1
pintype=in
}
P 0 800 300 800 1 0 0
{
T 200 850 5 8 1 1 0 6 1
pinnumber=15
T 200 750 5 8 0 1 0 8 1
pinseq=15
T 350 800 9 8 1 1 0 0 1
pinlabel=A9
T 350 800 5 8 0 1 0 2 1
pintype=in
}
P 0 400 200 400 1 0 0
{
T 200 450 5 8 1 1 0 6 1
pinnumber=10
T 200 350 5 8 0 1 0 8 1
pinseq=10
T 350 400 9 8 1 1 0 0 1
pinlabel=WE
T 350 400 5 8 0 1 0 2 1
pintype=in
}
P 2000 4400 1700 4400 1 0 0
{
T 2000 4450 5 8 1 1 0 6 1
pinnumber=14
T 2000 4350 5 8 0 1 0 8 1
pinseq=14
T 1330 4400 9 8 1 1 0 0 1
pinlabel=DQ1
T 1330 4400 5 8 0 1 0 2 1
pintype=io
}
P 2000 4000 1700 4000 1 0 0
{
T 2000 4050 5 8 1 1 0 6 1
pinnumber=13
T 2000 3950 5 8 0 1 0 8 1
pinseq=13
T 1300 4000 9 8 1 1 0 0 1
pinlabel=DQ2
T 1300 4000 5 8 0 1 0 2 1
pintype=io
}
P 2000 3600 1700 3600 1 0 0
{
T 2000 3650 5 8 1 1 0 6 1
pinnumber=12
T 2000 3550 5 8 0 1 0 8 1
pinseq=12
T 1310 3600 9 8 1 1 0 0 1
pinlabel=DQ3
T 1310 3600 5 8 0 1 0 2 1
pintype=io
}
P 2000 3200 1700 3200 1 0 0
{
T 2000 3250 5 8 1 1 0 6 1
pinnumber=11
T 2000 3150 5 8 0 1 0 8 1
pinseq=11
T 1300 3200 9 8 1 1 0 0 1
pinlabel=DQ4
T 1300 3200 5 8 0 1 0 2 1
pintype=io
}
P 2000 400 1800 400 1 0 0
{
T 2000 450 5 8 1 1 0 6 1
pinnumber=8
T 2000 350 5 8 0 1 0 8 1
pinseq=8
T 1420 400 9 8 1 1 0 0 1
pinlabel=CS
T 1420 400 5 8 0 1 0 2 1
pintype=in
}
B 300 200 1400 4400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 5290 5 10 0 0 0 0 1
device=2114
T 300 5090 5 10 0 0 0 0 1
footprint=DIP18
T 1700 4700 8 10 1 1 0 6 1
refdes=U?
T 300 5700 5 10 0 0 0 0 1
net=Vcc:9
T 300 5900 5 10 0 0 0 0 1
net=GND:18
T 300 5500 5 10 0 0 0 0 1
description=1k x 4Bit SRAM
T 300 6100 5 10 0 0 0 0 1
numslots=0
T 300 4640 9 10 1 0 0 0 1
2114
L 380 540 630 540 3 0 0 0 -1 -1
L 1420 540 1640 540 3 0 0 0 -1 -1
V 250 400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 1750 400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 6700 5 10 0 0 0 0 1
author=Oliver Lehmann <lehmann@ans-netz.de>
T 300 6300 5 10 0 0 0 0 1
dist-license=GPL
T 300 6500 5 10 0 0 0 0 1
use-license=unlimited
