// Seed: 2658480782
module module_0;
  wire  [  -1  :  -1  ]  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ;
  assign module_1.id_0 = 0;
  wire id_53;
  wire id_54;
endmodule
module module_1 #(
    parameter id_0 = 32'd94,
    parameter id_2 = 32'd39,
    parameter id_3 = 32'd95
) (
    output uwire _id_0,
    output tri1 id_1,
    input supply1 _id_2,
    input tri0 _id_3,
    output tri id_4,
    input wor id_5,
    output tri0 id_6,
    output tri id_7
);
  wire [id_2  <  -1 : id_3] id_9;
  wire id_10;
  wire [id_0 : -1 'b0] id_11;
  module_0 modCall_1 ();
  logic [id_2 : -1] id_12;
  logic [-1 : id_2] id_13;
  logic id_14, id_15;
endmodule
