Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Apr 19 21:05:07 2021
| Host         : DESKTOP-M4EM02O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BOARD_JK_control_sets_placed.rpt
| Design       : BOARD_JK
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              24 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+----------------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------+---------------+----------------------------+------------------+----------------+
|  one_hz/led_OBUF[0] |               | board_JK/Q_reg_LDC_i_1_n_0 |                1 |              1 |
|  one_hz/led_OBUF[0] |               | board_JK/Q_reg_LDC_i_2_n_0 |                1 |              1 |
| ~sw_IBUF_BUFG[2]    |               | board_JK/Q_reg_LDC_i_2_n_0 |                1 |              1 |
|  CLK12MHZ_IBUF_BUFG |               |                            |                2 |              2 |
|  CLK12MHZ_IBUF_BUFG |               | one_hz/out_clk             |                6 |             23 |
+---------------------+---------------+----------------------------+------------------+----------------+


