<h1 align="center">âœ¨ Hey there! I'm Stephanie ğŸ‘©â€ğŸ’»ğŸ’«</h1>

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&duration=3000&pause=1000&color=F76A9E&center=true&width=435&lines=Engineering+Physics+Graduate+%F0%9F%92%BB;FPGA+%26+Embedded+Systems+Developer;Physics+Enthusiast!" alt="Typing SVG" />
</p>

---

ğŸ“ **Engineering Physics @ McMaster University** '25
ğŸ”¬ Specialized in **Nanotechnology & Micro-Systems** with a focus on computer engineering</br>

---

## ğŸ§° My Toolbox

### ğŸ‘©â€ğŸ’» Programming & Scripting Languages  
`SystemVerilog` â€¢ `Verilog` â€¢ `C++` â€¢ `C` â€¢ `Python` â€¢ `Perl` â€¢ `Tcl` â€¢ `MATLAB` â€¢ `Java` â€¢ `TCL`â€¢ `Perl` â€¢ `Bash`

### ğŸ”§ Design & Verification Tools
`UVM` â€¢ `QuestaSim` â€¢ `Vivado` â€¢ `Quartus Prime` â€¢ `Cadence Xcelium` â€¢ `Lattice iCEcube2`

### âš™ï¸ Tools
`Linux` â€¢ `Git` â€¢ `Jira` â€¢ `Jenkins`

### ğŸ§ª Lab & Debugging Skills
`Oscilloscope` â€¢ `Function Generator` â€¢ `Logic Analyzer` â€¢ `Circuit Analysis`

### ğŸŒ Web Development
`HTML` â€¢ `CSS` â€¢ `JavaScript` â€¢ `React`

---

## ğŸŒŸ What I'm Up To

- ğŸ”­ Working on **FPGA projects**
- ğŸ§ª Learning more about **RTL design**, **synthesis**, and **verification methodologies**
- ğŸ’» Portfolio: [stephvo.notion.site](https://stephvo.notion.site/Hi-I-m-Stephanie-Vo-1e9cfa89fac280079c0fcdd9256ac257)
- ğŸ’¼ LinkedIn: [linkedin.com/in/steph-vo](https://www.linkedin.com/in/steph-vo)

---

## ğŸ“ˆ GitHub Stats

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=stephanie-vo&show_icons=true&theme=omni&hide_border=true&border_radius=12" height="180px"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=stephanie-vo&layout=compact&theme=omni&hide_border=true&border_radius=12"/>
</div>

---
