VCD info: dumpfile SoC.vcd opened for output.

000c: read 1st byte 31
000d: read 2nd byte 30
  31 30
    srp 30
    reg[fd] = 30
exact  6 cycles

000e: read 1st byte 0c
000f: read 2nd byte 03
  0c 03
    ld r0, #03
    reg[30] = 03
exact  6 cycles

0010: read 1st byte ff
  ff
    nop
 4 cycles, expected  6

0011: read 1st byte 0a
0012: read 2nd byte fd
  0a fd
    djnz r0, fd
    reg[30] = 02
 8 cycles, expected 12

0010: read 1st byte ff
  ff
    nop
 4 cycles, expected  6

0011: read 1st byte 0a
0012: read 2nd byte fd
  0a fd
    djnz r0, fd
    reg[30] = 01
 8 cycles, expected 12

0010: read 1st byte ff
  ff
    nop
 4 cycles, expected  6

0011: read 1st byte 0a
0012: read 2nd byte fd
  0a fd
    djnz r0, fd
    reg[30] = 00
 7 cycles, expected 10

0013: read 1st byte 8b
0014: read 2nd byte f7
  8b f7
    jr    , f7
 5 cycles, expected 12

000c: read 1st byte 31
testSoC: SUCCESS
