==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 102.309 ; gain = 46.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 102.309 ; gain = 46.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 181.410 ; gain = 125.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 196.965 ; gain = 141.426
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 246.703 ; gain = 191.164
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 249.586 ; gain = 194.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_exp' ...
WARNING: [SYN 201-107] Renaming port name 'compute_exp/val' to 'compute_exp/val_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.461 seconds; current allocated memory: 193.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 194.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_exp/val_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_exp' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'compute_exp_dexp_64ns_64ns_64_18_full_dsp_1' to 'compute_exp_dexp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_exp_dexp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 194.273 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 249.586 ; gain = 194.047
INFO: [SYSC 207-301] Generating SystemC RTL for compute_exp.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_exp.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_exp.
INFO: [HLS 200-112] Total elapsed time: 21.604 seconds; peak allocated memory: 194.273 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:5:12: error: use of undeclared identifier 'hls'
    return hls::exp(val);
           ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:5:12: error: use of undeclared identifier 'hls'
    return hls::exp(val);
           ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 102.020 ; gain = 46.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 102.020 ; gain = 46.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 106.711 ; gain = 51.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 107.750 ; gain = 52.078
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 124.871 ; gain = 69.199
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 124.871 ; gain = 69.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_exp' ...
WARNING: [SYN 201-107] Renaming port name 'compute_exp/val' to 'compute_exp/val_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.143 seconds; current allocated memory: 75.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 75.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_exp/val_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_exp' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'compute_exp_dexp_64ns_64ns_64_18_full_dsp_1' to 'compute_exp_dexp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_exp_dexp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 75.820 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 124.871 ; gain = 69.199
INFO: [SYSC 207-301] Generating SystemC RTL for compute_exp.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_exp.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_exp.
INFO: [HLS 200-112] Total elapsed time: 12.064 seconds; peak allocated memory: 75.820 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 101.676 ; gain = 46.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 101.676 ; gain = 46.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 107.559 ; gain = 51.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 108.121 ; gain = 52.500
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (SVM_Accelerator_HLS/Classifier.cpp:17) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 127.934 ; gain = 72.312
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 129.164 ; gain = 73.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.338 seconds; current allocated memory: 77.790 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3548ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'phi' operation ('sum') with incoming values : ('sum', SVM_Accelerator_HLS/Classifier.cpp:24) (0 ns)
	'dadd' operation ('tmp', SVM_Accelerator_HLS/Classifier.cpp:27) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 78.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 79.757 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 238.418 ; gain = 182.797
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 21.718 seconds; peak allocated memory: 104.332 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.125 ; gain = 46.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.125 ; gain = 46.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 181.645 ; gain = 125.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 197.457 ; gain = 141.680
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (SVM_Accelerator_HLS/Classifier.cpp:17) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 249.926 ; gain = 194.148
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 250.602 ; gain = 194.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.003 seconds; current allocated memory: 192.756 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3548ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'phi' operation ('sum') with incoming values : ('sum', SVM_Accelerator_HLS/Classifier.cpp:24) (0 ns)
	'dadd' operation ('tmp', SVM_Accelerator_HLS/Classifier.cpp:27) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 193.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 194.780 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 359.359 ; gain = 303.582
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 27.963 seconds; peak allocated memory: 219.403 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.336 ; gain = 46.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.336 ; gain = 46.441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 181.762 ; gain = 125.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 197.176 ; gain = 141.281
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 248.973 ; gain = 193.078
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 250.207 ; gain = 194.312
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.943 seconds; current allocated memory: 191.962 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 192.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 193.109 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 355.719 ; gain = 299.824
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 27.589 seconds; peak allocated memory: 219.213 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/classifier.h:8:17: error: use of undeclared identifier 'ap_fixed'
double classify(ap_fixed<8,1> x[784]);
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/classifier.h:8:17: error: use of undeclared identifier 'ap_fixed'
double classify(ap_fixed<8,1> x[784]);
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:19:31: error: expected ';' after expression
         xi = svs[i * 784 + j]
                              ^
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:19:31: error: expected ';' after expression
         xi = svs[i * 784 + j]
                              ^
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:24:39: error: use of overloaded operator '*' is ambiguous (with operand types 'double' and 'ap_fixed<8, 1>')
        double K = compute_exp(-0.001 * l2Squared);
                               ~~~~~~ ^ ~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:24:39: error: use of overloaded operator '*' is ambiguous (with operand types 'double' and 'ap_fixed<8, 1>')
        double K = compute_exp(-0.001 * l2Squared);
                               ~~~~~~ ^ ~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 102.422 ; gain = 46.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 102.422 ; gain = 46.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 190.395 ; gain = 134.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 217.348 ; gain = 161.734
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:19:10) to (SVM_Accelerator_HLS/Classifier.cpp:17:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:24:49) to (SVM_Accelerator_HLS/Classifier.cpp:14:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 274.836 ; gain = 219.223
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 275.461 ; gain = 219.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.338 seconds; current allocated memory: 218.826 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 219.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mac_muladd_8s_8s_15ns_15_1_1' to 'classify_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 220.534 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 386.406 ; gain = 330.793
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 35.778 seconds; peak allocated memory: 245.934 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.227 ; gain = 46.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.227 ; gain = 46.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 190.211 ; gain = 134.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 217.512 ; gain = 161.637
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:19:10) to (SVM_Accelerator_HLS/Classifier.cpp:17:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:24:49) to (SVM_Accelerator_HLS/Classifier.cpp:14:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 274.828 ; gain = 218.953
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 275.488 ; gain = 219.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.202 seconds; current allocated memory: 218.826 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 219.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mac_muladd_8s_8s_15ns_15_1_1' to 'classify_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 220.535 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 386.281 ; gain = 330.406
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 32.307 seconds; peak allocated memory: 245.935 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 102.188 ; gain = 46.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 102.188 ; gain = 46.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:07 ; elapsed = 00:05:26 . Memory (MB): peak = 736.555 ; gain = 680.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:07 ; elapsed = 00:05:26 . Memory (MB): peak = 736.555 ; gain = 680.605
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:24:49) to (SVM_Accelerator_HLS/Classifier.cpp:14:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:07 ; elapsed = 00:05:27 . Memory (MB): peak = 736.555 ; gain = 680.605
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:08 ; elapsed = 00:05:27 . Memory (MB): peak = 736.555 ; gain = 680.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 327.035 seconds; current allocated memory: 309.400 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 309.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mac_muladd_8s_8s_15ns_15_1_1' to 'classify_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 310.626 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:10 ; elapsed = 00:05:31 . Memory (MB): peak = 736.555 ; gain = 680.605
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 331.562 seconds; peak allocated memory: 319.872 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 101.930 ; gain = 46.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 101.930 ; gain = 46.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:20).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:06 ; elapsed = 00:05:20 . Memory (MB): peak = 771.453 ; gain = 715.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.h:8) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:07 ; elapsed = 00:05:20 . Memory (MB): peak = 771.453 ; gain = 715.879
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.h:8) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:18:10) to (SVM_Accelerator_HLS/Classifier.cpp:16:34) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:07 ; elapsed = 00:05:21 . Memory (MB): peak = 771.453 ; gain = 715.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:07 ; elapsed = 00:05:21 . Memory (MB): peak = 771.453 ; gain = 715.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 321.238 seconds; current allocated memory: 373.764 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 374.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_fptrunc_64ns_32_1_1' to 'classify_fptrunc_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_fpext_32ns_64_1_1' to 'classify_fpext_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_fexp_32ns_32ns_32_9_full_dsp_1' to 'classify_fexp_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_fexp_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_fpext_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_fptrunc_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 374.952 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:10 ; elapsed = 00:05:26 . Memory (MB): peak = 771.453 ; gain = 715.879
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 325.957 seconds; peak allocated memory: 384.021 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:4:12: error: use of undeclared identifier 'hls'
    return hls::exp(val);
           ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:4:12: error: use of undeclared identifier 'hls'
    return hls::exp(val);
           ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:4:12: error: use of undeclared identifier 'hls'
    return hls::exp(val);
           ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:4:12: error: use of undeclared identifier 'hls'
    return hls::exp(val);
           ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:15 . Memory (MB): peak = 102.441 ; gain = 46.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:15 . Memory (MB): peak = 102.441 ; gain = 46.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:12 ; elapsed = 00:05:30 . Memory (MB): peak = 763.258 ; gain = 707.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:4) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:12 ; elapsed = 00:05:31 . Memory (MB): peak = 763.258 ; gain = 707.371
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:4) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:24:49) to (SVM_Accelerator_HLS/Classifier.cpp:14:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:12 ; elapsed = 00:05:31 . Memory (MB): peak = 763.258 ; gain = 707.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:13 ; elapsed = 00:05:32 . Memory (MB): peak = 763.258 ; gain = 707.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 331.921 seconds; current allocated memory: 361.159 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 361.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mac_muladd_8s_8s_15ns_15_1_1' to 'classify_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 362.385 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:15 ; elapsed = 00:05:36 . Memory (MB): peak = 763.258 ; gain = 707.371
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 336.178 seconds; peak allocated memory: 371.428 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 102.227 ; gain = 45.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 102.227 ; gain = 45.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:10 ; elapsed = 00:05:36 . Memory (MB): peak = 762.945 ; gain = 706.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:4) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:11 ; elapsed = 00:05:36 . Memory (MB): peak = 762.945 ; gain = 706.371
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:4) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:24:49) to (SVM_Accelerator_HLS/Classifier.cpp:14:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:11 ; elapsed = 00:05:37 . Memory (MB): peak = 762.945 ; gain = 706.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:11 ; elapsed = 00:05:37 . Memory (MB): peak = 762.945 ; gain = 706.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 337.33 seconds; current allocated memory: 361.175 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 361.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mac_muladd_8s_8s_15ns_15_1_1' to 'classify_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 362.401 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:14 ; elapsed = 00:05:42 . Memory (MB): peak = 762.945 ; gain = 706.371
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 342.085 seconds; peak allocated memory: 371.444 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.133 ; gain = 46.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.133 ; gain = 46.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:18).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:01:36 . Memory (MB): peak = 382.629 ; gain = 326.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:01:36 . Memory (MB): peak = 382.629 ; gain = 326.887
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:16:60) to (SVM_Accelerator_HLS/Classifier.cpp:14:34) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:22:20) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:01:37 . Memory (MB): peak = 382.629 ; gain = 326.887
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:37 . Memory (MB): peak = 382.629 ; gain = 326.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 96.92 seconds; current allocated memory: 155.055 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 155.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 156.384 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:01:40 . Memory (MB): peak = 382.629 ; gain = 326.887
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 100.212 seconds; peak allocated memory: 156.384 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:18:29: error: use of overloaded operator '+=' is ambiguous (with operand types 'ap_fixed<24, 14>' and 'double')
            l2Squared_fixed += (double)(diff * diff);
            ~~~~~~~~~~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:18:29: error: use of overloaded operator '+=' is ambiguous (with operand types 'ap_fixed<24, 14>' and 'double')
            l2Squared_fixed += (double)(diff * diff);
            ~~~~~~~~~~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 102.191 ; gain = 46.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 102.191 ; gain = 46.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:18).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:01:51 . Memory (MB): peak = 382.344 ; gain = 326.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:01:51 . Memory (MB): peak = 382.344 ; gain = 326.633
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:16:60) to (SVM_Accelerator_HLS/Classifier.cpp:14:34) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:22:20) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:01:51 . Memory (MB): peak = 382.344 ; gain = 326.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:01:51 . Memory (MB): peak = 382.344 ; gain = 326.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 111.572 seconds; current allocated memory: 155.039 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 155.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 156.352 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:01:56 . Memory (MB): peak = 382.344 ; gain = 326.633
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 115.635 seconds; peak allocated memory: 156.352 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:25:15: error: use of undeclared identifier 'std'
 int k = (int)std::llround(val / LN2);
              ^
SVM_Accelerator_HLS/Exp.cpp:33:17: error: use of undeclared identifier 'std'
  double pow2 = std::ldexp(1.0, -i);
                ^
SVM_Accelerator_HLS/Exp.cpp:34:20: error: use of undeclared identifier 'std'
  atanh_table[n] = std::atanh(pow2);
                   ^
SVM_Accelerator_HLS/Exp.cpp:35:14: error: use of undeclared identifier 'std'
  K *= 1.0 / std::sqrt(1.0 -pow2*pow2);
             ^
SVM_Accelerator_HLS/Exp.cpp:43:18: error: use of undeclared identifier 'std'
  double shift = std::ldexp(1.0, -i);
                 ^
SVM_Accelerator_HLS/Exp.cpp:44:15: error: use of undeclared identifier 'Z'
  double d = (Z >= 0.0) ? 1.0 : -1.0;
              ^
SVM_Accelerator_HLS/Exp.cpp:48:15: error: use of undeclared identifier 'Z'
  double Zn = Z - d * atanh_table[n];
              ^
SVM_Accelerator_HLS/Exp.cpp:52:3: error: use of undeclared identifier 'Z'
  Z = Zn;
  ^
SVM_Accelerator_HLS/Exp.cpp:57:9: error: use of undeclared identifier 'std'
 return std::ldexp(exp_r, k);
        ^
9 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:25:15: error: use of undeclared identifier 'std'
 int k = (int)std::llround(val / LN2);
              ^
SVM_Accelerator_HLS/Exp.cpp:33:17: error: use of undeclared identifier 'std'
  double pow2 = std::ldexp(1.0, -i);
                ^
SVM_Accelerator_HLS/Exp.cpp:34:20: error: use of undeclared identifier 'std'
  atanh_table[n] = std::atanh(pow2);
                   ^
SVM_Accelerator_HLS/Exp.cpp:35:14: error: use of undeclared identifier 'std'
  K *= 1.0 / std::sqrt(1.0 -pow2*pow2);
             ^
SVM_Accelerator_HLS/Exp.cpp:43:18: error: use of undeclared identifier 'std'
  double shift = std::ldexp(1.0, -i);
                 ^
SVM_Accelerator_HLS/Exp.cpp:44:15: error: use of undeclared identifier 'Z'
  double d = (Z >= 0.0) ? 1.0 : -1.0;
              ^
SVM_Accelerator_HLS/Exp.cpp:48:15: error: use of undeclared identifier 'Z'
  double Zn = Z - d * atanh_table[n];
              ^
SVM_Accelerator_HLS/Exp.cpp:52:3: error: use of undeclared identifier 'Z'
  Z = Zn;
  ^
SVM_Accelerator_HLS/Exp.cpp:57:9: error: use of undeclared identifier 'std'
 return std::ldexp(exp_r, k);
        ^
9 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:3:
In file included from C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cstdint:34:
C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/c++0x_warning.h:31:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:25:20: error: no member named 'llround' in namespace 'std'
 int k = (int)std::llround(val / LN2);
              ~~~~~^
SVM_Accelerator_HLS/Exp.cpp:28:21: error: use of undeclared identifier 'Num_Iterations'
 double atanh_table[Num_Iterations];
                    ^
SVM_Accelerator_HLS/Exp.cpp:31:17: error: use of undeclared identifier 'Num_Iterations'
 for(int n=0; n<Num_Iterations; n++){
                ^
SVM_Accelerator_HLS/Exp.cpp:34:25: error: no member named 'atanh' in namespace 'std'
  atanh_table[n] = std::atanh(pow2);
                   ~~~~~^
SVM_Accelerator_HLS/Exp.cpp:41:20: error: use of undeclared identifier 'Num_Iterations'
 for (int n = 0; n<Num_Iterations;n++){
                   ^
5 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:25:20: error: no member named 'llround' in namespace 'std'
 int k = (int)std::llround(val / LN2);
              ~~~~~^
SVM_Accelerator_HLS/Exp.cpp:28:21: error: use of undeclared identifier 'Num_Iterations'
 double atanh_table[Num_Iterations];
                    ^
SVM_Accelerator_HLS/Exp.cpp:31:17: error: use of undeclared identifier 'Num_Iterations'
 for(int n=0; n<Num_Iterations; n++){
                ^
SVM_Accelerator_HLS/Exp.cpp:34:25: error: no member named 'atanh' in namespace 'std'
  atanh_table[n] = std::atanh(pow2);
                   ~~~~~^
SVM_Accelerator_HLS/Exp.cpp:41:20: error: use of undeclared identifier 'Num_Iterations'
 for (int n = 0; n<Num_Iterations;n++){
                   ^
5 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:25:20: error: no member named 'llround' in namespace 'std'
 int k = (int)std::llround(val / LN2);
              ~~~~~^
SVM_Accelerator_HLS/Exp.cpp:34:25: error: no member named 'atanh' in namespace 'std'
  atanh_table[n] = std::atanh(pow2);
                   ~~~~~^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:25:20: error: no member named 'llround' in namespace 'std'
 int k = (int)std::llround(val / LN2);
              ~~~~~^
SVM_Accelerator_HLS/Exp.cpp:34:25: error: no member named 'atanh' in namespace 'std'
  atanh_table[n] = std::atanh(pow2);
                   ~~~~~^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 101.836 ; gain = 45.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 101.836 ; gain = 45.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:18).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 382.789 ; gain = 326.324
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-71] SVM_Accelerator_HLS/Classifier.cpp:22: function 'compute_exp(double)' has no function body.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 102.047 ; gain = 46.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 102.047 ; gain = 46.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:18).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 382.809 ; gain = 327.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 382.809 ; gain = 327.301
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:16:60) to (SVM_Accelerator_HLS/Classifier.cpp:14:34) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:22:20) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:01:48 . Memory (MB): peak = 382.809 ; gain = 327.301
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:01:48 . Memory (MB): peak = 382.809 ; gain = 327.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 108.246 seconds; current allocated memory: 155.676 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 156.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 158.031 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:01:53 . Memory (MB): peak = 382.809 ; gain = 327.301
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 113.189 seconds; peak allocated memory: 158.031 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:25 . Memory (MB): peak = 101.996 ; gain = 46.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:25 . Memory (MB): peak = 101.996 ; gain = 46.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:18).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:48 ; elapsed = 00:06:29 . Memory (MB): peak = 685.945 ; gain = 630.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:48 ; elapsed = 00:06:29 . Memory (MB): peak = 685.945 ; gain = 630.086
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:16:60) to (SVM_Accelerator_HLS/Classifier.cpp:14:34) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:22:20) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:48 ; elapsed = 00:06:29 . Memory (MB): peak = 685.945 ; gain = 630.086
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:49 ; elapsed = 00:06:30 . Memory (MB): peak = 685.945 ; gain = 630.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 389.877 seconds; current allocated memory: 210.254 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 211.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 212.609 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:52 ; elapsed = 00:06:36 . Memory (MB): peak = 685.945 ; gain = 630.086
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 396.041 seconds; peak allocated memory: 220.275 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 101.773 ; gain = 45.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 101.773 ; gain = 45.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:18).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 121.445 ; gain = 65.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 130.742 ; gain = 74.887
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:16:60) to (SVM_Accelerator_HLS/Classifier.cpp:14:34) in function 'classify'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:22:20) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 160.559 ; gain = 104.703
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 160.707 ; gain = 104.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.851 seconds; current allocated memory: 110.081 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 110.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 112.867 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 275.027 ; gain = 219.172
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 31.718 seconds; peak allocated memory: 136.631 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 102.195 ; gain = 46.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 102.195 ; gain = 46.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:27).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 122.898 ; gain = 67.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 132.344 ; gain = 76.781
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:14:63) to (SVM_Accelerator_HLS/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:49) to (SVM_Accelerator_HLS/Exp.cpp:30:2) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:49) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 164.297 ; gain = 108.734
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 165.270 ; gain = 109.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.029 seconds; current allocated memory: 113.952 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 114.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 116.724 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 279.660 ; gain = 224.098
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 32.358 seconds; peak allocated memory: 140.424 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.148 ; gain = 46.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.148 ; gain = 46.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:27).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 126.062 ; gain = 70.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 139.125 ; gain = 83.402
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:14:63) to (SVM_Accelerator_HLS/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:73) to (SVM_Accelerator_HLS/Exp.cpp:30:2) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:73) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:27:21) to (SVM_Accelerator_HLS/Classifier.cpp:27:21) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 171.891 ; gain = 116.168
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 173.289 ; gain = 117.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.053 seconds; current allocated memory: 121.762 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 122.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_16s_8s_24_1_1' to 'classify_mul_mul_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 124.862 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 289.691 ; gain = 233.969
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 30.537 seconds; peak allocated memory: 148.179 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:23:81: error: use of overloaded operator '*' is ambiguous (with operand types 'double' and 'ap_fixed<32, 24>')
        ap_fixed<16,2> K = (ap_fixed<16,2>)compute_exp((ap_fixed<32,24>)(-0.001 * l2Squared_fixed));
                                                                         ~~~~~~ ^ ~~~~~~~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:23:81: error: use of overloaded operator '*' is ambiguous (with operand types 'double' and 'ap_fixed<32, 24>')
        ap_fixed<16,2> K = (ap_fixed<16,2>)compute_exp((ap_fixed<32,24>)(-0.001 * l2Squared_fixed));
                                                                         ~~~~~~ ^ ~~~~~~~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.082 ; gain = 46.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.082 ; gain = 46.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:27).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 125.840 ; gain = 70.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 138.445 ; gain = 82.797
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:14:63) to (SVM_Accelerator_HLS/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:73) to (SVM_Accelerator_HLS/Exp.cpp:30:2) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:73) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:27:21) to (SVM_Accelerator_HLS/Classifier.cpp:27:21) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 171.793 ; gain = 116.145
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 173.461 ; gain = 117.812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.513 seconds; current allocated memory: 121.763 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 122.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_16s_8s_24_1_1' to 'classify_mul_mul_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 124.863 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 289.672 ; gain = 234.023
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 30.428 seconds; peak allocated memory: 148.179 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.113 ; gain = 46.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.113 ; gain = 46.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:27).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 125.984 ; gain = 70.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 139.172 ; gain = 83.543
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:14:63) to (SVM_Accelerator_HLS/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:73) to (SVM_Accelerator_HLS/Exp.cpp:36:2) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:73) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:27:21) to (SVM_Accelerator_HLS/Classifier.cpp:27:21) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 171.922 ; gain = 116.293
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 173.316 ; gain = 117.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.677 seconds; current allocated memory: 121.800 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 122.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_16s_8s_24_1_1' to 'classify_mul_mul_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 124.901 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 289.598 ; gain = 233.969
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 31.156 seconds; peak allocated memory: 148.186 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 102.211 ; gain = 46.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 102.211 ; gain = 46.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:55).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:54).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 138.059 ; gain = 82.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 155.723 ; gain = 99.688
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:14:63) to (SVM_Accelerator_HLS/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Exp.cpp:55:16) to (SVM_Accelerator_HLS/Exp.cpp:49:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:28:21) to (SVM_Accelerator_HLS/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 197.668 ; gain = 141.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 203.691 ; gain = 147.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.519 seconds; current allocated memory: 149.032 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 149.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_15ns_8s_23_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 150.702 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 314.621 ; gain = 258.586
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 36.419 seconds; peak allocated memory: 175.463 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 102.238 ; gain = 46.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 102.238 ; gain = 46.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:92).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:92).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 143.395 ; gain = 87.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 165.008 ; gain = 109.148
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Exp.cpp:76:16) to (SVM_Accelerator_HLS/Exp.cpp:70:38) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Exp.cpp:59:13) to (SVM_Accelerator_HLS/Exp.cpp:70:16) in function 'compute_exp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Exp.cpp:91:16) to (SVM_Accelerator_HLS/Exp.cpp:94:1) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:14:63) to (SVM_Accelerator_HLS/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:28:21) to (SVM_Accelerator_HLS/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 209.336 ; gain = 153.477
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 216.793 ; gain = 160.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.755 seconds; current allocated memory: 160.756 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 161.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_15ns_8s_23_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 162.931 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 328.371 ; gain = 272.512
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 36.036 seconds; peak allocated memory: 186.785 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:1:
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto run_case = [&](double xd, const char* name) {
 ^
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:18: error: expected expression
 auto run_case = [&](double xd, const char* name) {
                 ^
1 warning and 1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:1:
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto run_case = [&](double xd, const char* name) {
 ^
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:18: error: expected expression
 auto run_case = [&](double xd, const char* name) {
                 ^
1 warning and 1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:1:
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto run_case = [&](double xd, const char* name) {
 ^
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:18: error: expected expression
 auto run_case = [&](double xd, const char* name) {
                 ^
1 warning and 1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:1:
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto run_case = [&](double xd, const char* name) {
 ^
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:18: error: expected expression
 auto run_case = [&](double xd, const char* name) {
                 ^
1 warning and 1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:1:
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto run_case = [&](double xd, const char* name) {
 ^
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:18: error: expected expression
 auto run_case = [&](double xd, const char* name) {
                 ^
1 warning and 1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:1:
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto run_case = [&](double xd, const char* name) {
 ^
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:18: error: expected expression
 auto run_case = [&](double xd, const char* name) {
                 ^
1 warning and 1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.332 ; gain = 45.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.332 ; gain = 45.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:92).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:92).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 143.785 ; gain = 87.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 164.953 ; gain = 108.355
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:76:16) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:70:38) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:59:13) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:70:16) in function 'compute_exp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:91:16) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:94:1) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:14:63) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 209.184 ; gain = 152.586
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 216.633 ; gain = 160.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.857 seconds; current allocated memory: 160.782 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 161.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_15ns_8s_23_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 162.958 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 328.605 ; gain = 272.008
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 24.709 seconds; peak allocated memory: 186.847 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.473 ; gain = 46.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.473 ; gain = 46.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:69).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 143.281 ; gain = 86.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 166.117 ; gain = 109.723
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:69:16) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63:38) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:51:13) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63:16) in function 'compute_exp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:85:16) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:88:1) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:14:63) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 209.742 ; gain = 153.348
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 216.957 ; gain = 160.562
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.396 seconds; current allocated memory: 160.778 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 161.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_15ns_8s_23_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 162.954 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 328.227 ; gain = 271.832
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 27.705 seconds; peak allocated memory: 186.843 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 102.500 ; gain = 46.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 102.500 ; gain = 46.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:69).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 143.598 ; gain = 87.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 165.910 ; gain = 109.859
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:69:16) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63:38) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:51:13) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63:16) in function 'compute_exp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:85:16) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:88:1) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:14:63) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 210.137 ; gain = 154.086
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 217.371 ; gain = 161.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.393 seconds; current allocated memory: 160.961 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 161.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_15ns_8s_23_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 163.105 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 328.754 ; gain = 272.703
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 40.005 seconds; peak allocated memory: 186.978 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.410 ; gain = 45.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.410 ; gain = 45.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:69).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 143.344 ; gain = 86.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 164.973 ; gain = 108.379
INFO: [XFORM 203-501] Unrolling loop 'unroll' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63) in function 'compute_exp' completely.
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:51:13) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:88:1) in function 'compute_exp'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:14:63) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 206.555 ; gain = 149.961
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 218.336 ; gain = 161.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.042 seconds; current allocated memory: 168.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 169.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 170.017 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 170.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 172.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_15ns_8s_23_1_1' to 'classify_mul_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 174.249 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 343.301 ; gain = 286.707
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 26.213 seconds; peak allocated memory: 184.314 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.742 ; gain = 46.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.742 ; gain = 46.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:69).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 142.914 ; gain = 86.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 165.359 ; gain = 108.922
INFO: [XFORM 203-501] Unrolling loop 'unroll' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63) in function 'compute_exp' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label2' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:9) in function 'classify' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'classify_label2' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:9) in function 'classify' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.633 ; gain = 46.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 102.633 ; gain = 46.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:69).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 143.355 ; gain = 86.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 165.941 ; gain = 109.520
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:48:45).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label2' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:9) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'unroll' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63) in function 'compute_exp' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13) in function 'classify' completely.
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:51:13) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:88:1) in function 'compute_exp'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:9:52) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:9:46) in function 'classify'... converting 7057 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:6)...783 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:25 ; elapsed = 00:03:41 . Memory (MB): peak = 571.98==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 102.574 ; gain = 46.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 102.574 ; gain = 46.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:69).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 143.812 ; gain = 87.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 166.227 ; gain = 110.012
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63:50) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63:45) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:51:13) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63:23) in function 'compute_exp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:85:16) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:88:1) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13:56) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13:50) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 211.125 ; gain = 154.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 218.621 ; gain = 162.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.053 seconds; current allocated memory: 161.930 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 162.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 1.018 seconds; current allocated memory: 164.097 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 329.848 ; gain = 273.633
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 36.583 seconds; peak allocated memory: 187.938 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 102.480 ; gain = 45.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 102.480 ; gain = 45.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:69).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:32 ; elapsed = 00:04:12 . Memory (MB): peak = 703.109 ; gain = 646.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:32 ; elapsed = 00:04:12 . Memory (MB): peak = 703.109 ; gain = 646.469
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63:50) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63:45) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:51:13) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63:23) in function 'compute_exp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:85:16) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:88:1) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:33 ; elapsed = 00:04:13 . Memory (MB): peak = 703.109 ; gain = 646.469
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:33 ; elapsed = 00:04:13 . Memory (MB): peak = 703.109 ; gain = 646.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 253.324 seconds; current allocated memory: 257.385 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 257.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 259.048 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:35 ; elapsed = 00:04:17 . Memory (MB): peak = 703.109 ; gain = 646.469
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 256.751 seconds; peak allocated memory: 266.761 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 102.691 ; gain = 46.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 102.691 ; gain = 46.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:69).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:12 ; elapsed = 00:03:45 . Memory (MB): peak = 703.320 ; gain = 646.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:12 ; elapsed = 00:03:45 . Memory (MB): peak = 703.320 ; gain = 646.879
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63) in function 'compute_exp' completely.
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:51:13) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:88:1) in function 'compute_exp'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:12 ; elapsed = 00:03:46 . Memory (MB): peak = 703.320 ; gain = 646.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:13 ; elapsed = 00:03:46 . Memory (MB): peak = 703.320 ; gain = 646.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 226.727 seconds; current allocated memory: 264.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 265.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 266.367 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 266.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 268.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 270.116 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:15 ; elapsed = 00:03:52 . Memory (MB): peak = 703.320 ; gain = 646.879
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 232.513 seconds; peak allocated memory: 270.116 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:38 . Memory (MB): peak = 102.230 ; gain = 46.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:38 . Memory (MB): peak = 102.230 ; gain = 46.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:69).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:50).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:09:37 ; elapsed = 00:16:10 . Memory (MB): peak = 702.543 ; gain = 646.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD/Exp.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:09:39 ; elapsed = 00:16:11 . Memory (MB): peak = 702.543 ; gain = 646.426
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:31) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:16) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD/Exp.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:69:16) to (ADSD/Exp.cpp:63:38) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:51:13) to (ADSD/Exp.cpp:63:16) in function 'compute_exp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:85:16) to (ADSD/Exp.cpp:88:1) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:21) to (ADSD/Classifier.cpp:50:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:46) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:09:42 ; elapsed = 00:16:15 . Memory (MB): peak = 702.543 ; gain = 646.426
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:27:49) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:21:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:09:43 ; elapsed = 00:16:16 . Memory (MB): peak = 702.543 ; gain = 646.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 977.647 seconds; current allocated memory: 258.727 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.005 seconds; current allocated memory: 259.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 2.086 seconds; current allocated memory: 261.676 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:02 ; elapsed = 00:16:43 . Memory (MB): peak = 702.543 ; gain = 646.426
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 1003.83 seconds; peak allocated memory: 261.676 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:17 . Memory (MB): peak = 102.309 ; gain = 45.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:17 . Memory (MB): peak = 102.309 ; gain = 45.914
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'compute_exp(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:74).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:73).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:50).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:09:03 ; elapsed = 00:16:15 . Memory (MB): peak = 703.648 ; gain = 647.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD/Exp.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:09:03 ; elapsed = 00:16:16 . Memory (MB): peak = 703.648 ; gain = 647.254
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_exp' (ADSD/Exp.cpp:49:58).
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'compute_exp' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:31) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:16) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD/Exp.cpp:55) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:49:1) to (ADSD/Exp.cpp:93:1) in function 'compute_exp'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:21) to (ADSD/Classifier.cpp:50:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:09:04 ; elapsed = 00:16:17 . Memory (MB): peak = 703.648 ; gain = 647.254
INFO: [XFORM 203-541] Flattening a loop nest 'classify_label2' (ADSD/Classifier.cpp:27:49) in function 'classify'.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:21:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:09:05 ; elapsed = 00:16:18 . Memory (MB): peak = 703.648 ; gain = 647.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_exp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 978.61 seconds; current allocated memory: 266.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 267.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2_classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 268.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 268.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 270.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'x_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8ns_11ns_17_1_1' to 'classify_mul_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 1.822 seconds; current allocated memory: 273.262 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:13 ; elapsed = 00:16:32 . Memory (MB): peak = 703.648 ; gain = 647.254
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 991.957 seconds; peak allocated memory: 273.262 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:14 . Memory (MB): peak = 102.270 ; gain = 46.438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:14 . Memory (MB): peak = 102.270 ; gain = 46.438
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'compute_exp(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:74).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:73).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:01:41 . Memory (MB): peak = 690.184 ; gain = 634.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD/Exp.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:01:41 . Memory (MB): peak = 690.184 ; gain = 634.352
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_exp' (ADSD/Exp.cpp:49:58).
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'compute_exp' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label2' (ADSD/Classifier.cpp:42) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:49) in function 'classify' partially with a factor of 4.
WARNING: [XFORM 203-104] Completely partitioning array 'x_local.V' (ADSD/Classifier.cpp:13) accessed through non-constant indices on dimension 1 (ADSD/Classifier.cpp:54:42), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD/Exp.cpp:55) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:49:1) to (ADSD/Exp.cpp:93:1) in function 'compute_exp'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:68:21) to (ADSD/Classifier.cpp:68:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...44 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:26 ; elapsed = 00:03:47 . Memory (MB): peak = 690.184 ; gain = 634.352
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:42:52) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:39:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:05 ; elapsed = 00:06:36 . Memory (MB): peak = 690.184 ; gain = 634.352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_exp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 397.749 seconds; current allocated memory: 502.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 503.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 80.04 seconds; current allocated memory: 590.546 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 177.801 seconds; current allocated memory: 653.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 52.468 seconds; current allocated memory: 673.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'x_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_9ns_14s_14_1_1' to 'classify_mul_mul_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_7s_29_1_1' to 'classify_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_6s_28_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 42.806 seconds; current allocated memory: 812.539 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:09 ; elapsed = 00:15:45 . Memory (MB): peak = 1472.926 ; gain = 1417.094
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 945.238 seconds; peak allocated memory: 812.539 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
WARNING: [HLS 200-40] In file included from C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pragma.1.cpp:1:
In file included from ADSD/Classifier.cpp:1:
ADSD/Classifier.cpp:40:46: error: use of undeclared identifier 'ENGINES_NUMBER'
_ssdm_SpecArrayPartition( &svs, 1, "CYCLIC", ENGINES_NUMBER, "");
                                             ^
ADSD/Classifier.cpp:45:49: error: use of undeclared identifier 'ENGINES_NUMBER'
_ssdm_SpecArrayPartition( &alphas, 1, "CYCLIC", ENGINES_NUMBER, "");
                                                ^
ADSD/Classifier.cpp:57:20: error: use of undeclared identifier 'ENGINES_NUMBER'
_ssdm_Unroll(1, 0, ENGINES_NUMBER, "");
                   ^
3 errors generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:39 . Memory (MB): peak = 102.129 ; gain = 46.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:39 . Memory (MB): peak = 102.129 ; gain = 46.531
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'compute_exp(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:74).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:73).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:87).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:30 ; elapsed = 00:05:17 . Memory (MB): peak = 689.598 ; gain = 634.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD/Exp.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:31 ; elapsed = 00:05:18 . Memory (MB): peak = 689.598 ; gain = 634.000
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_exp' (ADSD/Exp.cpp:49:58).
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'compute_exp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label2' (ADSD/Classifier.cpp:53) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:60) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:82) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) accessed through non-constant indices on dimension 1 (ADSD/Classifier.cpp:65:42), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD/Exp.cpp:55) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:49:1) to (ADSD/Exp.cpp:93:1) in function 'compute_exp'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:84:2) to (ADSD/Classifier.cpp:87:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:56 ; elapsed = 00:13:20 . Memory (MB): peak = 689.598 ; gain = 634.000
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:53:52) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:50:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:18:23 ; elapsed = 00:23:49 . Memory (MB): peak = 689.598 ; gain = 634.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_exp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1436.2 seconds; current allocated memory: 502.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.602 seconds; current allocated memory: 503.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 276.867 seconds; current allocated memory: 590.932 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 568.316 seconds; current allocated memory: 654.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 183.66 seconds; current allocated memory: 674.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'x_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_9ns_14s_14_1_1' to 'classify_mul_mul_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_6s_28_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 134.078 seconds; current allocated memory: 813.534 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:41:43 ; elapsed = 00:52:01 . Memory (MB): peak = 1480.012 ; gain = 1424.414
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 3123.4 seconds; peak allocated memory: 813.534 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:20 . Memory (MB): peak = 102.426 ; gain = 46.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:20 . Memory (MB): peak = 102.426 ; gain = 46.527
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'compute_exp(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:74).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:73).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:87).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:03:08 . Memory (MB): peak = 688.957 ; gain = 633.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD/Exp.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:03:08 . Memory (MB): peak = 688.957 ; gain = 633.059
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_exp' (ADSD/Exp.cpp:49:58).
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'compute_exp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label2' (ADSD/Classifier.cpp:53) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:60) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:82) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) accessed through non-constant indices on dimension 1 (ADSD/Classifier.cpp:65:42), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD/Exp.cpp:55) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:49:1) to (ADSD/Exp.cpp:93:1) in function 'compute_exp'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:84:2) to (ADSD/Classifier.cpp:87:21) in function 'classify'... converting 3 ba==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:14 . Memory (MB): peak = 102.504 ; gain = 46.562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:14 . Memory (MB): peak = 102.504 ; gain = 46.562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:01:39 . Memory (MB): peak = 684.340 ; gain = 628.398
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-71] ADSD/Classifier.cpp:64: function 'compute_exp(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' has no function body.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:27 . Memory (MB): peak = 102.516 ; gain = 46.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:27 . Memory (MB): peak = 102.516 ; gain = 46.262
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'compute_exp(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:74).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:73).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:01:54 . Memory (MB): peak = 690.102 ; gain = 633.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD/Exp.cpp:55->ADSD/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:01:54 . Memory (MB): peak = 690.102 ; gain = 633.848
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'classify': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) accessed through non-constant indices on dimension 1 (ADSD/Classifier.cpp:56:50), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:42:16) to (ADSD/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:31 . Memory (MB): peak = 102.266 ; gain = 46.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:31 . Memory (MB): peak = 102.266 ; gain = 46.430
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'compute_exp(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:74).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:73).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:01:57 . Memory (MB): peak = 690.086 ; gain = 634.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD/Exp.cpp:55->ADSD/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:01:58 . Memory (MB): peak = 690.086 ; gain = 634.250
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'classify': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) accessed through non-constant indices on dimension 1 (ADSD/Classifier.cpp:56:50), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:42:16) to (ADSD/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:2) to (ADSD/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:04 ; elapsed = 00:03:35 . Memory (MB): peak = 690.086 ; gain = 634.250
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:57 ; elapsed = 00:06:32 . Memory (MB): peak = 690.086 ; gain = 634.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 393.388 seconds; current allocated memory: 500.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 500.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 96.71 seconds; current allocated memory: 592.531 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 218.743 seconds; current allocated memory: 667.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 48.631 seconds; current allocated memory: 686.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_dEe': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 29.287 seconds; current allocated memory: 836.445 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:21 ; elapsed = 00:15:29 . Memory (MB): peak = 1537.254 ; gain = 1481.418
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 929.473 seconds; peak allocated memory: 836.445 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
WARNING: [HLS 200-40] In file included from C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pragma.1.cpp:1:
In file included from ADSD/Classifier.cpp:1:
ADSD/Classifier.cpp:16:28: error: use of undeclared identifier 'x_local'
_ssdm_SpecArrayPartition( &x_local, 1, "CYCLIC", 8, "");
                           ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
WARNING: [HLS 200-40] In file included from C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pragma.1.cpp:1:
In file included from ADSD/Classifier.cpp:1:
ADSD/Classifier.cpp:16:28: error: use of undeclared identifier 'x_local'
_ssdm_SpecArrayPartition( &x_local, 1, "CYCLIC", 8, "");
                           ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:25 . Memory (MB): peak = 102.223 ; gain = 45.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:25 . Memory (MB): peak = 102.223 ; gain = 45.781
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'compute_exp(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:74).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:73).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:02:08 . Memory (MB): peak = 688.727 ; gain = 632.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD/Exp.cpp:55->ADSD/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:02:09 . Memory (MB): peak = 688.727 ; gain = 632.285
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'classify': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:42:16) to (ADSD/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:2) to (ADSD/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:02:16 . Memory (MB): peak = 688.727 ; gain = 632.285
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:02:21 . Memory (MB): peak = 688.727 ; gain = 632.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 141.724 seconds; current allocated memory: 288.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 288.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.974 seconds; current allocated memory: 296.965 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.167 seconds; current allocated memory: 307.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 3.555 seconds; current allocated memory: 309.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 1.615 seconds; current allocated memory: 328.377 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:23 ; elapsed = 00:02:58 . Memory (MB): peak = 688.727 ; gain = 632.285
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 178.239 seconds; peak allocated memory: 328.377 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 102.512 ; gain = 45.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 102.512 ; gain = 45.824
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'compute_exp(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:74).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:73).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 143.988 ; gain = 87.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD/Exp.cpp:55->ADSD/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 168.656 ; gain = 111.969
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'classify': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:42:16) to (ADSD/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:2) to (ADSD/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 230.145 ; gain = 173.457
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 257.617 ; gain = 200.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.566 seconds; current allocated memory: 201.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 201.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.463 seconds; current allocated memory: 214.686 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.664 seconds; current allocated memory: 229.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 3.506 seconds; current allocated memory: 232.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_kbM' due to the length limi==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 102.344 ; gain = 45.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 102.344 ; gain = 45.777
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'compute_exp(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:74).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:73).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 144.160 ; gain = 87.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD/Exp.cpp:55->ADSD/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 168.797 ; gain = 112.230
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'classify': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:66) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:42:16) to (ADSD/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:2) to (ADSD/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 230.137 ; gain = 173.570
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:01:15 . Memory (MB): peak = 258.324 ; gain = 201.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 75.807 seconds; current allocated memory: 201.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 201.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.135 seconds; current allocated memory: 214.730 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.513 seconds; current allocated memory: 229.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 15.707 seconds; current allocated memory: 232.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 9.251 seconds; current allocated memory: 260.811 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:43 ; elapsed = 00:04:05 . Memory (MB): peak = 443.883 ; gain = 387.316
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 245.013 seconds; peak allocated memory: 260.811 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
ERROR: [HLS 200-70] C:\Users\mathi\Documents\ADSD_ICL\ADSD\solution1\.autopilot\db\Exp.pp.0.cpp:24411:9: error: expected unqualified-id [clang-diagnostic-error]
#pragma HLS ARRAY_PARTITION variable=ATANH_LUT complete dim=1
        ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
ERROR: [HLS 200-70] C:\Users\mathi\Documents\ADSD_ICL\ADSD\solution1\.autopilot\db\Exp.pp.0.cpp:24423:9: error: expected unqualified-id [clang-diagnostic-error]
#pragma HLS ARRAY_PARTITION variable=ATANH_LUT complete dim=1
        ^
ERROR: [HLS 200-70] C:\Users\mathi\Documents\ADSD_ICL\ADSD\solution1\.autopilot\db\Exp.pp.0.cpp:24428:9: error: expected unqualified-id [clang-diagnostic-error]
#pragma HLS INLINE
        ^
ERROR: [HLS 200-70] C:\Users\mathi\Documents\ADSD_ICL\ADSD\solution1\.autopilot\db\Exp.pp.0.cpp:24446:9: error: expected unqualified-id [clang-diagnostic-error]
#pragma HLS UNROLL
        ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 102.164 ; gain = 45.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 102.164 ; gain = 45.523
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:68) in function 'compute_exp(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 143.621 ; gain = 86.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD/Exp.cpp:57->ADSD/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 168.285 ; gain = 111.645
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:68) in function 'classify': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:68) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:42:16) to (ADSD/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:2) to (ADSD/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 236.902 ; gain = 180.262
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 262.250 ; gain = 205.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.007 seconds; current allocated memory: 204.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 204.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.809 seconds; current allocated memory: 218.312 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.013 seconds; current allocated memory: 233.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 4.876 seconds; current allocated memory: 236.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 3.551 seconds; current allocated memory: 264.390 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:44 . Memory (MB): peak = 447.148 ; gain = 390.508
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 103.99 seconds; peak allocated memory: 264.390 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 102.664 ; gain = 45.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 102.664 ; gain = 45.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 143.957 ; gain = 87.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD/Exp.cpp:57->ADSD/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 168.910 ; gain = 112.039
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.2' (ADSD/Exp.cpp:68) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:42:16) to (ADSD/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:2) to (ADSD/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 235.086 ; gain = 178.215
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 262.453 ; gain = 205.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.316 seconds; current allocated memory: 204.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 204.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.131 seconds; current allocated memory: 218.308 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.194 seconds; current allocated memory: 233.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 4.678 seconds; current allocated memory: 236.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 3.417 seconds; current allocated memory: 264.386 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:50 . Memory (MB): peak = 447.781 ; gain = 390.910
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 110.935 seconds; peak allocated memory: 264.386 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 102.559 ; gain = 46.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 102.559 ; gain = 46.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 144.152 ; gain = 87.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD/Exp.cpp:57->ADSD/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 168.316 ; gain = 111.902
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.2' (ADSD/Exp.cpp:68) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:42:16) to (ADSD/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:2) to (ADSD/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 229.906 ; gain = 173.492
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 257.969 ; gain = 201.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.918 seconds; current allocated memory: 201.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 201.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.639 seconds; current allocated memory: 214.727 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.975 seconds; current allocated memory: 229.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 4.598 seconds; current allocated memory: 232.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 3.394 seconds; current allocated memory: 260.808 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:23 ; elapsed = 00:02:15 . Memory (MB): peak = 443.355 ; gain = 386.941
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 135.687 seconds; peak allocated memory: 260.808 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 102.324 ; gain = 46.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 102.324 ; gain = 46.324
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:68) in function 'compute_exp(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 143.965 ; gain = 87.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD/Exp.cpp:57->ADSD/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 168.691 ; gain = 112.691
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:68) in function 'classify': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:68) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:42:16) to (ADSD/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:2) to (ADSD/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 229.383 ; gain = 173.383
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 257.910 ; gain = 201.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.944 seconds; current allocated memory: 201.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 201.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.846 seconds; current allocated memory: 214.733 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.04 seconds; current allocated memory: 229.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 5.066 seconds; current allocated memory: 232.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 3.421 seconds; current allocated memory: 260.811 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:01:48 . Memory (MB): peak = 443.141 ; gain = 387.141
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 108.553 seconds; peak allocated memory: 260.811 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 102.227 ; gain = 45.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 102.227 ; gain = 45.605
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:68) in function 'compute_exp(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 144.246 ; gain = 87.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD/Exp.cpp:57->ADSD/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 169.129 ; gain = 112.508
WARNING: [XFORM 203-503] Ignored unroll directive 'compute_exp_label0' (ADSD/Exp.cpp:68) in function 'classify': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:68) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:42:16) to (ADSD/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:2) to (ADSD/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:02 . Memory (MB): peak = 229.961 ; gain = 173.340
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 257.707 ; gain = 201.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 81.992 seconds; current allocated memory: 201.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 201.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.803 seconds; current allocated memory: 214.730 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.445 seconds; current allocated memory: 229.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 7.734 seconds; current allocated memory: 232.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 5.443 seconds; current allocated memory: 260.811 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:36 ; elapsed = 00:03:00 . Memory (MB): peak = 443.508 ; gain = 386.887
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 179.986 seconds; peak allocated memory: 260.811 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 102.527 ; gain = 46.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 102.527 ; gain = 46.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 144.438 ; gain = 88.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD/Exp.cpp:57->ADSD/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 168.363 ; gain = 111.992
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:42:16) to (ADSD/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:46:2) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:2) to (ADSD/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 224.355 ; gain = 167.984
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 244.523 ; gain = 188.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.546 seconds; current allocated memory: 189.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 189.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.963 seconds; current allocated memory: 198.917 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.175 seconds; current allocated memory: 208.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 3.95 seconds; current allocated memory: 209.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_7s_29_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_6s_28_1_1' to 'classify_mul_mul_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_ncg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 3.94 seconds; current allocated memory: 226.939 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_3_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 375.859 ; gain = 319.488
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 116.413 seconds; peak allocated memory: 226.939 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 102.379 ; gain = 46.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 102.379 ; gain = 46.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 144.082 ; gain = 88.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD/Exp.cpp:57->ADSD/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:51 . Memory (MB): peak = 168.375 ; gain = 112.301
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:42:16) to (ADSD/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:76:16) to (ADSD/Exp.cpp:68:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:46:2) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:92:16) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:2) to (ADSD/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:05 . Memory (MB): peak = 223.133 ; gain = 167.059
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:01:15 . Memory (MB): peak = 243.809 ; gain = 187.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 75.573 seconds; current allocated memory: 189.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 189.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.647 seconds; current allocated memory: 198.914 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.288 seconds; current allocated memory: 208.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 9.985 seconds; current allocated memory: 209.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_7s_29_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_6s_28_1_1' to 'classify_mul_mul_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_ncg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 8.603 seconds; current allocated memory: 226.939 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_3_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:46 ; elapsed = 00:03:18 . Memory (MB): peak = 375.887 ; gain = 319.812
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 197.857 seconds; peak allocated memory: 226.939 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:40 . Memory (MB): peak = 102.207 ; gain = 45.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:40 . Memory (MB): peak = 102.207 ; gain = 45.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:57 ; elapsed = 00:04:46 . Memory (MB): peak = 689.855 ; gain = 633.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD/Exp.cpp:57->ADSD/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:04:48 . Memory (MB): peak = 689.855 ; gain = 633.027
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:68) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:42:16) to (ADSD/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:50:64) to (ADSD/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:64:64) to (ADSD/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:2) to (ADSD/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:05:06 . Memory (MB): peak = 689.855 ; gain = 633.027
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:26 ; elapsed = 00:05:21 . Memory (MB): peak = 689.855 ; gain = 633.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 321.791 seconds; current allocated memory: 288.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 288.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.826 seconds; current allocated memory: 297.019 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.68 seconds; current allocated memory: 307.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 7.126 seconds; current allocated memory: 309.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 3.353 seconds; current allocated memory: 328.384 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:19 ; elapsed = 00:06:41 . Memory (MB): peak = 689.855 ; gain = 633.027
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 401.488 seconds; peak allocated memory: 328.384 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 102.461 ; gain = 46.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 102.461 ; gain = 46.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:69).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:21 ; elapsed = 00:04:07 . Memory (MB): peak = 703.684 ; gain = 647.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD/Exp.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:22 ; elapsed = 00:04:08 . Memory (MB): peak = 703.684 ; gain = 647.648
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD/Exp.cpp:63) in function 'compute_exp' completely.
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD/Exp.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:51:13) to (ADSD/Exp.cpp:88:1) in function 'compute_exp'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:28:21) to (ADSD/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:22 ; elapsed = 00:04:08 . Memory (MB): peak = 703.684 ; gain = 647.648
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:22 ; elapsed = 00:04:09 . Memory (MB): peak = 703.684 ; gain = 647.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 248.867 seconds; current allocated memory: 264.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 265.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 266.312 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 266.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 268.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.826 seconds; current allocated memory: 270.085 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:25 ; elapsed = 00:04:14 . Memory (MB): peak = 703.684 ; gain = 647.648
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 254.283 seconds; peak allocated memory: 270.085 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 102.578 ; gain = 46.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 102.578 ; gain = 46.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD-Github-M/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD-Github-M/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:01:08 . Memory (MB): peak = 689.086 ; gain = 633.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD-Github-M/Exp.cpp:57->ADSD-Github-M/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:01:09 . Memory (MB): peak = 689.086 ; gain = 633.133
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD-Github-M/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD-Github-M/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD-Github-M/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD-Github-M/Exp.cpp:68) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD-Github-M/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD-Github-M/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD-Github-M/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:42:16) to (ADSD-Github-M/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:74:2) to (ADSD-Github-M/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD-Github-M/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:01:12 . Memory (MB): peak = 689.086 ; gain = 633.133
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD-Github-M/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD-Github-M/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:15 . Memory (MB): peak = 689.086 ; gain = 633.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.834 seconds; current allocated memory: 288.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 288.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.557 seconds; current allocated memory: 297.008 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.789 seconds; current allocated memory: 307.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 309.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 1.385 seconds; current allocated memory: 328.388 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:01:42 . Memory (MB): peak = 689.086 ; gain = 633.133
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 101.73 seconds; peak allocated memory: 328.388 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 102.344 ; gain = 46.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 102.344 ; gain = 46.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD-Github-M/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD-Github-M/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 689.273 ; gain = 632.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD-Github-M/Exp.cpp:57->ADSD-Github-M/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 689.273 ; gain = 632.945
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD-Github-M/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD-Github-M/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD-Github-M/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD-Github-M/Exp.cpp:68) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD-Github-M/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD-Github-M/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD-Github-M/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:42:16) to (ADSD-Github-M/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:74:2) to (ADSD-Github-M/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD-Github-M/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:06 . Memory (MB): peak = 689.273 ; gain = 632.945
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD-Github-M/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD-Github-M/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:01:08 . Memory (MB): peak = 689.273 ; gain = 632.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.503 seconds; current allocated memory: 288.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 288.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.314 seconds; current allocated memory: 297.008 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.653 seconds; current allocated memory: 307.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 2.352 seconds; current allocated memory: 309.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 328.389 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:01:32 . Memory (MB): peak = 689.273 ; gain = 632.945
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 91.816 seconds; peak allocated memory: 328.389 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 102.383 ; gain = 46.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 102.383 ; gain = 46.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD-Github-M/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD-Github-M/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 658.152 ; gain = 602.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD-Github-M/Exp.cpp:57->ADSD-Github-M/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 658.152 ; gain = 602.445
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD-Github-M/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD-Github-M/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD-Github-M/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD-Github-M/Exp.cpp:68) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD-Github-M/Classifier.cpp:72) in function 'classify' completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD-Github-M/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD-Github-M/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:42:16) to (ADSD-Github-M/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:74:2) to (ADSD-Github-M/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD-Github-M/Classifier.cpp:6)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:01:33 . Memory (MB): peak = 658.152 ; gain = 602.445
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD-Github-M/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD-Github-M/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:01:37 . Memory (MB): peak = 658.152 ; gain = 602.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 96.906 seconds; current allocated memory: 291.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 291.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.441 seconds; current allocated memory: 300.740 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.13 seconds; current allocated memory: 311.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 5.451 seconds; current allocated memory: 313.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_5ns_11ns_15_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 1.806 seconds; current allocated memory: 332.442 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:04 ; elapsed = 00:02:22 . Memory (MB): peak = 658.152 ; gain = 602.445
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 142.174 seconds; peak allocated memory: 332.442 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.273 ; gain = 46.312
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.273 ; gain = 46.312
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD-Github-M/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD-Github-M/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 690.145 ; gain = 634.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD-Github-M/Exp.cpp:57->ADSD-Github-M/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 690.145 ; gain = 634.184
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD-Github-M/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD-Github-M/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD-Github-M/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD-Github-M/Exp.cpp:68) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD-Github-M/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD-Github-M/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD-Github-M/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:42:16) to (ADSD-Github-M/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:74:2) to (ADSD-Github-M/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD-Github-M/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:04 . Memory (MB): peak = 690.145 ; gain = 634.184
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD-Github-M/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD-Github-M/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:01:06 . Memory (MB): peak = 690.145 ; gain = 634.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.649 seconds; current allocated memory: 288.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 288.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.291 seconds; current allocated memory: 297.037 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.596 seconds; current allocated memory: 307.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 2.353 seconds; current allocated memory: 309.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 328.417 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:01:30 . Memory (MB): peak = 690.145 ; gain = 634.184
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 90.1 seconds; peak allocated memory: 328.417 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.934 ; gain = 46.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.934 ; gain = 46.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD-Github-M/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD-Github-M/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:01:02 . Memory (MB): peak = 658.438 ; gain = 602.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD-Github-M/Exp.cpp:57->ADSD-Github-M/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:01:02 . Memory (MB): peak = 658.438 ; gain = 602.492
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD-Github-M/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD-Github-M/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD-Github-M/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD-Github-M/Exp.cpp:68) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD-Github-M/Classifier.cpp:72) in function 'classify' completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD-Github-M/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD-Github-M/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:42:16) to (ADSD-Github-M/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:74:2) to (ADSD-Github-M/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD-Github-M/Classifier.cpp:6)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:01:06 . Memory (MB): peak = 658.438 ; gain = 602.492
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD-Github-M/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD-Github-M/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:08 . Memory (MB): peak = 658.438 ; gain = 602.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.518 seconds; current allocated memory: 291.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 291.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.28 seconds; current allocated memory: 300.740 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.306 seconds; current allocated memory: 311.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 4.011 seconds; current allocated memory: 313.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_5ns_11ns_15_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 1.427 seconds; current allocated memory: 332.442 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:01:40 . Memory (MB): peak = 658.438 ; gain = 602.492
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 99.91 seconds; peak allocated memory: 332.442 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.543 ; gain = 46.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.543 ; gain = 46.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD-Github-M/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD-Github-M/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:01:02 . Memory (MB): peak = 656.816 ; gain = 600.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD-Github-M/Exp.cpp:57->ADSD-Github-M/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:01:02 . Memory (MB): peak = 656.816 ; gain = 600.750
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD-Github-M/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD-Github-M/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD-Github-M/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD-Github-M/Exp.cpp:68) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD-Github-M/Classifier.cpp:72) in function 'classify' completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop upper bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 651 to 650 for loop 'classify_label1' in function 'classify'.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD-Github-M/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD-Github-M/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:42:16) to (ADSD-Github-M/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Classifier.cpp:50:59) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:74:2) to (ADSD-Github-M/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD-Github-M/Classifier.cpp:6)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:06 . Memory (MB): peak = 656.816 ; gain = 600.750
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD-Github-M/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD-Github-M/Exp.cpp:42:2)
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 2601 on port 'gmem' (ADSD-Github-M/Classifier.cpp:35:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:08 . Memory (MB): peak = 656.816 ; gain = 600.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.57 seconds; current allocated memory: 292.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 292.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.444 seconds; current allocated memory: 301.046 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.85 seconds; current allocated memory: 311.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 4.387 seconds; current allocated memory: 313.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'x_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_5ns_11ns_15_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 1.641 seconds; current allocated memory: 333.631 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:47 ; elapsed = 00:01:42 . Memory (MB): peak = 656.816 ; gain = 600.750
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 102.575 seconds; peak allocated memory: 333.631 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 102.309 ; gain = 46.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 102.309 ; gain = 46.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD-Github-M/Classifier.cpp:64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD-Github-M/Classifier.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:01:02 . Memory (MB): peak = 689.684 ; gain = 633.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'classify' (ADSD-Github-M/Exp.cpp:57->ADSD-Github-M/Classifier.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:01:02 . Memory (MB): peak = 689.684 ; gain = 633.531
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD-Github-M/Classifier.cpp:19) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD-Github-M/Classifier.cpp:43) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD-Github-M/Classifier.cpp:50) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD-Github-M/Exp.cpp:68) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD-Github-M/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD-Github-M/Classifier.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD-Github-M/Classifier.cpp:24) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:42:16) to (ADSD-Github-M/Exp.cpp:44:2) in function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:50:64) to (ADSD-Github-M/Classifier.cpp:50:58) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:46:2) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:64:64) to (ADSD-Github-M/Classifier.cpp:67:13) in function 'classify'... converting 55 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:74:2) to (ADSD-Github-M/Classifier.cpp:77:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD-Github-M/Classifier.cpp:6)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:06 . Memory (MB): peak = 689.684 ; gain = 633.531
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD-Github-M/Classifier.cpp:39:55) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'floor_to_int' (ADSD-Github-M/Exp.cpp:42:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:01:08 . Memory (MB): peak = 689.684 ; gain = 633.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.944 seconds; current allocated memory: 288.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 288.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.297 seconds; current allocated memory: 297.021 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.549 seconds; current allocated memory: 307.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor_to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor_to_int'.
INFO: [HLS 200-111]  Elapsed time: 2.296 seconds; current allocated memory: 309.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_lbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 1.321 seconds; current allocated memory: 328.401 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:01:31 . Memory (MB): peak = 689.684 ; gain = 633.531
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 91.533 seconds; peak allocated memory: 328.401 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.965 ; gain = 46.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.965 ; gain = 46.109
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'classify' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.035 ; gain = 46.062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.035 ; gain = 46.062
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'classify' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.227 ; gain = 46.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.227 ; gain = 46.078
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'classify' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.367 ; gain = 46.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.367 ; gain = 46.375
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'Exp' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.910 ; gain = 46.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.910 ; gain = 46.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 122.141 ; gain = 66.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD-Github-M/Exp.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 133.012 ; gain = 77.188
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD-Github-M/Exp.cpp:68) in function 'compute_exp' completely.
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD-Github-M/Exp.cpp:57) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Exp.cpp:95:1) in function 'compute_exp'... converting 59 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 165.141 ; gain = 109.316
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 167.246 ; gain = 111.422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_exp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.226 seconds; current allocated memory: 117.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 118.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_exp/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_exp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 120.132 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 175.559 ; gain = 119.734
INFO: [SYSC 207-301] Generating SystemC RTL for compute_exp.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_exp.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_exp.
INFO: [HLS 200-112] Total elapsed time: 10.082 seconds; peak allocated memory: 120.132 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.094 ; gain = 46.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.094 ; gain = 46.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 122.211 ; gain = 66.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD-Github-M/Exp.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 132.938 ; gain = 77.074
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD-Github-M/Exp.cpp:68) in function 'compute_exp' completely.
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD-Github-M/Exp.cpp:57) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Exp.cpp:95:1) in function 'compute_exp'... converting 59 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 165.652 ; gain = 109.789
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 167.492 ; gain = 111.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_exp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.126 seconds; current allocated memory: 116.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 118.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_exp/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_exp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 120.132 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 175.359 ; gain = 119.496
INFO: [SYSC 207-301] Generating SystemC RTL for compute_exp.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_exp.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_exp.
INFO: [HLS 200-112] Total elapsed time: 9.837 seconds; peak allocated memory: 120.132 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.293 ; gain = 46.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.293 ; gain = 46.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD-Github-M/Exp.cpp:93).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 122.312 ; gain = 66.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD-Github-M/Exp.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 133.156 ; gain = 77.227
INFO: [XFORM 203-501] Unrolling loop 'compute_exp_label0' (ADSD-Github-M/Exp.cpp:68) in function 'compute_exp' completely.
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD-Github-M/Exp.cpp:57) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Exp.cpp:95:1) in function 'compute_exp'... converting 59 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 164.836 ; gain = 108.906
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 167.742 ; gain = 111.812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_exp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.368 seconds; current allocated memory: 116.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 118.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_exp/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_exp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 120.132 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 175.512 ; gain = 119.582
INFO: [SYSC 207-301] Generating SystemC RTL for compute_exp.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_exp.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_exp.
INFO: [HLS 200-112] Total elapsed time: 10.165 seconds; peak allocated memory: 120.132 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 102.266 ; gain = 46.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 102.266 ; gain = 46.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'floor_to_int<ap_fixed_base<21, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD-Github-M/Exp.cpp:40).
INFO: [XFORM 203-603] Inlining function 'floor_to_int<ap_fixed_base<21, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD-Github-M/Exp.cpp:40).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:57).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:56).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD-Github-M/Exp.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 140.195 ; gain = 84.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 152.062 ; gain = 96.250
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (ADSD-Github-M/Exp.cpp:50:19) in function 'compute_exp'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:70:5) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'compute_exp'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'compute_exp'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'compute_exp'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 191.871 ; gain = 136.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 194.004 ; gain = 138.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_exp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.52 seconds; current allocated memory: 140.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 140.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_exp/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_exp' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'compute_exp_mux_325_32_1_1' to 'compute_exp_mux_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_exp_mux_325_19_1_1' to 'compute_exp_mux_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_exp_mul_mul_17ns_19s_35_1_1' to 'compute_exp_mul_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_exp_mul_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_exp_mux_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_exp_mux_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 141.908 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 195.129 ; gain = 139.316
INFO: [SYSC 207-301] Generating SystemC RTL for compute_exp.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_exp.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_exp.
INFO: [HLS 200-112] Total elapsed time: 49.154 seconds; peak allocated memory: 141.908 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:01 . Memory (MB): peak = 102.516 ; gain = 46.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:01 . Memory (MB): peak = 102.516 ; gain = 46.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'floor_to_int<ap_fixed_base<21, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD-Github-M/Exp.cpp:40).
INFO: [XFORM 203-603] Inlining function 'floor_to_int<ap_fixed_base<21, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD-Github-M/Exp.cpp:40).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:57).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:56).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD-Github-M/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD-Github-M/Classifier.cpp:97).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD-Github-M/Classifier.cpp:108).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:01:30 . Memory (MB): peak = 658.051 ; gain = 602.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:01:30 . Memory (MB): peak = 658.051 ; gain = 602.133
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'load_image_loop' (ADSD-Github-M/Classifier.cpp:42) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD-Github-M/Classifier.cpp:69) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD-Github-M/Classifier.cpp:33) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (ADSD-Github-M/Classifier.cpp:45) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD-Github-M/Classifier.cpp:60) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD-Github-M/Classifier.cpp:69) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD-Github-M/Classifier.cpp:73) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD-Github-M/Classifier.cpp:94) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD-Github-M/Classifier.cpp:103) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD-Github-M/Classifier.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD-Github-M/Classifier.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD-Github-M/Classifier.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD-Github-M/Classifier.cpp:23) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:94:39) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Exp.cpp:50:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:67:19) to (ADSD-Github-M/Classifier.cpp:55:47) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:105:2) to (ADSD-Github-M/Classifier.cpp:108:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD-Github-M/Classifier.cpp:6)...143 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:01:42 . Memory (MB): peak = 658.051 ; gain = 602.133
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD-Github-M/Classifier.cpp:55:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD-Github-M/Classifier.cpp:44:27). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:01:47 . Memory (MB): peak = 658.051 ; gain = 602.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.17'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 113.06 seconds; current allocated memory: 302.917 MB.
INFO: [HLS 200-434] Only 18 loops out of a total 19 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.721 seconds; current allocated memory: 316.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_0_V' to 'classify_x_local_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_1_V' to 'classify_x_local_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_2_V' to 'classify_x_local_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_3_V' to 'classify_x_local_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_4_V' to 'classify_x_local_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_5_V' to 'classify_x_local_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_6_V' to 'classify_x_local_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_7_V' to 'classify_x_local_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_0_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_1_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_2_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_3_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_4_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_5_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_6_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_7_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_0_V' to 'classify_x_local_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_1_V' to 'classify_x_local_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_2_V' to 'classify_x_local_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_3_V' to 'classify_x_local_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_4_V' to 'classify_x_local_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_5_V' to 'classify_x_local_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_6_V' to 'classify_x_local_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_7_V' to 'classify_x_local_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_0_V' to 'classify_x_local_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_1_V' to 'classify_x_local_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_2_V' to 'classify_x_local_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_3_V' to 'classify_x_local_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_4_V' to 'classify_x_local_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_5_V' to 'classify_x_local_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_6_V' to 'classify_x_local_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_7_V' to 'classify_x_local_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_0_V' to 'classify_x_local_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_1_V' to 'classify_x_local_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_2_V' to 'classify_x_local_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_3_V' to 'classify_x_local_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_4_V' to 'classify_x_local_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_5_V' to 'classify_x_local_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_6_V' to 'classify_x_local_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_7_V' to 'classify_x_local_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_0_V' to 'classify_x_local_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_1_V' to 'classify_x_local_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_2_V' to 'classify_x_local_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_3_V' to 'classify_x_local_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_4_V' to 'classify_x_local_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_5_V' to 'classify_x_local_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_6_V' to 'classify_x_local_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_7_V' to 'classify_x_local_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_0_V' to 'classify_x_local_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_1_V' to 'classify_x_local_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_2_V' to 'classify_x_local_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_3_V' to 'classify_x_local_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_4_V' to 'classify_x_local_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_5_V' to 'classify_x_local_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_6_V' to 'classify_x_local_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_7_V' to 'classify_x_local_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_0_V' to 'classify_x_local_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_1_V' to 'classify_x_local_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_2_V' to 'classify_x_local_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_3_V' to 'classify_x_local_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_4_V' to 'classify_x_local_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_5_V' to 'classify_x_local_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_6_V' to 'classify_x_local_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_7_V' to 'classify_x_local_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_0_V' to 'classify_x_local_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_1_V' to 'classify_x_local_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_2_V' to 'classify_x_local_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_3_V' to 'classify_x_local_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_4_V' to 'classify_x_local_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_5_V' to 'classify_x_local_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_6_V' to 'classify_x_local_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_7_V' to 'classify_x_local_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_0_V' to 'classify_x_local_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_1_V' to 'classify_x_local_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_2_V' to 'classify_x_local_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_3_V' to 'classify_x_local_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_4_V' to 'classify_x_local_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_5_V' to 'classify_x_local_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_6_V' to 'classify_x_local_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_7_V' to 'classify_x_local_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_0_V' to 'classify_x_local_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_1_V' to 'classify_x_local_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_2_V' to 'classify_x_local_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_3_V' to 'classify_x_local_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_4_V' to 'classify_x_local_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_5_V' to 'classify_x_local_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_6_V' to 'classify_x_local_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_7_V' to 'classify_x_local_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_0_V' to 'classify_x_local_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_1_V' to 'classify_x_local_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_2_V' to 'classify_x_local_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_3_V' to 'classify_x_local_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_4_V' to 'classify_x_local_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_5_V' to 'classify_x_local_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_6_V' to 'classify_x_local_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_7_V' to 'classify_x_local_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_0_V' to 'classify_x_local_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_1_V' to 'classify_x_local_b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_2_V' to 'classify_x_local_b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_3_V' to 'classify_x_local_b8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_4_V' to 'classify_x_local_b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_5_V' to 'classify_x_local_cau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_6_V' to 'classify_x_local_cbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_7_V' to 'classify_x_local_ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_0_V' to 'classify_x_local_cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_1_V' to 'classify_x_local_ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_2_V' to 'classify_x_local_cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_3_V' to 'classify_x_local_cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_4_V' to 'classify_x_local_chv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_5_V' to 'classify_x_local_civ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_6_V' to 'classify_x_local_cjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_7_V' to 'classify_x_local_ckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3clv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8cmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_cow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_17ns_19s_35_1_1' to 'classify_mul_mul_cpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_crw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_csw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8cmv': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cpw': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cqw': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_crw': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_csw': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_cnw': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_cow': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3clv': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 16.768 seconds; current allocated memory: 346.009 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8cmv_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:22 ; elapsed = 00:03:04 . Memory (MB): peak = 658.051 ; gain = 602.133
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 183.952 seconds; peak allocated memory: 346.009 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.371 ; gain = 46.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.371 ; gain = 46.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'floor_to_int<ap_fixed_base<21, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD-Github-M/Exp.cpp:41).
INFO: [XFORM 203-603] Inlining function 'floor_to_int<ap_fixed_base<21, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (ADSD-Github-M/Exp.cpp:41).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:69).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:58).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:57).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (ADSD-Github-M/Exp.cpp:69).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD-Github-M/Classifier.cpp:97).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD-Github-M/Classifier.cpp:108).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 658.602 ; gain = 602.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 658.602 ; gain = 602.734
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'load_image_loop' (ADSD-Github-M/Classifier.cpp:42) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD-Github-M/Classifier.cpp:69) in function 'classify' for pipelining.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-3.3' (ADSD-Github-M/Classifier.cpp:94) in function 'classify': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD-Github-M/Classifier.cpp:33) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (ADSD-Github-M/Classifier.cpp:45) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD-Github-M/Classifier.cpp:60) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD-Github-M/Classifier.cpp:69) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD-Github-M/Classifier.cpp:73) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD-Github-M/Classifier.cpp:94) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD-Github-M/Classifier.cpp:103) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD-Github-M/Classifier.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD-Github-M/Classifier.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD-Github-M/Classifier.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD-Github-M/Classifier.cpp:23) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:94:39) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Exp.cpp:51:19) in function 'classify'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Exp.cpp:68:19) to (ADSD-Github-M/Classifier.cpp:55:47) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:105:2) to (ADSD-Github-M/Classifier.cpp:108:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD-Github-M/Classifier.cpp:6)...143 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:10 . Memory (MB): peak = 658.602 ; gain = 602.734
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD-Github-M/Classifier.cpp:55:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD-Github-M/Classifier.cpp:44:27). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:01:13 . Memory (MB): peak = 658.602 ; gain = 602.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.17'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 76.301 seconds; current allocated memory: 302.856 MB.
INFO: [HLS 200-434] Only 18 loops out of a total 19 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.048 seconds; current allocated memory: 316.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_0_V' to 'classify_x_local_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_1_V' to 'classify_x_local_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_2_V' to 'classify_x_local_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_3_V' to 'classify_x_local_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_4_V' to 'classify_x_local_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_5_V' to 'classify_x_local_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_6_V' to 'classify_x_local_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_7_V' to 'classify_x_local_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_0_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_1_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_2_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_3_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_4_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_5_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_6_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_7_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_0_V' to 'classify_x_local_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_1_V' to 'classify_x_local_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_2_V' to 'classify_x_local_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_3_V' to 'classify_x_local_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_4_V' to 'classify_x_local_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_5_V' to 'classify_x_local_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_6_V' to 'classify_x_local_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_7_V' to 'classify_x_local_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_0_V' to 'classify_x_local_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_1_V' to 'classify_x_local_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_2_V' to 'classify_x_local_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_3_V' to 'classify_x_local_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_4_V' to 'classify_x_local_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_5_V' to 'classify_x_local_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_6_V' to 'classify_x_local_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_7_V' to 'classify_x_local_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_0_V' to 'classify_x_local_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_1_V' to 'classify_x_local_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_2_V' to 'classify_x_local_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_3_V' to 'classify_x_local_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_4_V' to 'classify_x_local_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_5_V' to 'classify_x_local_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_6_V' to 'classify_x_local_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_7_V' to 'classify_x_local_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_0_V' to 'classify_x_local_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_1_V' to 'classify_x_local_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_2_V' to 'classify_x_local_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_3_V' to 'classify_x_local_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_4_V' to 'classify_x_local_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_5_V' to 'classify_x_local_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_6_V' to 'classify_x_local_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_7_V' to 'classify_x_local_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_0_V' to 'classify_x_local_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_1_V' to 'classify_x_local_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_2_V' to 'classify_x_local_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_3_V' to 'classify_x_local_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_4_V' to 'classify_x_local_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_5_V' to 'classify_x_local_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_6_V' to 'classify_x_local_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_7_V' to 'classify_x_local_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_0_V' to 'classify_x_local_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_1_V' to 'classify_x_local_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_2_V' to 'classify_x_local_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_3_V' to 'classify_x_local_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_4_V' to 'classify_x_local_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_5_V' to 'classify_x_local_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_6_V' to 'classify_x_local_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_7_V' to 'classify_x_local_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_0_V' to 'classify_x_local_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_1_V' to 'classify_x_local_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_2_V' to 'classify_x_local_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_3_V' to 'classify_x_local_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_4_V' to 'classify_x_local_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_5_V' to 'classify_x_local_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_6_V' to 'classify_x_local_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_7_V' to 'classify_x_local_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_0_V' to 'classify_x_local_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_1_V' to 'classify_x_local_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_2_V' to 'classify_x_local_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_3_V' to 'classify_x_local_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_4_V' to 'classify_x_local_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_5_V' to 'classify_x_local_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_6_V' to 'classify_x_local_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_7_V' to 'classify_x_local_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_0_V' to 'classify_x_local_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_1_V' to 'classify_x_local_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_2_V' to 'classify_x_local_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_3_V' to 'classify_x_local_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_4_V' to 'classify_x_local_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_5_V' to 'classify_x_local_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_6_V' to 'classify_x_local_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_7_V' to 'classify_x_local_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_0_V' to 'classify_x_local_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_1_V' to 'classify_x_local_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_2_V' to 'classify_x_local_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_3_V' to 'classify_x_local_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_4_V' to 'classify_x_local_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_5_V' to 'classify_x_local_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_6_V' to 'classify_x_local_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_7_V' to 'classify_x_local_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_0_V' to 'classify_x_local_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_1_V' to 'classify_x_local_b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_2_V' to 'classify_x_local_b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_3_V' to 'classify_x_local_b8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_4_V' to 'classify_x_local_b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_5_V' to 'classify_x_local_cau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_6_V' to 'classify_x_local_cbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_7_V' to 'classify_x_local_ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_0_V' to 'classify_x_local_cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_1_V' to 'classify_x_local_ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_2_V' to 'classify_x_local_cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_3_V' to 'classify_x_local_cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_4_V' to 'classify_x_local_chv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_5_V' to 'classify_x_local_civ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_6_V' to 'classify_x_local_cjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_7_V' to 'classify_x_local_ckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3clv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8cmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_cow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_17ns_19s_35_1_1' to 'classify_mul_mul_cpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_crw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_csw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8cmv': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cpw': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cqw': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_crw': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_csw': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_cnw': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_cow': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3clv': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 10.628 seconds; current allocated memory: 346.011 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8cmv_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 658.602 ; gain = 602.734
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 115.382 seconds; peak allocated memory: 346.011 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD-Github-M/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 102.602 ; gain = 46.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 102.602 ; gain = 46.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD-Github-M/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD-Github-M/Classifier.cpp:97).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD-Github-M/Classifier.cpp:108).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:01:05 . Memory (MB): peak = 654.504 ; gain = 598.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:01:05 . Memory (MB): peak = 654.504 ; gain = 598.578
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'load_image_loop' (ADSD-Github-M/Classifier.cpp:42) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD-Github-M/Classifier.cpp:69) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD-Github-M/Classifier.cpp:33) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (ADSD-Github-M/Classifier.cpp:45) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD-Github-M/Classifier.cpp:60) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD-Github-M/Classifier.cpp:69) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD-Github-M/Classifier.cpp:73) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD-Github-M/Classifier.cpp:94) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD-Github-M/Classifier.cpp:103) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD-Github-M/Classifier.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD-Github-M/Classifier.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD-Github-M/Classifier.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD-Github-M/Classifier.cpp:23) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:94:39) to (ADSD-Github-M/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD-Github-M/Classifier.cpp:105:2) to (ADSD-Github-M/Classifier.cpp:108:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD-Github-M/Classifier.cpp:6)...143 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:14 . Memory (MB): peak = 654.504 ; gain = 598.578
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD-Github-M/Classifier.cpp:55:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD-Github-M/Classifier.cpp:44:27). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:01:19 . Memory (MB): peak = 654.504 ; gain = 598.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.17'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.791 seconds; current allocated memory: 308.033 MB.
INFO: [HLS 200-434] Only 18 loops out of a total 19 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.81 seconds; current allocated memory: 324.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_0_V' to 'classify_x_local_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_1_V' to 'classify_x_local_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_2_V' to 'classify_x_local_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_3_V' to 'classify_x_local_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_4_V' to 'classify_x_local_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_5_V' to 'classify_x_local_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_6_V' to 'classify_x_local_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_7_V' to 'classify_x_local_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_0_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_1_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_2_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_3_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_4_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_5_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_6_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_7_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_0_V' to 'classify_x_local_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_1_V' to 'classify_x_local_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_2_V' to 'classify_x_local_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_3_V' to 'classify_x_local_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_4_V' to 'classify_x_local_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_5_V' to 'classify_x_local_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_6_V' to 'classify_x_local_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_7_V' to 'classify_x_local_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_0_V' to 'classify_x_local_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_1_V' to 'classify_x_local_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_2_V' to 'classify_x_local_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_3_V' to 'classify_x_local_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_4_V' to 'classify_x_local_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_5_V' to 'classify_x_local_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_6_V' to 'classify_x_local_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_7_V' to 'classify_x_local_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_0_V' to 'classify_x_local_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_1_V' to 'classify_x_local_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_2_V' to 'classify_x_local_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_3_V' to 'classify_x_local_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_4_V' to 'classify_x_local_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_5_V' to 'classify_x_local_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_6_V' to 'classify_x_local_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_7_V' to 'classify_x_local_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_0_V' to 'classify_x_local_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_1_V' to 'classify_x_local_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_2_V' to 'classify_x_local_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_3_V' to 'classify_x_local_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_4_V' to 'classify_x_local_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_5_V' to 'classify_x_local_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_6_V' to 'classify_x_local_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_7_V' to 'classify_x_local_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_0_V' to 'classify_x_local_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_1_V' to 'classify_x_local_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_2_V' to 'classify_x_local_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_3_V' to 'classify_x_local_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_4_V' to 'classify_x_local_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_5_V' to 'classify_x_local_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_6_V' to 'classify_x_local_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_7_V' to 'classify_x_local_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_0_V' to 'classify_x_local_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_1_V' to 'classify_x_local_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_2_V' to 'classify_x_local_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_3_V' to 'classify_x_local_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_4_V' to 'classify_x_local_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_5_V' to 'classify_x_local_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_6_V' to 'classify_x_local_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_7_V' to 'classify_x_local_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_0_V' to 'classify_x_local_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_1_V' to 'classify_x_local_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_2_V' to 'classify_x_local_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_3_V' to 'classify_x_local_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_4_V' to 'classify_x_local_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_5_V' to 'classify_x_local_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_6_V' to 'classify_x_local_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_7_V' to 'classify_x_local_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_0_V' to 'classify_x_local_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_1_V' to 'classify_x_local_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_2_V' to 'classify_x_local_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_3_V' to 'classify_x_local_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_4_V' to 'classify_x_local_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_5_V' to 'classify_x_local_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_6_V' to 'classify_x_local_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_7_V' to 'classify_x_local_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_0_V' to 'classify_x_local_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_1_V' to 'classify_x_local_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_2_V' to 'classify_x_local_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_3_V' to 'classify_x_local_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_4_V' to 'classify_x_local_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_5_V' to 'classify_x_local_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_6_V' to 'classify_x_local_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_7_V' to 'classify_x_local_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_0_V' to 'classify_x_local_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_1_V' to 'classify_x_local_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_2_V' to 'classify_x_local_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_3_V' to 'classify_x_local_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_4_V' to 'classify_x_local_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_5_V' to 'classify_x_local_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_6_V' to 'classify_x_local_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_7_V' to 'classify_x_local_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_0_V' to 'classify_x_local_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_1_V' to 'classify_x_local_b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_2_V' to 'classify_x_local_b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_3_V' to 'classify_x_local_b8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_4_V' to 'classify_x_local_b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_5_V' to 'classify_x_local_cau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_6_V' to 'classify_x_local_cbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_7_V' to 'classify_x_local_ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_0_V' to 'classify_x_local_cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_1_V' to 'classify_x_local_ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_2_V' to 'classify_x_local_cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_3_V' to 'classify_x_local_cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_4_V' to 'classify_x_local_chv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_5_V' to 'classify_x_local_civ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_6_V' to 'classify_x_local_cjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_7_V' to 'classify_x_local_ckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3clv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8cmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_cow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_cpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_7s_29_1_1' to 'classify_mul_mul_cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_6s_28_1_1' to 'classify_mul_mul_crw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_csw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8cmv': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cqw': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_crw': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_csw': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_cnw': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_cow': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_cpw': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3clv': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 11.512 seconds; current allocated memory: 356.700 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8cmv_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:02:11 . Memory (MB): peak = 654.504 ; gain = 598.578
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 131.642 seconds; peak allocated memory: 356.700 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file Classifier.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file Classifier.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file Exp.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file Exp.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file bias.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file svs.h; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 102.707 ; gain = 46.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 102.707 ; gain = 46.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:97).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:108).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:01:47 . Memory (MB): peak = 654.941 ; gain = 598.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:01:48 . Memory (MB): peak = 654.941 ; gain = 598.934
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'load_image_loop' (ADSD/Classifier.cpp:42) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:69) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:33) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (ADSD/Classifier.cpp:45) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:60) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:69) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:73) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:94) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:103) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:23) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:94:39) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:105:2) to (ADSD/Classifier.cpp:108:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...143 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:02:05 . Memory (MB): peak = 654.941 ; gain = 598.934
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:55:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:44:27). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:02:13 . Memory (MB): peak = 654.941 ; gain = 598.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.17'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 143.396 seconds; current allocated memory: 308.069 MB.
INFO: [HLS 200-434] Only 18 loops out of a total 19 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.813 seconds; current allocated memory: 324.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_0_V' to 'classify_x_local_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_1_V' to 'classify_x_local_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_2_V' to 'classify_x_local_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_3_V' to 'classify_x_local_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_4_V' to 'classify_x_local_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_5_V' to 'classify_x_local_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_6_V' to 'classify_x_local_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_7_V' to 'classify_x_local_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_0_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_1_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_2_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_3_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_4_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_5_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_6_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_7_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_0_V' to 'classify_x_local_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_1_V' to 'classify_x_local_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_2_V' to 'classify_x_local_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_3_V' to 'classify_x_local_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_4_V' to 'classify_x_local_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_5_V' to 'classify_x_local_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_6_V' to 'classify_x_local_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_7_V' to 'classify_x_local_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_0_V' to 'classify_x_local_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_1_V' to 'classify_x_local_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_2_V' to 'classify_x_local_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_3_V' to 'classify_x_local_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_4_V' to 'classify_x_local_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_5_V' to 'classify_x_local_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_6_V' to 'classify_x_local_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_7_V' to 'classify_x_local_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_0_V' to 'classify_x_local_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_1_V' to 'classify_x_local_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_2_V' to 'classify_x_local_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_3_V' to 'classify_x_local_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_4_V' to 'classify_x_local_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_5_V' to 'classify_x_local_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_6_V' to 'classify_x_local_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_7_V' to 'classify_x_local_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_0_V' to 'classify_x_local_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_1_V' to 'classify_x_local_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_2_V' to 'classify_x_local_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_3_V' to 'classify_x_local_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_4_V' to 'classify_x_local_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_5_V' to 'classify_x_local_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_6_V' to 'classify_x_local_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_7_V' to 'classify_x_local_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_0_V' to 'classify_x_local_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_1_V' to 'classify_x_local_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_2_V' to 'classify_x_local_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_3_V' to 'classify_x_local_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_4_V' to 'classify_x_local_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_5_V' to 'classify_x_local_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_6_V' to 'classify_x_local_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_7_V' to 'classify_x_local_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_0_V' to 'classify_x_local_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_1_V' to 'classify_x_local_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_2_V' to 'classify_x_local_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_3_V' to 'classify_x_local_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_4_V' to 'classify_x_local_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_5_V' to 'classify_x_local_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_6_V' to 'classify_x_local_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_7_V' to 'classify_x_local_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_0_V' to 'classify_x_local_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_1_V' to 'classify_x_local_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_2_V' to 'classify_x_local_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_3_V' to 'classify_x_local_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_4_V' to 'classify_x_local_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_5_V' to 'classify_x_local_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_6_V' to 'classify_x_local_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_7_V' to 'classify_x_local_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_0_V' to 'classify_x_local_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_1_V' to 'classify_x_local_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_2_V' to 'classify_x_local_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_3_V' to 'classify_x_local_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_4_V' to 'classify_x_local_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_5_V' to 'classify_x_local_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_6_V' to 'classify_x_local_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_7_V' to 'classify_x_local_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_0_V' to 'classify_x_local_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_1_V' to 'classify_x_local_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_2_V' to 'classify_x_local_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_3_V' to 'classify_x_local_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_4_V' to 'classify_x_local_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_5_V' to 'classify_x_local_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_6_V' to 'classify_x_local_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_7_V' to 'classify_x_local_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_0_V' to 'classify_x_local_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_1_V' to 'classify_x_local_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_2_V' to 'classify_x_local_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_3_V' to 'classify_x_local_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_4_V' to 'classify_x_local_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_5_V' to 'classify_x_local_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_6_V' to 'classify_x_local_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_7_V' to 'classify_x_local_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_0_V' to 'classify_x_local_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_1_V' to 'classify_x_local_b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_2_V' to 'classify_x_local_b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_3_V' to 'classify_x_local_b8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_4_V' to 'classify_x_local_b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_5_V' to 'classify_x_local_cau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_6_V' to 'classify_x_local_cbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_7_V' to 'classify_x_local_ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_0_V' to 'classify_x_local_cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_1_V' to 'classify_x_local_ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_2_V' to 'classify_x_local_cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_3_V' to 'classify_x_local_cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_4_V' to 'classify_x_local_chv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_5_V' to 'classify_x_local_civ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_6_V' to 'classify_x_local_cjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_7_V' to 'classify_x_local_ckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3clv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8cmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_cow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_cpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_7s_29_1_1' to 'classify_mul_mul_cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_6s_28_1_1' to 'classify_mul_mul_crw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_csw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8cmv': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cqw': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_crw': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_csw': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_cnw': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_cow': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_cpw': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3clv': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 19.633 seconds; current allocated memory: 356.752 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8cmv_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:58 ; elapsed = 00:03:41 . Memory (MB): peak = 654.941 ; gain = 598.934
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 221.539 seconds; peak allocated memory: 356.752 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:18 . Memory (MB): peak = 102.379 ; gain = 46.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:18 . Memory (MB): peak = 102.379 ; gain = 46.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
WARNING: [XFORM 203-604] Allocation directive (ADSD/Classifier.cpp:94) on function 'compute_exp'' (ADSD/Exp.cpp:22) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:98).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:01:47 . Memory (MB): peak = 654.961 ; gain = 599.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:01:47 . Memory (MB): peak = 654.961 ; gain = 599.105
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'load_image_loop' (ADSD/Classifier.cpp:42) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:69) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:33) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (ADSD/Classifier.cpp:45) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:60) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:69) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:73) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:95) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:104) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:23) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:32) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:106:2) to (ADSD/Classifier.cpp:109:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...143 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:02:07 . Memory (MB): peak = 654.961 ; gain = 599.105
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:55:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:44:27). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:02:17 . Memory (MB): peak = 654.961 ; gain = 599.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.17'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 151.38 seconds; current allocated memory: 308.039 MB.
INFO: [HLS 200-434] Only 18 loops out of a total 19 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.116 seconds; current allocated memory: 324.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_0_V' to 'classify_x_local_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_1_V' to 'classify_x_local_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_2_V' to 'classify_x_local_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_3_V' to 'classify_x_local_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_4_V' to 'classify_x_local_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_5_V' to 'classify_x_local_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_6_V' to 'classify_x_local_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_7_V' to 'classify_x_local_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_0_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_1_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_2_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_3_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_4_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_5_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_6_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_7_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_0_V' to 'classify_x_local_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_1_V' to 'classify_x_local_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_2_V' to 'classify_x_local_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_3_V' to 'classify_x_local_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_4_V' to 'classify_x_local_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_5_V' to 'classify_x_local_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_6_V' to 'classify_x_local_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_7_V' to 'classify_x_local_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_0_V' to 'classify_x_local_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_1_V' to 'classify_x_local_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_2_V' to 'classify_x_local_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_3_V' to 'classify_x_local_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_4_V' to 'classify_x_local_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_5_V' to 'classify_x_local_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_6_V' to 'classify_x_local_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_7_V' to 'classify_x_local_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_0_V' to 'classify_x_local_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_1_V' to 'classify_x_local_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_2_V' to 'classify_x_local_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_3_V' to 'classify_x_local_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_4_V' to 'classify_x_local_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_5_V' to 'classify_x_local_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_6_V' to 'classify_x_local_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_7_V' to 'classify_x_local_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_0_V' to 'classify_x_local_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_1_V' to 'classify_x_local_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_2_V' to 'classify_x_local_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_3_V' to 'classify_x_local_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_4_V' to 'classify_x_local_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_5_V' to 'classify_x_local_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_6_V' to 'classify_x_local_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_7_V' to 'classify_x_local_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_0_V' to 'classify_x_local_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_1_V' to 'classify_x_local_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_2_V' to 'classify_x_local_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_3_V' to 'classify_x_local_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_4_V' to 'classify_x_local_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_5_V' to 'classify_x_local_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_6_V' to 'classify_x_local_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_7_V' to 'classify_x_local_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_0_V' to 'classify_x_local_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_1_V' to 'classify_x_local_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_2_V' to 'classify_x_local_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_3_V' to 'classify_x_local_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_4_V' to 'classify_x_local_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_5_V' to 'classify_x_local_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_6_V' to 'classify_x_local_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_7_V' to 'classify_x_local_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_0_V' to 'classify_x_local_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_1_V' to 'classify_x_local_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_2_V' to 'classify_x_local_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_3_V' to 'classify_x_local_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_4_V' to 'classify_x_local_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_5_V' to 'classify_x_local_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_6_V' to 'classify_x_local_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_7_V' to 'classify_x_local_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_0_V' to 'classify_x_local_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_1_V' to 'classify_x_local_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_2_V' to 'classify_x_local_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_3_V' to 'classify_x_local_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_4_V' to 'classify_x_local_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_5_V' to 'classify_x_local_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_6_V' to 'classify_x_local_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_7_V' to 'classify_x_local_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_0_V' to 'classify_x_local_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_1_V' to 'classify_x_local_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_2_V' to 'classify_x_local_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_3_V' to 'classify_x_local_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_4_V' to 'classify_x_local_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_5_V' to 'classify_x_local_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_6_V' to 'classify_x_local_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_7_V' to 'classify_x_local_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_0_V' to 'classify_x_local_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_1_V' to 'classify_x_local_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_2_V' to 'classify_x_local_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_3_V' to 'classify_x_local_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_4_V' to 'classify_x_local_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_5_V' to 'classify_x_local_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_6_V' to 'classify_x_local_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_7_V' to 'classify_x_local_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_0_V' to 'classify_x_local_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_1_V' to 'classify_x_local_b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_2_V' to 'classify_x_local_b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_3_V' to 'classify_x_local_b8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_4_V' to 'classify_x_local_b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_5_V' to 'classify_x_local_cau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_6_V' to 'classify_x_local_cbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_7_V' to 'classify_x_local_ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_0_V' to 'classify_x_local_cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_1_V' to 'classify_x_local_ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_2_V' to 'classify_x_local_cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_3_V' to 'classify_x_local_cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_4_V' to 'classify_x_local_chv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_5_V' to 'classify_x_local_civ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_6_V' to 'classify_x_local_cjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_7_V' to 'classify_x_local_ckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3clv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8cmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_cow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_cpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_7s_29_1_1' to 'classify_mul_mul_cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_6s_28_1_1' to 'classify_mul_mul_crw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_csw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8cmv': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cqw': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_crw': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_csw': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_cnw': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_cow': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_cpw': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3clv': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 21.27 seconds; current allocated memory: 356.722 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8cmv_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:01 ; elapsed = 00:03:45 . Memory (MB): peak = 654.961 ; gain = 599.105
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 225.593 seconds; peak allocated memory: 356.722 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:22 . Memory (MB): peak = 102.363 ; gain = 45.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:22 . Memory (MB): peak = 102.363 ; gain = 45.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
WARNING: [XFORM 203-604] Allocation directive (ADSD/Classifier.cpp:94) on function 'compute_exp'' (ADSD/Exp.cpp:22) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:98).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:01:55 . Memory (MB): peak = 654.883 ; gain = 598.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:01:55 . Memory (MB): peak = 654.883 ; gain = 598.246
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'load_image_loop' (ADSD/Classifier.cpp:42) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:69) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:33) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (ADSD/Classifier.cpp:45) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:60) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:69) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:73) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:95) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:104) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:23) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:32) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:106:2) to (ADSD/Classifier.cpp:109:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:02:18 . Memory (MB): peak = 654.883 ; gain = 598.246
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:55:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:44:27). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:02:29 . Memory (MB): peak = 654.883 ; gain = 598.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.17'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 162.478 seconds; current allocated memory: 322.142 MB.
INFO: [HLS 200-434] Only 18 loops out of a total 19 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.095 seconds; current allocated memory: 343.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_0_V' to 'classify_x_local_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_1_V' to 'classify_x_local_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_2_V' to 'classify_x_local_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_3_V' to 'classify_x_local_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_4_V' to 'classify_x_local_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_5_V' to 'classify_x_local_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_6_V' to 'classify_x_local_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_7_V' to 'classify_x_local_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_0_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_1_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_2_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_3_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_4_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_5_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_6_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_7_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_0_V' to 'classify_x_local_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_1_V' to 'classify_x_local_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_2_V' to 'classify_x_local_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_3_V' to 'classify_x_local_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_4_V' to 'classify_x_local_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_5_V' to 'classify_x_local_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_6_V' to 'classify_x_local_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_7_V' to 'classify_x_local_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_0_V' to 'classify_x_local_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_1_V' to 'classify_x_local_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_2_V' to 'classify_x_local_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_3_V' to 'classify_x_local_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_4_V' to 'classify_x_local_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_5_V' to 'classify_x_local_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_6_V' to 'classify_x_local_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_7_V' to 'classify_x_local_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_0_V' to 'classify_x_local_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_1_V' to 'classify_x_local_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_2_V' to 'classify_x_local_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_3_V' to 'classify_x_local_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_4_V' to 'classify_x_local_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_5_V' to 'classify_x_local_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_6_V' to 'classify_x_local_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_7_V' to 'classify_x_local_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_0_V' to 'classify_x_local_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_1_V' to 'classify_x_local_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_2_V' to 'classify_x_local_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_3_V' to 'classify_x_local_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_4_V' to 'classify_x_local_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_5_V' to 'classify_x_local_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_6_V' to 'classify_x_local_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_7_V' to 'classify_x_local_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_0_V' to 'classify_x_local_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_1_V' to 'classify_x_local_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_2_V' to 'classify_x_local_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_3_V' to 'classify_x_local_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_4_V' to 'classify_x_local_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_5_V' to 'classify_x_local_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_6_V' to 'classify_x_local_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_7_V' to 'classify_x_local_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_0_V' to 'classify_x_local_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_1_V' to 'classify_x_local_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_2_V' to 'classify_x_local_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_3_V' to 'classify_x_local_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_4_V' to 'classify_x_local_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_5_V' to 'classify_x_local_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_6_V' to 'classify_x_local_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_7_V' to 'classify_x_local_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_0_V' to 'classify_x_local_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_1_V' to 'classify_x_local_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_2_V' to 'classify_x_local_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_3_V' to 'classify_x_local_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_4_V' to 'classify_x_local_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_5_V' to 'classify_x_local_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_6_V' to 'classify_x_local_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_7_V' to 'classify_x_local_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_0_V' to 'classify_x_local_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_1_V' to 'classify_x_local_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_2_V' to 'classify_x_local_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_3_V' to 'classify_x_local_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_4_V' to 'classify_x_local_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_5_V' to 'classify_x_local_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_6_V' to 'classify_x_local_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_7_V' to 'classify_x_local_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_0_V' to 'classify_x_local_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_1_V' to 'classify_x_local_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_2_V' to 'classify_x_local_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_3_V' to 'classify_x_local_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_4_V' to 'classify_x_local_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_5_V' to 'classify_x_local_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_6_V' to 'classify_x_local_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_7_V' to 'classify_x_local_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_0_V' to 'classify_x_local_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_1_V' to 'classify_x_local_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_2_V' to 'classify_x_local_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_3_V' to 'classify_x_local_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_4_V' to 'classify_x_local_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_5_V' to 'classify_x_local_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_6_V' to 'classify_x_local_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_7_V' to 'classify_x_local_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_0_V' to 'classify_x_local_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_1_V' to 'classify_x_local_b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_2_V' to 'classify_x_local_b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_3_V' to 'classify_x_local_b8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_4_V' to 'classify_x_local_b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_5_V' to 'classify_x_local_cau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_6_V' to 'classify_x_local_cbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_7_V' to 'classify_x_local_ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_0_V' to 'classify_x_local_cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_1_V' to 'classify_x_local_ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_2_V' to 'classify_x_local_cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_3_V' to 'classify_x_local_cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_4_V' to 'classify_x_local_chv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_5_V' to 'classify_x_local_civ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_6_V' to 'classify_x_local_cjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_7_V' to 'classify_x_local_ckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3clv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8cmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_cow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_cpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_7s_29_1_1' to 'classify_mul_mul_cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_6s_28_1_1' to 'classify_mul_mul_crw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_csw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8cmv': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_cqw': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_crw': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_csw': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_cnw': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_cow': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_cpw': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3clv': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 19.605 seconds; current allocated memory: 384.878 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8cmv_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:09 ; elapsed = 00:03:57 . Memory (MB): peak = 654.883 ; gain = 598.246
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 237.604 seconds; peak allocated memory: 384.878 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 102.480 ; gain = 46.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 102.480 ; gain = 46.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:112).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:72).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:01:47 . Memory (MB): peak = 654.840 ; gain = 598.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:01:48 . Memory (MB): peak = 654.840 ; gain = 598.418
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:25) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:41) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:50) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:69) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:77) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:18) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:72:60) to (ADSD/Exp.cpp:115:9) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:79:2) to (ADSD/Classifier.cpp:82:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...143 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:02:08 . Memory (MB): peak = 654.840 ; gain = 598.418
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:36:57) in function 'classify' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:33:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:02:22 . Memory (MB): peak = 654.840 ; gain = 598.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 157.59 seconds; current allocated memory: 336.196 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.3 seconds; current allocated memory: 373.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_udo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8qcK': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_tde': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_rcU': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 23.363 seconds; current allocated memory: 421.236 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8qcK_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:41 ; elapsed = 00:04:21 . Memory (MB): peak = 654.840 ; gain = 598.418
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 261.404 seconds; peak allocated memory: 421.236 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:31 . Memory (MB): peak = 102.539 ; gain = 45.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:31 . Memory (MB): peak = 102.539 ; gain = 45.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:112).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:72).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:02:02 . Memory (MB): peak = 654.711 ; gain = 598.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:02:02 . Memory (MB): peak = 654.711 ; gain = 598.020
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:25) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:41) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:50) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:69) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:77) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:18) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:72:60) to (ADSD/Exp.cpp:115:9) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:79:2) to (ADSD/Classifier.cpp:82:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...143 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:02:25 . Memory (MB): peak = 654.711 ; gain = 598.020
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:36:57) in function 'classify' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:33:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:02:40 . Memory (MB): peak = 654.711 ; gain = 598.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 180.781 seconds; current allocated memory: 336.180 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.085 seconds; current allocated memory: 373.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_udo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8qcK': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_tde': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_rcU': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 17.805 seconds; current allocated memory: 421.298 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8qcK_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:28 ; elapsed = 00:04:25 . Memory (MB): peak = 654.711 ; gain = 598.020
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 265.715 seconds; peak allocated memory: 421.298 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 102.605 ; gain = 46.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 102.605 ; gain = 46.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:112).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:72).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:01:41 . Memory (MB): peak = 654.719 ; gain = 598.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:01:41 . Memory (MB): peak = 654.719 ; gain = 598.820
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:25) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:41) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:50) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:69) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) in function 'classify' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) in function 'classify' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:77) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:18) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:72:60) to (ADSD/Exp.cpp:115:9) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:109:26) to (ADSD/Exp.cpp:124:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:79:2) to (ADSD/Classifier.cpp:82:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...143 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:01:56 . Memory (MB): peak = 654.719 ; gain = 598.820
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:36:57) in function 'classify' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:33:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:02:08 . Memory (MB): peak = 654.719 ; gain = 598.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 145.375 seconds; current allocated memory: 336.212 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.42 seconds; current allocated memory: 373.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_7s_22s_29_1_1' to 'classify_mul_mul_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_6s_22s_28_1_1' to 'classify_mul_mul_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_udo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8qcK': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_tde': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_rcU': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 18.159 seconds; current allocated memory: 421.299 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8qcK_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:13 ; elapsed = 00:03:50 . Memory (MB): peak = 654.719 ; gain = 598.820
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 230.166 seconds; peak allocated memory: 421.299 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:16 . Memory (MB): peak = 102.500 ; gain = 45.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:16 . Memory (MB): peak = 102.500 ; gain = 45.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:72).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:01:49 . Memory (MB): peak = 654.656 ; gain = 597.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:01:50 . Memory (MB): peak = 654.656 ; gain = 597.965
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:25) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:41) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:50) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:69) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:77) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:18) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:69:39) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:79:2) to (ADSD/Classifier.cpp:82:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...143 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:02:01 . Memory (MB): peak = 654.656 ; gain = 597.965
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.2' (ADSD/Classifier.cpp:69:23) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:36:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:33:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:02:07 . Memory (MB): peak = 654.656 ; gain = 597.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 131.342 seconds; current allocated memory: 287.789 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.075 seconds; current allocated memory: 297.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8qcK': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_vdy': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_rcU': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_udo': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_tde': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 9.783 seconds; current allocated memory: 319.811 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8qcK_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:29 ; elapsed = 00:03:06 . Memory (MB): peak = 654.656 ; gain = 597.965
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 186.382 seconds; peak allocated memory: 319.811 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:11 . Memory (MB): peak = 102.590 ; gain = 46.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:11 . Memory (MB): peak = 102.590 ; gain = 46.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.4' (ADSD/Classifier.cpp:69) in function 'classify(ap_fixed<8, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:72).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:01:40 . Memory (MB): peak = 654.027 ; gain = 597.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:01:41 . Memory (MB): peak = 654.027 ; gain = 597.723
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:69) in function 'classify': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:25) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:41) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:50) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:69) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:77) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:18) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:69:39) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:79:2) to (ADSD/Classifier.cpp:82:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...143 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:01:54 . Memory (MB): peak = 654.027 ; gain = 597.723
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:36:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:33:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:02:01 . Memory (MB): peak = 654.027 ; gain = 597.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.17'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 130.268 seconds; current allocated memory: 301.334 MB.
INFO: [HLS 200-434] Only 18 loops out of a total 19 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.409 seconds; current allocated memory: 315.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_7s_29_1_1' to 'classify_mul_mul_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_6s_28_1_1' to 'classify_mul_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8qcK': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_udo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_vdy': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_rcU': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_sc4': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_tde': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 12.978 seconds; current allocated memory: 345.304 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8qcK_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:38 ; elapsed = 00:03:17 . Memory (MB): peak = 654.027 ; gain = 597.723
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 197.066 seconds; peak allocated memory: 345.304 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 102.574 ; gain = 46.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 102.574 ; gain = 46.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:72).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:01:42 . Memory (MB): peak = 654.676 ; gain = 598.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:01:43 . Memory (MB): peak = 654.676 ; gain = 598.523
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:25) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:41) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:50) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:69) in function 'classify' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:77) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:18) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:72:60) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:79:2) to (ADSD/Classifier.cpp:82:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...143 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:01:52 . Memory (MB): peak = 654.676 ; gain = 598.523
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.2' (ADSD/Classifier.cpp:69:23) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:36:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:33:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:01:55 . Memory (MB): peak = 654.676 ; gain = 598.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 117.597 seconds; current allocated memory: 275.226 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.016 seconds; current allocated memory: 281.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8qcK': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_wdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_udo': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_tde': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 7.618 seconds; current allocated memory: 295.743 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8qcK_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:10 ; elapsed = 00:02:43 . Memory (MB): peak = 654.676 ; gain = 598.523
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 163.454 seconds; peak allocated memory: 295.743 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:20 . Memory (MB): peak = 102.676 ; gain = 46.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:20 . Memory (MB): peak = 102.676 ; gain = 46.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:72).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:02:00 . Memory (MB): peak = 654.871 ; gain = 598.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:02:00 . Memory (MB): peak = 654.871 ; gain = 598.723
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:25) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:41) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:50) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:69) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:77) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:18) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:72:60) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:74:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:79:2) to (ADSD/Classifier.cpp:82:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...143 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:02:16 . Memory (MB): peak = 654.871 ; gain = 598.723
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.2' (ADSD/Classifier.cpp:69:23) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:36:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:33:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:02:23 . Memory (MB): peak = 654.871 ; gain = 598.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 148.555 seconds; current allocated memory: 279.396 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.714 seconds; current allocated memory: 287.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8qcK': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_wdI': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_rcU': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_udo': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_vdy': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_sc4': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_tde': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 9.358 seconds; current allocated memory: 303.812 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8qcK_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:37 ; elapsed = 00:03:18 . Memory (MB): peak = 654.871 ; gain = 598.723
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 198.565 seconds; peak allocated memory: 303.812 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 102.320 ; gain = 45.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 102.320 ; gain = 45.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:72).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 654.105 ; gain = 597.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 654.105 ; gain = 597.543
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:25) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:41) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:50) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:69) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:77) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:18) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:69:39) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:79:2) to (ADSD/Classifier.cpp:82:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:01:58 . Memory (MB): peak = 654.105 ; gain = 597.543
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.2' (ADSD/Classifier.cpp:69:23) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:36:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:33:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:02:08 . Memory (MB): peak = 654.105 ; gain = 597.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 134.046 seconds; current allocated memory: 303.775 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.422 seconds; current allocated memory: 318.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8qcK': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_vdy': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_rcU': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_udo': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_tde': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 13.668 seconds; current allocated memory: 347.074 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8qcK_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:41 ; elapsed = 00:03:12 . Memory (MB): peak = 654.105 ; gain = 597.543
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 192.068 seconds; peak allocated memory: 347.074 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:19 . Memory (MB): peak = 102.648 ; gain = 46.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:19 . Memory (MB): peak = 102.648 ; gain = 46.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:72).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 654.762 ; gain = 598.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:01:51 . Memory (MB): peak = 654.762 ; gain = 598.992
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:25) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:41) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:50) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:69) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:77) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:18) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:69:39) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:79:2) to (ADSD/Classifier.cpp:82:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:02:13 . Memory (MB): peak = 654.762 ; gain = 598.992
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.2' (ADSD/Classifier.cpp:69:23) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:36:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:33:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:02:23 . Memory (MB): peak = 654.762 ; gain = 598.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 151.062 seconds; current allocated memory: 303.661 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.206 seconds; current allocated memory: 317.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_wdI' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'classify' is 7040 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8qcK': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_vdy': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_rcU': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_udo': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_tde': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 18.462 seconds; current allocated memory: 346.883 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8qcK_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:06 ; elapsed = 00:03:50 . Memory (MB): peak = 654.762 ; gain = 598.992
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 230.453 seconds; peak allocated memory: 346.883 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:34 . Memory (MB): peak = 102.539 ; gain = 46.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:34 . Memory (MB): peak = 102.539 ; gain = 46.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:72).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:02:12 . Memory (MB): peak = 654.801 ; gain = 598.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:02:12 . Memory (MB): peak = 654.801 ; gain = 598.828
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:25) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:41) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:50) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:69) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:77) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:18) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:69:39) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:79:2) to (ADSD/Classifier.cpp:82:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...143 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:02:32 . Memory (MB): peak = 654.801 ; gain = 598.828
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:36:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:33:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:02:41 . Memory (MB): peak = 654.801 ; gain = 598.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.17'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 173.409 seconds; current allocated memory: 301.332 MB.
INFO: [HLS 200-434] Only 18 loops out of a total 19 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.545 seconds; current allocated memory: 315.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_7s_29_1_1' to 'classify_mul_mul_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_6s_28_1_1' to 'classify_mul_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8qcK': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_udo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_vdy': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_rcU': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_sc4': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_tde': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 15.484 seconds; current allocated memory: 345.302 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8qcK_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:03 ; elapsed = 00:04:03 . Memory (MB): peak = 654.801 ; gain = 598.828
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 243.227 seconds; peak allocated memory: 345.302 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:19 . Memory (MB): peak = 102.309 ; gain = 45.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:19 . Memory (MB): peak = 102.309 ; gain = 45.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:72).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:01:48 . Memory (MB): peak = 653.879 ; gain = 597.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:01:49 . Memory (MB): peak = 653.879 ; gain = 597.324
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:25) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:41) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:50) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:69) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:77) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:18) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:69:39) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:79:2) to (ADSD/Classifier.cpp:82:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:02:11 . Memory (MB): peak = 653.879 ; gain = 597.324
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.2' (ADSD/Classifier.cpp:69:23) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:36:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:33:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:02:20 . Memory (MB): peak = 653.879 ; gain = 597.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 148.821 seconds; current allocated memory: 303.740 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.396 seconds; current allocated memory: 318.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8qcK': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_vdy': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_rcU': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_udo': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_tde': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 15.941 seconds; current allocated memory: 347.070 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8qcK_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:00 ; elapsed = 00:03:43 . Memory (MB): peak = 653.879 ; gain = 597.324
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 223.591 seconds; peak allocated memory: 347.070 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:34 . Memory (MB): peak = 102.531 ; gain = 46.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:34 . Memory (MB): peak = 102.531 ; gain = 46.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:72).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:04 ; elapsed = 00:02:47 . Memory (MB): peak = 654.195 ; gain = 598.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:05 ; elapsed = 00:02:48 . Memory (MB): peak = 654.195 ; gain = 598.199
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:25) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:41) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:46) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:50) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3' (ADSD/Classifier.cpp:69) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:77) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:18) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_acc.V' (ADSD/Classifier.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:69:39) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:79:2) to (ADSD/Classifier.cpp:82:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:6)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:03:28 . Memory (MB): peak = 654.195 ; gain = 598.199
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.2' (ADSD/Classifier.cpp:69:23) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:36:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:33:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:56 ; elapsed = 00:03:43 . Memory (MB): peak = 654.195 ; gain = 598.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 238.118 seconds; current allocated memory: 303.740 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.232 seconds; current allocated memory: 318.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8qcK': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_vdy': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_rcU': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_udo': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_tde': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 28.848 seconds; current allocated memory: 347.070 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8qcK_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_hbi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:35 ; elapsed = 00:06:03 . Memory (MB): peak = 654.195 ; gain = 598.199
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 363.735 seconds; peak allocated memory: 347.070 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:23 . Memory (MB): peak = 102.453 ; gain = 45.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:23 . Memory (MB): peak = 102.453 ; gain = 45.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:99).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:107).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:118).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:01:54 . Memory (MB): peak = 655.180 ; gain = 598.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:01:55 . Memory (MB): peak = 655.180 ; gain = 598.645
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:70) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:30) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:63) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:70) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:74) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:87) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:113) in function 'classify' completely.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:19) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V'  in dimension 2 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:115:2) to (ADSD/Classifier.cpp:118:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:02:09 . Memory (MB): peak = 655.180 ; gain = 598.645
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Reconstruct_Loop' (ADSD/Classifier.cpp:87:57) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:56:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:42:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:02:13 . Memory (MB): peak = 655.180 ; gain = 598.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 139.566 seconds; current allocated memory: 296.885 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.394 seconds; current allocated memory: 309.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_10_10' to 'classify_svs_V_10vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_11_10' to 'classify_svs_V_11wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_12_10' to 'classify_svs_V_12xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_13_10' to 'classify_svs_V_13yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_14_10' to 'classify_svs_V_14zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_15_10' to 'classify_svs_V_15Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_10_11' to 'classify_svs_V_10Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_11_11' to 'classify_svs_V_11CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_12_11' to 'classify_svs_V_12DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_13_11' to 'classify_svs_V_13Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_14_11' to 'classify_svs_V_14Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_15_11' to 'classify_svs_V_15Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_10_12' to 'classify_svs_V_10Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_11_12' to 'classify_svs_V_11IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_12_12' to 'classify_svs_V_12JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_13_12' to 'classify_svs_V_13KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_14_12' to 'classify_svs_V_14Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_15_12' to 'classify_svs_V_15Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_10_13' to 'classify_svs_V_10Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_11_13' to 'classify_svs_V_11OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_12_13' to 'classify_svs_V_12PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_13_13' to 'classify_svs_V_13QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_14_13' to 'classify_svs_V_14Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_15_13' to 'classify_svs_V_15Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_10_14' to 'classify_svs_V_10Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_11_14' to 'classify_svs_V_11UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_12_14' to 'classify_svs_V_12VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_13_14' to 'classify_svs_V_13WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_14_14' to 'classify_svs_V_14Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_15_14' to 'classify_svs_V_15Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_10_15' to 'classify_svs_V_10Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_11_15' to 'classify_svs_V_110iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_12_15' to 'classify_svs_V_121iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_13_15' to 'classify_svs_V_132iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_14_15' to 'classify_svs_V_143i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_svs_V_15_15' to 'classify_svs_V_154jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_norms5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_norms6jw' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_8s_8s_16_1_1' to 'classify_mul_8s_8bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_30_1_1' to 'classify_mux_164_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_bvn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_8s_8bom': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_bun': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_bvn': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_bpm': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_bsm': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_btn': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_bqm': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_brm': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6bnm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 18.612 seconds; current allocated memory: 336.148 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'classify_mul_8s_8bom_Mul_LUT_0'
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12DeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13KfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14Lf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15Mgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10Ngs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11OgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12PgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14Rg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15Shg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10Thq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11UhA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12VhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13WhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14Xh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15Yie_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10Zio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_110iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_121iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_132iS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_143i2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_154jc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_norms5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_norms6jw_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_7jG_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:45 ; elapsed = 00:04:08 . Memory (MB): peak = 655.180 ; gain = 598.645
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 248.186 seconds; peak allocated memory: 336.148 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:25 . Memory (MB): peak = 102.656 ; gain = 46.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:25 . Memory (MB): peak = 102.656 ; gain = 46.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:98).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:103).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:114).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:02:08 . Memory (MB): peak = 654.426 ; gain = 597.770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:02:09 . Memory (MB): peak = 654.426 ; gain = 597.770
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:67) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:32) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:62) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:67) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:71) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:88) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:109) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:22:1) and reshape directive (ADSD/Classifier.cpp:21:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:25) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:93:47) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:93:47) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:93:47) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:93:47) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:111:2) to (ADSD/Classifier.cpp:114:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:31 ; elapsed = 00:02:58 . Memory (MB): peak = 654.426 ; gain = 597.770
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Reconstruct_Loop' (ADSD/Classifier.cpp:88:57) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:57:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:44:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:45 ; elapsed = 00:03:13 . Memory (MB): peak = 654.426 ; gain = 597.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:79) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:50) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:81) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 196.248 seconds; current allocated memory: 292.919 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.306 seconds; current allocated memory: 303.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_Thq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Thq': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_PgM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Shg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_QgW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_Rg6': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 8.757 seconds; current allocated memory: 322.124 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:18 ; elapsed = 00:04:09 . Memory (MB): peak = 654.426 ; gain = 597.770
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 249.219 seconds; peak allocated memory: 322.124 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 102.438 ; gain = 46.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 102.438 ; gain = 46.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:98).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:103).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:114).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 143.250 ; gain = 87.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 162.215 ; gain = 106.262
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:67) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:32) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:62) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:67) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:71) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:88) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:109) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:22:1) and reshape directive (ADSD/Classifier.cpp:21:1) on the same variable 'svs'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:25) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:67:57) to (ADSD/Classifier.cpp:67:51) in function 'classify'... converting 2305 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:106:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:106:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:106:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:111:2) to (ADSD/Classifier.cpp:114:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:18 ; elapsed = 00:02:43 . Memory (MB): peak = 543.926 ; gain = 487.973
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Reconstruct_Loop' (ADSD/Classifier.cpp:88:57) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:57:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:44:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:47 ; elapsed = 00:04:12 . Memory (MB): peak = 543.926 ; gain = 487.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:79) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:50) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:81) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 274.308 seconds; current allocated memory: 333.891 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 38.94 seconds; current allocated memory: 379.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_30_1_1' to 'classify_mux_164_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_UhA' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'classify' is 22272 from HDL expression: ((1'b0 == ap_block_pp1_stage0_11001) & (exitcond4_reg_88997 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_UhA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_PgM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Shg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Thq': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_QgW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_Rg6': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 39.596 seconds; current allocated memory: 473.118 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:06 ; elapsed = 00:08:05 . Memory (MB): peak = 896.625 ; gain = 840.672
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 485.609 seconds; peak allocated memory: 473.118 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 102.473 ; gain = 46.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 102.473 ; gain = 46.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:98).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:103).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:114).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:01:47 . Memory (MB): peak = 654.566 ; gain = 598.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:01:48 . Memory (MB): peak = 654.566 ; gain = 598.414
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:67) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:32) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:62) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:67) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:71) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:88) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:109) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:22:1) and reshape directive (ADSD/Classifier.cpp:21:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:25) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:106:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:106:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:106:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:111:2) to (ADSD/Classifier.cpp:114:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:02:23 . Memory (MB): peak = 654.566 ; gain = 598.414
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Reconstruct_Loop' (ADSD/Classifier.cpp:88:57) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:57:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:44:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:02:36 . Memory (MB): peak = 654.566 ; gain = 598.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:81) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:79) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:50) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 159.113 seconds; current allocated memory: 292.653 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 302.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_30_1_1' to 'classify_mux_164_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_UhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_UhA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_PgM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Shg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Thq': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_QgW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_Rg6': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 6.276 seconds; current allocated memory: 321.782 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:37 ; elapsed = 00:03:09 . Memory (MB): peak = 654.566 ; gain = 598.414
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 188.806 seconds; peak allocated memory: 321.782 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:24 . Memory (MB): peak = 102.609 ; gain = 46.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:24 . Memory (MB): peak = 102.609 ; gain = 46.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:102).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:107).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:117).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:01:55 . Memory (MB): peak = 656.434 ; gain = 600.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:01:56 . Memory (MB): peak = 656.434 ; gain = 600.375
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:70) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:31) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:65) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:70) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:74) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:93) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:112) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:22:1) and reshape directive (ADSD/Classifier.cpp:21:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:99:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:109:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:109:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:109:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:114:2) to (ADSD/Classifier.cpp:117:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:02:15 . Memory (MB): peak = 656.434 ; gain = 600.375
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Reconstruct_Loop' (ADSD/Classifier.cpp:93:57) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:60:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:43:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:02:19 . Memory (MB): peak = 656.434 ; gain = 600.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 141.972 seconds; current allocated memory: 291.102 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.013 seconds; current allocated memory: 301.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_30_1_1' to 'classify_mux_164_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_11s_11s_22_1_1' to 'classify_mul_mul_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_11s_22_1_1' to 'classify_mul_mul_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_9s_11s_22_1_1' to 'classify_mul_mul_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_10s_11s_22_1_1' to 'classify_mul_mul_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_Yie' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'classify' is 5632 from HDL expression: ((1'b0 == ap_block_pp1_stage0_11001) & (exitcond4_reg_19044_pp1_iter1_reg == 1'd0))
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_UhA': 244 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_VhK': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_WhU': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Xh4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Yie': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_PgM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Shg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Thq': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_QgW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_Rg6': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 7.201 seconds; current allocated memory: 323.334 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:18 ; elapsed = 00:02:56 . Memory (MB): peak = 656.434 ; gain = 600.375
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 176.739 seconds; peak allocated memory: 323.334 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:45 . Memory (MB): peak = 102.414 ; gain = 45.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:45 . Memory (MB): peak = 102.414 ; gain = 45.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:102).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:107).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:117).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:02:16 . Memory (MB): peak = 656.371 ; gain = 599.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:02:17 . Memory (MB): peak = 656.371 ; gain = 599.910
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:70) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:31) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:65) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:70) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:74) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:93) in function 'classify' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:112) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:22:1) and reshape directive (ADSD/Classifier.cpp:21:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:99:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:109:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:109:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:109:9) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:114:2) to (ADSD/Classifier.cpp:117:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:02:36 . Memory (MB): peak = 656.371 ; gain = 599.910
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Reconstruct_Loop' (ADSD/Classifier.cpp:93:57) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:60:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:43:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:02:45 . Memory (MB): peak = 656.371 ; gain = 599.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 169.368 seconds; current allocated memory: 291.102 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.765 seconds; current allocated memory: 301.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_30_1_1' to 'classify_mux_164_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_11s_11s_22_1_1' to 'classify_mul_mul_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_11s_22_1_1' to 'classify_mul_mul_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_9s_11s_22_1_1' to 'classify_mul_mul_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_10s_11s_22_1_1' to 'classify_mul_mul_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_Yie' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'classify' is 5632 from HDL expression: ((1'b0 == ap_block_pp1_stage0_11001) & (exitcond4_reg_19044_pp1_iter1_reg == 1'd0))
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_UhA': 244 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_VhK': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_WhU': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Xh4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Yie': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_PgM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Shg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Thq': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_QgW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_Rg6': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 6.476 seconds; current allocated memory: 323.333 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:22 ; elapsed = 00:03:21 . Memory (MB): peak = 656.371 ; gain = 599.910
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 201.604 seconds; peak allocated memory: 323.333 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 102.621 ; gain = 46.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 102.621 ; gain = 46.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:102).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:107).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:117).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:01:40 . Memory (MB): peak = 656.863 ; gain = 600.277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:01:41 . Memory (MB): peak = 656.863 ; gain = 600.277
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:70) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:31) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:65) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:70) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:74) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:93) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:112) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:22:1) and reshape directive (ADSD/Classifier.cpp:21:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:24) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:99:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:99:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:99:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:99:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:99:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:99:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:99:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:99:52) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:114:2) to (ADSD/Classifier.cpp:117:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:02:01 . Memory (MB): peak = 656.863 ; gain = 600.277
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Reconstruct_Loop' (ADSD/Classifier.cpp:93:57) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:60:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:43:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:02:07 . Memory (MB): peak = 656.863 ; gain = 600.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 130.409 seconds; current allocated memory: 300.782 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.418 seconds; current allocated memory: 313.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_30_1_1' to 'classify_mux_164_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_11s_11s_22_1_1' to 'classify_mul_mul_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_11s_22_1_1' to 'classify_mul_mul_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_9s_11s_22_1_1' to 'classify_mul_mul_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_10s_11s_22_1_1' to 'classify_mul_mul_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_Yie' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'classify' is 5632 from HDL expression: ((1'b0 == ap_block_pp1_stage0_11001) & (exitcond4_reg_23064_pp1_iter1_reg == 1'd0))
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Thq': 244 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_UhA': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_VhK': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_WhU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Xh4': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Yie': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Rg6': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Shg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_PgM': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_QgW': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 7.226 seconds; current allocated memory: 340.502 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:02:44 . Memory (MB): peak = 656.863 ; gain = 600.277
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 164.188 seconds; peak allocated memory: 340.502 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 102.707 ; gain = 46.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 102.707 ; gain = 46.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:98).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:103).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:114).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:01:41 . Memory (MB): peak = 655.547 ; gain = 599.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:01:42 . Memory (MB): peak = 655.547 ; gain = 599.477
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:67) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:32) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:62) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:67) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:71) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:88) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:109) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:22:1) and reshape directive (ADSD/Classifier.cpp:21:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:25) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:93:47) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:93:47) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:93:47) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:93:47) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:93:47) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:93:47) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:93:47) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:93:47) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:111:2) to (ADSD/Classifier.cpp:114:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:02:23 . Memory (MB): peak = 655.547 ; gain = 599.477
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Reconstruct_Loop' (ADSD/Classifier.cpp:88:57) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:57:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:44:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:25 ; elapsed = 00:02:39 . Memory (MB): peak = 655.547 ; gain = 599.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:81) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:79) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:50) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 166.229 seconds; current allocated memory: 302.748 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.842 seconds; current allocated memory: 316.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_Shg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Shg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Rg6': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_PgM': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_QgW': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 8.444 seconds; current allocated memory: 339.941 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:04 ; elapsed = 00:03:37 . Memory (MB): peak = 655.547 ; gain = 599.477
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 217.258 seconds; peak allocated memory: 339.941 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 102.734 ; gain = 46.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 102.734 ; gain = 46.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:98).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:103).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:114).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:01:42 . Memory (MB): peak = 654.434 ; gain = 598.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:01:42 . Memory (MB): peak = 654.434 ; gain = 598.523
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:67) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:32) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:62) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:67) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:71) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:88) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:109) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:22:1) and reshape directive (ADSD/Classifier.cpp:21:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:25) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:111:2) to (ADSD/Classifier.cpp:114:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:02:20 . Memory (MB): peak = 654.434 ; gain = 598.523
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Reconstruct_Loop' (ADSD/Classifier.cpp:88:57) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:57:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:44:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:02:33 . Memory (MB): peak = 654.434 ; gain = 598.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:79) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:50) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:81) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 158.287 seconds; current allocated memory: 302.216 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.682 seconds; current allocated memory: 314.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_30_1_1' to 'classify_mux_164_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_UhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Thq': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_UhA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Rg6': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Shg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_PgM': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_QgW': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 7.094 seconds; current allocated memory: 338.771 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:43 ; elapsed = 00:03:12 . Memory (MB): peak = 654.434 ; gain = 598.523
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 191.904 seconds; peak allocated memory: 338.771 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:52 . Memory (MB): peak = 102.359 ; gain = 46.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:52 . Memory (MB): peak = 102.359 ; gain = 46.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:98).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:103).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:114).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:02:36 . Memory (MB): peak = 655.270 ; gain = 599.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:02:37 . Memory (MB): peak = 655.270 ; gain = 599.293
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:67) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:32) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:62) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:67) in function 'classify' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:71) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:88) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:109) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:22:1) and reshape directive (ADSD/Classifier.cpp:21:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
WARNING: [XFORM 203-561] Updating loop upper bound from 25 to 24 for loop 'classify_label1' in function 'classify'.
WARNING: [XFORM 203-561] Updating loop lower bound from 25 to 24 for loop 'classify_label1' in function 'classify'.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:25) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:95:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:111:2) to (ADSD/Classifier.cpp:114:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...767 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:47 ; elapsed = 00:04:44 . Memory (MB): peak = 655.270 ; gain = 599.293
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Reconstruct_Loop' (ADSD/Classifier.cpp:88:57) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:57:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:44:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:28 ; elapsed = 00:05:26 . Memory (MB): peak = 655.270 ; gain = 599.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:79) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:50) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:81) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:81) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (ADSD/Classifier.cpp:81) of variable 'prod.V', ADSD/Classifier.cpp:81 on local variable 'prod.V', ADSD/Classifier.cpp:79 and 'store' operation (ADSD/Classifier.cpp:81) of variable 'prod.V', ADSD/Classifier.cpp:81 on local variable 'prod.V', ADSD/Classifier.cpp:79.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (13.113ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'add' operation ('tmp793', ADSD/Classifier.cpp:83) (0 ns)
	'add' operation ('dot_products[0].V', ADSD/Classifier.cpp:83) (4.37 ns)
	'phi' operation ('dot_products[0].V') with incoming values : ('dot_products[0].V', ADSD/Classifier.cpp:83) (0 ns)
	'add' operation ('tmp507', ADSD/Classifier.cpp:83) (0 ns)
	'add' operation ('tmp509', ADSD/Classifier.cpp:83) (4.37 ns)
	'add' operation ('tmp514', ADSD/Classifier.cpp:83) (0 ns)
	'add' operation ('dot_products[0].V', ADSD/Classifier.cpp:83) (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 338.232 seconds; current allocated memory: 324.307 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.479 seconds; current allocated memory: 342.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_30_1_1' to 'classify_mux_164_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_UhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Thq': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_UhA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Rg6': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Shg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_PgM': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_QgW': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 13.548 seconds; current allocated memory: 374.004 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:29 ; elapsed = 00:06:48 . Memory (MB): peak = 655.270 ; gain = 599.293
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 408.579 seconds; peak allocated memory: 374.004 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:49 . Memory (MB): peak = 102.359 ; gain = 46.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:49 . Memory (MB): peak = 102.359 ; gain = 46.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:99).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:104).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:115).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:02:32 . Memory (MB): peak = 654.812 ; gain = 598.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:02:33 . Memory (MB): peak = 654.812 ; gain = 598.867
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:68) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:32) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'load_image_loop' (ADSD/Classifier.cpp:42) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:63) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:68) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:89) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:110) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:22:1) and reshape directive (ADSD/Classifier.cpp:21:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:25) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:112:2) to (ADSD/Classifier.cpp:115:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...287 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:27 ; elapsed = 00:03:19 . Memory (MB): peak = 654.812 ; gain = 598.867
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Reconstruct_Loop' (ADSD/Classifier.cpp:89:57) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:58:57) in function 'classify' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:03:37 . Memory (MB): peak = 654.812 ; gain = 598.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:82) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('sq.V', ADSD/Classifier.cpp:51) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:80) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('sq.V', ADSD/Classifier.cpp:49) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus request on port 'gmem' (ADSD/Classifier.cpp:45) and bus request on port 'gmem' (ADSD/Classifier.cpp:45).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus request on port 'gmem' (ADSD/Classifier.cpp:45) and bus request on port 'gmem' (ADSD/Classifier.cpp:45).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus request on port 'gmem' (ADSD/Classifier.cpp:45) and bus request on port 'gmem' (ADSD/Classifier.cpp:45).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus request on port 'gmem' (ADSD/Classifier.cpp:45) and bus request on port 'gmem' (ADSD/Classifier.cpp:45).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between bus request on port 'gmem' (ADSD/Classifier.cpp:45) and bus request on port 'gmem' (ADSD/Classifier.cpp:45).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between bus request on port 'gmem' (ADSD/Classifier.cpp:45) and bus request on port 'gmem' (ADSD/Classifier.cpp:45).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 27.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 223.908 seconds; current allocated memory: 303.527 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.507 seconds; current allocated memory: 317.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_30_1_1' to 'classify_mux_164_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_UhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Thq': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_UhA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Rg6': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Shg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_PgM': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_QgW': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 11.017 seconds; current allocated memory: 342.103 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:24 ; elapsed = 00:04:33 . Memory (MB): peak = 654.812 ; gain = 598.867
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 273.686 seconds; peak allocated memory: 342.103 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:27 . Memory (MB): peak = 102.500 ; gain = 46.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:27 . Memory (MB): peak = 102.500 ; gain = 46.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:89) in function 'classify(ap_fixed<8, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:99).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:104).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:115).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:02:05 . Memory (MB): peak = 655.758 ; gain = 599.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:02:05 . Memory (MB): peak = 655.758 ; gain = 599.609
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:68) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:89) in function 'classify': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:32) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:63) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:68) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:89) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:110) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:22:1) and reshape directive (ADSD/Classifier.cpp:21:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:25) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:89:57) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:112:2) to (ADSD/Classifier.cpp:115:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:22 ; elapsed = 00:02:50 . Memory (MB): peak = 655.758 ; gain = 599.609
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:58:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:45:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:03:10 . Memory (MB): peak = 655.758 ; gain = 599.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:80) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:51) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:82) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'classify_label2.17'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 198.321 seconds; current allocated memory: 315.324 MB.
INFO: [HLS 200-434] Only 18 loops out of a total 19 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.555 seconds; current allocated memory: 332.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_VwdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_7s_29_1_1' to 'classify_mul_mul_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_6s_28_1_1' to 'classify_mul_mul_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_Thq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Rg6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Shg': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Thq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_PgM': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_QgW': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 9.188 seconds; current allocated memory: 364.294 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normscud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normseOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normshbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vsc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VwdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:17 ; elapsed = 00:04:01 . Memory (MB): peak = 655.758 ; gain = 599.609
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 240.932 seconds; peak allocated memory: 364.294 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:25 . Memory (MB): peak = 102.461 ; gain = 46.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:25 . Memory (MB): peak = 102.461 ; gain = 46.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:99).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:104).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:115).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:02:06 . Memory (MB): peak = 654.355 ; gain = 598.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:02:07 . Memory (MB): peak = 654.355 ; gain = 598.348
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:68) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:32) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:63) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:68) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:89) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:110) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:22:1) and reshape directive (ADSD/Classifier.cpp:21:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:25) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:112:2) to (ADSD/Classifier.cpp:115:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:22 ; elapsed = 00:02:50 . Memory (MB): peak = 654.355 ; gain = 598.348
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Reconstruct_Loop' (ADSD/Classifier.cpp:89:57) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:58:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:45:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:45 ; elapsed = 00:03:14 . Memory (MB): peak = 654.355 ; gain = 598.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:82) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:80) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:51) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 200.821 seconds; current allocated memory: 302.215 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.458 seconds; current allocated memory: 314.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_30_1_1' to 'classify_mux_164_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_UhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Thq': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_UhA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Rg6': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Shg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_PgM': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_QgW': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 9.85 seconds; current allocated memory: 338.771 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:27 ; elapsed = 00:04:15 . Memory (MB): peak = 654.355 ; gain = 598.348
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 255.79 seconds; peak allocated memory: 338.771 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:11 . Memory (MB): peak = 102.535 ; gain = 45.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:11 . Memory (MB): peak = 102.535 ; gain = 45.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:99).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:104).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:115).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:01:40 . Memory (MB): peak = 654.762 ; gain = 597.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:01:40 . Memory (MB): peak = 654.762 ; gain = 597.883
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:68) in function 'classify' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:32) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:63) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:68) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:89) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:110) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:22:1) and reshape directive (ADSD/Classifier.cpp:21:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:25) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:96:56) to (ADSD/Exp.cpp:104:19) in function 'classify'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:112:2) to (ADSD/Classifier.cpp:115:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i19P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i32P.i5' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:02:17 . Memory (MB): peak = 654.762 ; gain = 597.883
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Reconstruct_Loop' (ADSD/Classifier.cpp:89:57) in function 'classify' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:58:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:45:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:02:30 . Memory (MB): peak = 654.762 ; gain = 597.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:80) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:51) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:82) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 154.777 seconds; current allocated memory: 302.199 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.821 seconds; current allocated memory: 314.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_Vhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_Vibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_32_1_1' to 'classify_mux_325_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_325_19_1_1' to 'classify_mux_325_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_30_1_1' to 'classify_mux_164_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_8_1_1' to 'classify_mux_164_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_8s_22s_30_1_1' to 'classify_mul_mul_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_UhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Thq': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_UhA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Rg6': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Shg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_PgM': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_325_QgW': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 7.467 seconds; current allocated memory: 338.739 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:43 ; elapsed = 00:03:08 . Memory (MB): peak = 654.762 ; gain = 597.883
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 188.47 seconds; peak allocated memory: 338.739 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 102.598 ; gain = 46.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 102.598 ; gain = 46.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:99).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 142.996 ; gain = 86.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 162.125 ; gain = 105.758
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:66) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:87) in function 'classify' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:27) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:59) in function 'classify' completely.
INFO: [XFORM 203-50==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 102.512 ; gain = 46.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 102.512 ; gain = 46.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:99).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:01:44 . Memory (MB): peak = 654.633 ; gain = 598.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:01:44 . Memory (MB): peak = 654.633 ; gain = 598.598
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:66) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:87) in function 'classify' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:27) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:59) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:66) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:70) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:104) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:19:1) and reshape directive (ADSD/Classifier.cpp:18:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:21) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:108:26) to (ADSD/Exp.cpp:123:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:106:2) to (ADSD/Classifier.cpp:109:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:02:18 . Memory (MB): peak = 654.633 ; gain = 598.598
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:54:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:42:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:02:30 . Memory (MB): peak = 654.633 ; gain = 598.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:76) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:47) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:78) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 152.924 seconds; current allocated memory: 287.310 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.748 seconds; current allocated memory: 296.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_QgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 5.938 seconds; current allocated memory: 311.741 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normshbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:33 ; elapsed = 00:03:02 . Memory (MB): peak = 654.633 ; gain = 598.598
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 181.729 seconds; peak allocated memory: 311.741 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 102.492 ; gain = 46.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 102.492 ; gain = 46.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:99).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:104).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:114).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 144.172 ; gain = 87.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 164.023 ; gain = 107.738
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:68) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:92) in function 'classify' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:27) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:63) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:68) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:72) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:109) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:19:1) and reshape directive (ADSD/Classifier.cpp:18:1) on the same variable 'svs'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:21) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:68:57) to (ADSD/Classifier.cpp:68:51) in function 'classify'... converting 2305 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:108:26) to (ADSD/Exp.cpp:123:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:111:2) to (ADSD/Classifier.cpp:114:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:40 ; elapsed = 00:03:16 . Memory (MB): peak = 552.777 ; gain = 496.492
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:58:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:40:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:20 ; elapsed = 00:04:57 . Memory (MB): peak = 552.777 ; gain = 496.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (ADSD/Classifier.cpp:51): 'p_str14' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (ADSD/Classifier.cpp:86): 'p_str21' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:83) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 317.272 seconds; current allocated memory: 325.164 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 77.549 seconds; current allocated memory: 379.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_17s_17s_34_1_1' to 'classify_mul_mul_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_Rg6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'classify' is 22272 from HDL expression: ((1'b0 == ap_block_pp1_stage0_11001) & (exitcond4_reg_89758 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_QgW': 257 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 32.49 seconds; current allocated memory: 472.265 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normshbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:27 ; elapsed = 00:08:40 . Memory (MB): peak = 893.098 ; gain = 836.812
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 521.032 seconds; peak allocated memory: 472.265 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 102.723 ; gain = 46.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 102.723 ; gain = 46.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:99).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 143.590 ; gain = 87.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 162.031 ; gain = 106.078
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:66) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:87) in function 'classify' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:27) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:59) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:66) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:70) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:104) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:19:1) and reshape directive (ADSD/Classifier.cpp:18:1) on the same variable 'svs'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:21) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:66:57) to (ADSD/Classifier.cpp:66:51) in function 'classify'... converting 2305 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:108:26) to (ADSD/Exp.cpp:123:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:106:2) to (ADSD/Classifier.cpp:109:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:01:23 . Memory (MB): peak = 281.246 ; gain = 225.293
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:54:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:42:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:59 ; elapsed = 00:02:32 . Memory (MB): peak = 344.203 ; gain = 288.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 174.928 seconds; current allocated memory: 315.225 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 34.13 seconds; current allocated memory: 366.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_QgW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'classify' is 22272 from HDL expression: ((1'b0 == ap_block_pp1_stage0_11001) & (exitcond4_reg_87176 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 77.036 seconds; current allocated memory: 456.404 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normshbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:21 ; elapsed = 00:11:44 . Memory (MB): peak = 870.961 ; gain = 815.008
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 704.933 seconds; peak allocated memory: 456.404 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 102.445 ; gain = 45.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 102.445 ; gain = 45.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:99).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 143.203 ; gain = 86.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:55 . Memory (MB): peak = 162.086 ; gain = 105.418
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:66) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:87) in function 'classify' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:27) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:59) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:66) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:70) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:104) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:19:1) and reshape directive (ADSD/Classifier.cpp:18:1) on the same variable 'svs'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:21) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:66:57) to (ADSD/Classifier.cpp:66:51) in function 'classify'... converting 2305 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:108:26) to (ADSD/Exp.cpp:123:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:106:2) to (ADSD/Classifier.cpp:109:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:52 ; elapsed = 00:06:08 . Memory (MB): peak = 547.035 ; gain = 490.367
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:54:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:42:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:27 ; elapsed = 00:07:45 . Memory (MB): peak = 547.035 ; gain = 490.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:76) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:47) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:78) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 484.822 seconds; current allocated memory: 321.245 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 35.757 seconds; current allocated memory: 374.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_QgW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'classify' is 22272 from HDL expression: ((1'b0 == ap_block_pp1_stage0_11001) & (exitcond4_reg_87200 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 106.75 seconds; current allocated memory: 463.878 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normshbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:23 ; elapsed = 00:12:30 . Memory (MB): peak = 881.191 ; gain = 824.523
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 750.985 seconds; peak allocated memory: 463.878 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 102.398 ; gain = 46.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 102.398 ; gain = 46.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:95).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:100).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:110).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 143.469 ; gain = 87.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 162.840 ; gain = 106.945
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:66) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:88) in function 'classify' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:27) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:59) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:66) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:70) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:105) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:19:1) and reshape directive (ADSD/Classifier.cpp:18:1) on the same variable 'svs'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:21) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:66:57) to (ADSD/Classifier.cpp:66:51) in function 'classify'... converting 2305 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:108:26) to (ADSD/Exp.cpp:123:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:107:2) to (ADSD/Classifier.cpp:110:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:45 ; elapsed = 00:03:24 . Memory (MB): peak = 542.383 ; gain = 486.488
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:54:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:41:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:04 ; elapsed = 00:07:51 . Memory (MB): peak = 542.383 ; gain = 486.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:77) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:47) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:79) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 529.963 seconds; current allocated memory: 321.245 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 42.718 seconds; current allocated memory: 374.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_QgW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'classify' is 22272 from HDL expression: ((1'b0 == ap_block_pp1_stage0_11001) & (exitcond4_reg_87200 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 116.355 seconds; current allocated memory: 463.861 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normshbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:14:53 ; elapsed = 00:17:33 . Memory (MB): peak = 876.723 ; gain = 820.828
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 1054.12 seconds; peak allocated memory: 463.861 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:04:09 . Memory (MB): peak = 102.418 ; gain = 46.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:04:09 . Memory (MB): peak = 102.418 ; gain = 46.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:95).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:100).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:110).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:29 ; elapsed = 00:05:42 . Memory (MB): peak = 654.543 ; gain = 598.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:30 ; elapsed = 00:05:43 . Memory (MB): peak = 654.543 ; gain = 598.410
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:66) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:88) in function 'classify' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:27) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:59) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:66) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:70) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:105) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:19:1) and reshape directive (ADSD/Classifier.cpp:18:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:21) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:108:26) to (ADSD/Exp.cpp:123:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:107:2) to (ADSD/Classifier.cpp:110:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:38 ; elapsed = 00:07:58 . Memory (MB): peak = 654.543 ; gain = 598.410
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:54:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:41:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:24 ; elapsed = 00:08:46 . Memory (MB): peak = 654.543 ; gain = 598.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:79) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:77) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:47) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 536.136 seconds; current allocated memory: 287.327 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.528 seconds; current allocated memory: 296.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_QgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 22.138 seconds; current allocated memory: 311.742 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normshbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:39 ; elapsed = 00:10:36 . Memory (MB): peak = 654.543 ; gain = 598.410
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 636.481 seconds; peak allocated memory: 311.742 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:16 . Memory (MB): peak = 102.523 ; gain = 46.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:16 . Memory (MB): peak = 102.523 ; gain = 46.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'classify' (ADSD/Classifier.cpp:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:136).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:135).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:134).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:132).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:130).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:129).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:126).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:125).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:111).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:110).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'classify' (ADSD/Classifier.cpp:99).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (ADSD/Classifier.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:02:58 . Memory (MB): peak = 654.574 ; gain = 598.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:02:58 . Memory (MB): peak = 654.574 ; gain = 598.230
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:66) in function 'classify' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reconstruct_Loop' (ADSD/Classifier.cpp:87) in function 'classify' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:27) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (ADSD/Classifier.cpp:59) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:66) in function 'classify' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (ADSD/Classifier.cpp:70) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.3.1' (ADSD/Exp.cpp:104) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (ADSD/Classifier.cpp:104) in function 'classify' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:19:1) and reshape directive (ADSD/Classifier.cpp:18:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:21) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ATANH_LUT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Iteration_Schedule'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:108:26) to (ADSD/Exp.cpp:123:9) in function 'classify'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Classifier.cpp:106:2) to (ADSD/Classifier.cpp:109:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i23P.i4' into 'classify'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'classify'.
INFO: [XFORM 203-11] Balancing expressions in function 'classify' (ADSD/Classifier.cpp:7)...271 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:27 ; elapsed = 00:03:44 . Memory (MB): peak = 654.574 ; gain = 598.230
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:54:57) in function 'classify' : 

more than one sub loop.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 784 on port 'gmem' (ADSD/Classifier.cpp:42:26). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:39 ; elapsed = 00:03:56 . Memory (MB): peak = 654.574 ; gain = 598.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('r.V', ADSD/Classifier.cpp:47) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('prod.V', ADSD/Classifier.cpp:76) due to incompatible operation.
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'mul' operation ('prod.V', ADSD/Classifier.cpp:78) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 238.463 seconds; current allocated memory: 287.311 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.332 seconds; current allocated memory: 296.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_10' to 'classify_alphas_Vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_11' to 'classify_alphas_Vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_12' to 'classify_alphas_VdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_13' to 'classify_alphas_VeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_14' to 'classify_alphas_VfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_alphas_V_15' to 'classify_alphas_Vg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_0' to 'classify_sv_normshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_1' to 'classify_sv_normsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_2' to 'classify_sv_normsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_3' to 'classify_sv_normskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_4' to 'classify_sv_normslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_5' to 'classify_sv_normsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_6' to 'classify_sv_normsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_7' to 'classify_sv_normsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_8' to 'classify_sv_normspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_9' to 'classify_sv_normsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_10' to 'classify_sv_normsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_11' to 'classify_sv_normssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_12' to 'classify_sv_normstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_13' to 'classify_sv_normsudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_14' to 'classify_sv_normsvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sv_norms_V_15' to 'classify_sv_normswdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_64s_64_6_1' to 'classify_sitodp_6Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_23_1_1' to 'classify_mux_164_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_QgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_OgC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_6Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 5.25 seconds; current allocated memory: 311.741 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_VfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_Vg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normshbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normskbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normslbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normstde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normsvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_sv_normswdI_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_xdS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:57 ; elapsed = 00:04:23 . Memory (MB): peak = 654.574 ; gain = 598.230
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 262.863 seconds; peak allocated memory: 311.741 MB.
