// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module solve (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        avail_V_i,
        avail_V_o,
        avail_V_o_ap_vld,
        side_V,
        cp_V_i,
        cp_V_o,
        cp_V_o_ap_vld,
        pp_tile_V_address0,
        pp_tile_V_ce0,
        pp_tile_V_we0,
        pp_tile_V_d0,
        pp_tile_V_q0,
        pp_tile_V_address1,
        pp_tile_V_ce1,
        pp_tile_V_q1,
        pp_rot_V_address0,
        pp_rot_V_ce0,
        pp_rot_V_we0,
        pp_rot_V_d0,
        pp_rot_V_q0,
        pp_rot_V_address1,
        pp_rot_V_ce1,
        pp_rot_V_q1,
        tiles_V_address0,
        tiles_V_ce0,
        tiles_V_q0,
        tiles_V_address1,
        tiles_V_ce1,
        tiles_V_q1,
        colours_V_address0,
        colours_V_ce0,
        colours_V_q0,
        colours_V_address1,
        colours_V_ce1,
        colours_V_q1
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [35:0] avail_V_i;
output  [35:0] avail_V_o;
output   avail_V_o_ap_vld;
input  [7:0] side_V;
input  [7:0] cp_V_i;
output  [7:0] cp_V_o;
output   cp_V_o_ap_vld;
output  [5:0] pp_tile_V_address0;
output   pp_tile_V_ce0;
output   pp_tile_V_we0;
output  [7:0] pp_tile_V_d0;
input  [7:0] pp_tile_V_q0;
output  [5:0] pp_tile_V_address1;
output   pp_tile_V_ce1;
input  [7:0] pp_tile_V_q1;
output  [5:0] pp_rot_V_address0;
output   pp_rot_V_ce0;
output   pp_rot_V_we0;
output  [1:0] pp_rot_V_d0;
input  [1:0] pp_rot_V_q0;
output  [5:0] pp_rot_V_address1;
output   pp_rot_V_ce1;
input  [1:0] pp_rot_V_q1;
output  [7:0] tiles_V_address0;
output   tiles_V_ce0;
input  [3:0] tiles_V_q0;
output  [7:0] tiles_V_address1;
output   tiles_V_ce1;
input  [3:0] tiles_V_q1;
output  [3:0] colours_V_address0;
output   colours_V_ce0;
input  [35:0] colours_V_q0;
output  [3:0] colours_V_address1;
output   colours_V_ce1;
input  [35:0] colours_V_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[35:0] avail_V_o;
reg avail_V_o_ap_vld;
reg[7:0] cp_V_o;
reg cp_V_o_ap_vld;
reg[5:0] pp_tile_V_address0;
reg pp_tile_V_ce0;
reg pp_tile_V_we0;
reg[7:0] pp_tile_V_d0;
reg pp_tile_V_ce1;
reg[5:0] pp_rot_V_address0;
reg pp_rot_V_ce0;
reg pp_rot_V_we0;
reg[1:0] pp_rot_V_d0;
reg pp_rot_V_ce1;
reg[7:0] tiles_V_address0;
reg tiles_V_ce0;
reg[7:0] tiles_V_address1;
reg tiles_V_ce1;
reg[3:0] colours_V_address0;
reg colours_V_ce0;
reg[3:0] colours_V_address1;
reg colours_V_ce1;
reg   [5:0] ap_CS_fsm = 6'b000000;
reg   [7:0] reg_307;
wire    grp_right_r_fu_235_ap_done;
wire   [0:0] grp_right_r_fu_235_ap_return;
reg   [7:0] reg_311;
wire   [7:0] grp_fu_283_p2;
reg   [7:0] reg_315;
wire   [0:0] tmp_15_i_fu_406_p2;
reg   [3:0] reg_319;
reg   [0:0] tmp_26_reg_849;
reg   [0:0] tmp_29_reg_937;
wire   [0:0] tmp_fu_506_p2;
reg   [0:0] tmp_reg_890;
reg   [0:0] tmp_25_reg_895;
reg   [5:0] pp_tile_V_addr_reg_932;
wire   [0:0] tmp_1_fu_736_p2;
reg   [0:0] tmp_1_reg_978;
reg   [0:0] tmp_28_reg_983;
wire    grp_right_r_fu_235_ap_start;
wire    grp_right_r_fu_235_ap_idle;
wire    grp_right_r_fu_235_ap_ready;
wire   [7:0] grp_right_r_fu_235_cp_V;
wire   [5:0] grp_right_r_fu_235_pp_rot_V_address0;
wire    grp_right_r_fu_235_pp_rot_V_ce0;
wire    grp_right_r_fu_235_pp_rot_V_we0;
wire   [1:0] grp_right_r_fu_235_pp_rot_V_d0;
wire   [1:0] grp_right_r_fu_235_pp_rot_V_q0;
wire   [5:0] grp_right_r_fu_235_pp_tile_V_address0;
wire    grp_right_r_fu_235_pp_tile_V_ce0;
wire    grp_right_r_fu_235_pp_tile_V_we0;
wire   [7:0] grp_right_r_fu_235_pp_tile_V_d0;
wire   [7:0] grp_right_r_fu_235_pp_tile_V_q0;
wire   [35:0] grp_right_r_fu_235_avail_V_i;
wire   [35:0] grp_right_r_fu_235_avail_V_o;
wire    grp_right_r_fu_235_avail_V_o_ap_vld;
wire   [7:0] grp_right_r_fu_235_side_V;
wire   [7:0] grp_right_r_fu_235_tiles_V_address0;
wire    grp_right_r_fu_235_tiles_V_ce0;
wire   [3:0] grp_right_r_fu_235_tiles_V_q0;
wire   [3:0] grp_right_r_fu_235_colours_V_address0;
wire    grp_right_r_fu_235_colours_V_ce0;
wire   [35:0] grp_right_r_fu_235_colours_V_q0;
wire   [3:0] grp_right_r_fu_235_colours_V_address1;
wire    grp_right_r_fu_235_colours_V_ce1;
wire   [35:0] grp_right_r_fu_235_colours_V_q1;
wire    grp_down_fu_253_ap_start;
wire    grp_down_fu_253_ap_done;
wire    grp_down_fu_253_ap_idle;
wire    grp_down_fu_253_ap_ready;
wire   [35:0] grp_down_fu_253_avail_V_i;
wire   [35:0] grp_down_fu_253_avail_V_o;
wire    grp_down_fu_253_avail_V_o_ap_vld;
wire   [7:0] grp_down_fu_253_cp_V_i;
wire   [7:0] grp_down_fu_253_cp_V_o;
wire    grp_down_fu_253_cp_V_o_ap_vld;
wire   [7:0] grp_down_fu_253_side_V;
wire   [5:0] grp_down_fu_253_pp_tile_V_address0;
wire    grp_down_fu_253_pp_tile_V_ce0;
wire    grp_down_fu_253_pp_tile_V_we0;
wire   [7:0] grp_down_fu_253_pp_tile_V_d0;
wire   [7:0] grp_down_fu_253_pp_tile_V_q0;
wire   [5:0] grp_down_fu_253_pp_tile_V_address1;
wire    grp_down_fu_253_pp_tile_V_ce1;
wire   [7:0] grp_down_fu_253_pp_tile_V_q1;
wire   [5:0] grp_down_fu_253_pp_rot_V_address0;
wire    grp_down_fu_253_pp_rot_V_ce0;
wire    grp_down_fu_253_pp_rot_V_we0;
wire   [1:0] grp_down_fu_253_pp_rot_V_d0;
wire   [1:0] grp_down_fu_253_pp_rot_V_q0;
wire   [5:0] grp_down_fu_253_pp_rot_V_address1;
wire    grp_down_fu_253_pp_rot_V_ce1;
wire   [1:0] grp_down_fu_253_pp_rot_V_q1;
wire   [7:0] grp_down_fu_253_tiles_V_address0;
wire    grp_down_fu_253_tiles_V_ce0;
wire   [3:0] grp_down_fu_253_tiles_V_q0;
wire   [7:0] grp_down_fu_253_tiles_V_address1;
wire    grp_down_fu_253_tiles_V_ce1;
wire   [3:0] grp_down_fu_253_tiles_V_q1;
wire   [3:0] grp_down_fu_253_colours_V_address0;
wire    grp_down_fu_253_colours_V_ce0;
wire   [35:0] grp_down_fu_253_colours_V_q0;
wire   [3:0] grp_down_fu_253_colours_V_address1;
wire    grp_down_fu_253_colours_V_ce1;
wire   [35:0] grp_down_fu_253_colours_V_q1;
reg    grp_right_r_fu_235_ap_start_ap_start_reg = 1'b0;
reg    grp_down_fu_253_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_i23_i_i_fu_426_p1;
wire   [63:0] tmp_3_fu_440_p1;
wire   [63:0] tmp_i2_i_fu_445_p1;
wire   [63:0] tmp_5_fu_459_p1;
wire   [63:0] tmp_10_fu_472_p1;
wire   [63:0] tmp_i_i_i_fu_545_p1;
wire   [63:0] tmp_9_fu_559_p1;
wire   [63:0] tmp_i_i_fu_617_p1;
wire   [63:0] tmp_i23_i_i1_fu_656_p1;
wire   [63:0] tmp_14_fu_670_p1;
wire   [63:0] tmp_i2_i1_fu_675_p1;
wire   [63:0] tmp_16_fu_689_p1;
wire   [63:0] tmp_18_fu_702_p1;
wire   [63:0] tmp_i_i_i1_fu_775_p1;
wire   [63:0] tmp_12_fu_789_p1;
wire   [35:0] avail_V_assign_fu_354_p3;
wire   [35:0] tmp_58_i_i_fu_632_p2;
wire   [7:0] tmp_59_i_i_fu_644_p2;
wire   [7:0] grp_fu_330_p0;
wire   [7:0] grp_fu_330_p1;
wire   [7:0] grp_fu_324_p2;
wire   [34:0] tmp_7_fu_344_p4;
wire   [7:0] r_V_fu_372_p0;
wire   [15:0] lhs_V_fu_368_p1;
wire   [7:0] r_V_fu_372_p1;
wire   [15:0] tmp_cast_fu_378_p1;
wire   [15:0] r_V_fu_372_p2;
wire   [7:0] r_V_5_fu_392_p0;
wire   [15:0] lhs_V_3_fu_388_p1;
wire   [7:0] r_V_5_fu_392_p1;
wire   [15:0] r_V_5_fu_392_p2;
wire   [16:0] tmp_i_cast_fu_398_p1;
wire   [16:0] tmp_i_cast_16_fu_402_p1;
wire   [8:0] grp_fu_420_p0;
wire   [8:0] grp_fu_420_p1;
wire   [1:0] grp_fu_289_p2;
wire   [9:0] tmp_s_fu_432_p3;
wire   [1:0] grp_fu_295_p2;
wire   [9:0] tmp_4_fu_451_p3;
wire   [9:0] tmp_6_fu_464_p3;
wire   [4:0] tmp_65_i_i_cast_fu_477_p1;
wire   [4:0] p_5_i_i_fu_481_p3;
wire   [7:0] tmp_27_i_cast_fu_496_p0;
wire   [8:0] tmp_26_i_cast_fu_492_p1;
wire   [8:0] tmp_27_i_cast_fu_496_p1;
wire   [0:0] sel_tmp3_i_not_fu_500_p2;
wire   [8:0] grp_fu_420_p2;
wire   [7:0] r_V_6_fu_511_p1;
wire   [7:0] grp_fu_330_p2;
wire   [8:0] tmp_61_i_i_fu_523_p0;
wire   [8:0] tmp_60_i_i_cast_fu_519_p1;
wire   [0:0] tmp_61_i_i_fu_523_p2;
wire   [7:0] this_assign_i_i_fu_529_p3;
wire   [1:0] grp_fu_301_p2;
wire   [9:0] tmp_8_fu_551_p3;
wire   [4:0] tmp_63_i_i_cast_fu_564_p1;
wire   [4:0] p_i_i_fu_568_p3;
wire   [7:0] tmp_23_i_cast_fu_583_p0;
wire   [8:0] tmp_i3_cast_fu_579_p1;
wire   [8:0] tmp_23_i_cast_fu_583_p1;
wire   [0:0] tmp_24_i_fu_587_p2;
wire   [0:0] not_sel_tmp1_i_fu_593_p2;
wire   [8:0] grp_fu_611_p0;
wire   [8:0] grp_fu_611_p1;
wire   [35:0] tmp_i_i_18_fu_622_p1;
wire   [35:0] r_V_7_fu_626_p2;
wire   [9:0] tmp_13_fu_662_p3;
wire   [9:0] tmp_15_fu_681_p3;
wire   [9:0] tmp_17_fu_694_p3;
wire   [4:0] tmp_65_i_i45_cast_fu_707_p1;
wire   [4:0] p_5_i_i1_fu_711_p3;
wire   [7:0] tmp_27_i66_cast_fu_726_p0;
wire   [8:0] tmp_26_i65_cast_fu_722_p1;
wire   [8:0] tmp_27_i66_cast_fu_726_p1;
wire   [0:0] sel_tmp3_i1_not_fu_730_p2;
wire   [8:0] grp_fu_611_p2;
wire   [7:0] r_V_9_fu_741_p1;
wire   [8:0] tmp_61_i_i1_fu_753_p0;
wire   [8:0] tmp_60_i_i14_cast_fu_749_p1;
wire   [0:0] tmp_61_i_i1_fu_753_p2;
wire   [7:0] this_assign_i_i1_fu_759_p3;
wire   [9:0] tmp_11_fu_781_p3;
wire   [4:0] tmp_63_i_i30_cast_fu_794_p1;
wire   [4:0] p_i_i1_fu_798_p3;
wire   [7:0] tmp_23_i60_cast_fu_813_p0;
wire   [8:0] tmp_i59_cast_fu_809_p1;
wire   [8:0] tmp_23_i60_cast_fu_813_p1;
wire   [0:0] tmp_24_i1_fu_817_p2;
wire   [0:0] not_sel_tmp1_i1_fu_823_p2;
reg    toplevel_udiv_8ns_8ns_8_11_U19_ap_start;
wire    grp_fu_330_ce;
wire   [0:0] tmp_2_fu_382_p2;
reg    toplevel_sdiv_9s_9ns_9_12_U20_ap_start;
wire    grp_fu_420_ce;
wire   [0:0] p_i_fu_598_p2;
reg    toplevel_sdiv_9s_9ns_9_12_U21_ap_start;
reg    grp_fu_611_ce;
wire   [0:0] p_i1_fu_828_p2;
reg   [5:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b000000;
parameter    ap_ST_st2_fsm_1 = 6'b1;
parameter    ap_ST_st3_fsm_2 = 6'b10;
parameter    ap_ST_st4_fsm_3 = 6'b11;
parameter    ap_ST_st5_fsm_4 = 6'b100;
parameter    ap_ST_st6_fsm_5 = 6'b101;
parameter    ap_ST_st7_fsm_6 = 6'b110;
parameter    ap_ST_st8_fsm_7 = 6'b111;
parameter    ap_ST_st9_fsm_8 = 6'b1000;
parameter    ap_ST_st10_fsm_9 = 6'b1001;
parameter    ap_ST_st11_fsm_10 = 6'b1010;
parameter    ap_ST_st12_fsm_11 = 6'b1011;
parameter    ap_ST_st13_fsm_12 = 6'b1100;
parameter    ap_ST_st14_fsm_13 = 6'b1101;
parameter    ap_ST_st15_fsm_14 = 6'b1110;
parameter    ap_ST_st16_fsm_15 = 6'b1111;
parameter    ap_ST_st17_fsm_16 = 6'b10000;
parameter    ap_ST_st18_fsm_17 = 6'b10001;
parameter    ap_ST_st19_fsm_18 = 6'b10010;
parameter    ap_ST_st20_fsm_19 = 6'b10011;
parameter    ap_ST_st21_fsm_20 = 6'b10100;
parameter    ap_ST_st22_fsm_21 = 6'b10101;
parameter    ap_ST_st23_fsm_22 = 6'b10110;
parameter    ap_ST_st24_fsm_23 = 6'b10111;
parameter    ap_ST_st25_fsm_24 = 6'b11000;
parameter    ap_ST_st26_fsm_25 = 6'b11001;
parameter    ap_ST_st27_fsm_26 = 6'b11010;
parameter    ap_ST_st28_fsm_27 = 6'b11011;
parameter    ap_ST_st29_fsm_28 = 6'b11100;
parameter    ap_ST_st30_fsm_29 = 6'b11101;
parameter    ap_ST_st31_fsm_30 = 6'b11110;
parameter    ap_ST_st32_fsm_31 = 6'b11111;
parameter    ap_ST_st33_fsm_32 = 6'b100000;
parameter    ap_ST_st34_fsm_33 = 6'b100001;
parameter    ap_ST_st35_fsm_34 = 6'b100010;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv5_1F = 5'b11111;
parameter    ap_const_lv36_1 = 36'b1;
parameter    ap_true = 1'b1;


right_r grp_right_r_fu_235(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_right_r_fu_235_ap_start ),
    .ap_done( grp_right_r_fu_235_ap_done ),
    .ap_idle( grp_right_r_fu_235_ap_idle ),
    .ap_ready( grp_right_r_fu_235_ap_ready ),
    .cp_V( grp_right_r_fu_235_cp_V ),
    .pp_rot_V_address0( grp_right_r_fu_235_pp_rot_V_address0 ),
    .pp_rot_V_ce0( grp_right_r_fu_235_pp_rot_V_ce0 ),
    .pp_rot_V_we0( grp_right_r_fu_235_pp_rot_V_we0 ),
    .pp_rot_V_d0( grp_right_r_fu_235_pp_rot_V_d0 ),
    .pp_rot_V_q0( grp_right_r_fu_235_pp_rot_V_q0 ),
    .pp_tile_V_address0( grp_right_r_fu_235_pp_tile_V_address0 ),
    .pp_tile_V_ce0( grp_right_r_fu_235_pp_tile_V_ce0 ),
    .pp_tile_V_we0( grp_right_r_fu_235_pp_tile_V_we0 ),
    .pp_tile_V_d0( grp_right_r_fu_235_pp_tile_V_d0 ),
    .pp_tile_V_q0( grp_right_r_fu_235_pp_tile_V_q0 ),
    .avail_V_i( grp_right_r_fu_235_avail_V_i ),
    .avail_V_o( grp_right_r_fu_235_avail_V_o ),
    .avail_V_o_ap_vld( grp_right_r_fu_235_avail_V_o_ap_vld ),
    .side_V( grp_right_r_fu_235_side_V ),
    .tiles_V_address0( grp_right_r_fu_235_tiles_V_address0 ),
    .tiles_V_ce0( grp_right_r_fu_235_tiles_V_ce0 ),
    .tiles_V_q0( grp_right_r_fu_235_tiles_V_q0 ),
    .colours_V_address0( grp_right_r_fu_235_colours_V_address0 ),
    .colours_V_ce0( grp_right_r_fu_235_colours_V_ce0 ),
    .colours_V_q0( grp_right_r_fu_235_colours_V_q0 ),
    .colours_V_address1( grp_right_r_fu_235_colours_V_address1 ),
    .colours_V_ce1( grp_right_r_fu_235_colours_V_ce1 ),
    .colours_V_q1( grp_right_r_fu_235_colours_V_q1 ),
    .ap_return( grp_right_r_fu_235_ap_return )
);

down grp_down_fu_253(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_down_fu_253_ap_start ),
    .ap_done( grp_down_fu_253_ap_done ),
    .ap_idle( grp_down_fu_253_ap_idle ),
    .ap_ready( grp_down_fu_253_ap_ready ),
    .avail_V_i( grp_down_fu_253_avail_V_i ),
    .avail_V_o( grp_down_fu_253_avail_V_o ),
    .avail_V_o_ap_vld( grp_down_fu_253_avail_V_o_ap_vld ),
    .cp_V_i( grp_down_fu_253_cp_V_i ),
    .cp_V_o( grp_down_fu_253_cp_V_o ),
    .cp_V_o_ap_vld( grp_down_fu_253_cp_V_o_ap_vld ),
    .side_V( grp_down_fu_253_side_V ),
    .pp_tile_V_address0( grp_down_fu_253_pp_tile_V_address0 ),
    .pp_tile_V_ce0( grp_down_fu_253_pp_tile_V_ce0 ),
    .pp_tile_V_we0( grp_down_fu_253_pp_tile_V_we0 ),
    .pp_tile_V_d0( grp_down_fu_253_pp_tile_V_d0 ),
    .pp_tile_V_q0( grp_down_fu_253_pp_tile_V_q0 ),
    .pp_tile_V_address1( grp_down_fu_253_pp_tile_V_address1 ),
    .pp_tile_V_ce1( grp_down_fu_253_pp_tile_V_ce1 ),
    .pp_tile_V_q1( grp_down_fu_253_pp_tile_V_q1 ),
    .pp_rot_V_address0( grp_down_fu_253_pp_rot_V_address0 ),
    .pp_rot_V_ce0( grp_down_fu_253_pp_rot_V_ce0 ),
    .pp_rot_V_we0( grp_down_fu_253_pp_rot_V_we0 ),
    .pp_rot_V_d0( grp_down_fu_253_pp_rot_V_d0 ),
    .pp_rot_V_q0( grp_down_fu_253_pp_rot_V_q0 ),
    .pp_rot_V_address1( grp_down_fu_253_pp_rot_V_address1 ),
    .pp_rot_V_ce1( grp_down_fu_253_pp_rot_V_ce1 ),
    .pp_rot_V_q1( grp_down_fu_253_pp_rot_V_q1 ),
    .tiles_V_address0( grp_down_fu_253_tiles_V_address0 ),
    .tiles_V_ce0( grp_down_fu_253_tiles_V_ce0 ),
    .tiles_V_q0( grp_down_fu_253_tiles_V_q0 ),
    .tiles_V_address1( grp_down_fu_253_tiles_V_address1 ),
    .tiles_V_ce1( grp_down_fu_253_tiles_V_ce1 ),
    .tiles_V_q1( grp_down_fu_253_tiles_V_q1 ),
    .colours_V_address0( grp_down_fu_253_colours_V_address0 ),
    .colours_V_ce0( grp_down_fu_253_colours_V_ce0 ),
    .colours_V_q0( grp_down_fu_253_colours_V_q0 ),
    .colours_V_address1( grp_down_fu_253_colours_V_address1 ),
    .colours_V_ce1( grp_down_fu_253_colours_V_ce1 ),
    .colours_V_q1( grp_down_fu_253_colours_V_q1 )
);

toplevel_udiv_8ns_8ns_8_11 #(
    .ID( 19 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
toplevel_udiv_8ns_8ns_8_11_U19(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .start( toplevel_udiv_8ns_8ns_8_11_U19_ap_start ),
    .din0( grp_fu_330_p0 ),
    .din1( grp_fu_330_p1 ),
    .ce( grp_fu_330_ce ),
    .dout( grp_fu_330_p2 )
);

toplevel_sdiv_9s_9ns_9_12 #(
    .ID( 20 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
toplevel_sdiv_9s_9ns_9_12_U20(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .start( toplevel_sdiv_9s_9ns_9_12_U20_ap_start ),
    .din0( grp_fu_420_p0 ),
    .din1( grp_fu_420_p1 ),
    .ce( grp_fu_420_ce ),
    .dout( grp_fu_420_p2 )
);

toplevel_sdiv_9s_9ns_9_12 #(
    .ID( 21 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
toplevel_sdiv_9s_9ns_9_12_U21(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .start( toplevel_sdiv_9s_9ns_9_12_U21_ap_start ),
    .din0( grp_fu_611_p0 ),
    .din1( grp_fu_611_p1 ),
    .ce( grp_fu_611_ce ),
    .dout( grp_fu_611_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// grp_down_fu_253_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_down_fu_253_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_down_fu_253_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
            grp_down_fu_253_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_down_fu_253_ap_ready)) begin
            grp_down_fu_253_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_right_r_fu_235_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_right_r_fu_235_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_right_r_fu_235_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st19_fsm_18 == ap_CS_fsm)) begin
            grp_right_r_fu_235_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_right_r_fu_235_ap_ready)) begin
            grp_right_r_fu_235_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st26_fsm_25 == ap_CS_fsm)) begin
        reg_319 <= tiles_V_q1;
    end else if ((((ap_ST_st8_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_26_reg_849)) | (ap_ST_st9_fsm_8 == ap_CS_fsm) | ((ap_ST_st25_fsm_24 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_29_reg_937)))) begin
        reg_319 <= tiles_V_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        pp_tile_V_addr_reg_932 <= tmp_i_i_fu_617_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) | ((ap_ST_st20_fsm_19 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_right_r_fu_235_ap_done) & ~(grp_right_r_fu_235_ap_return == ap_const_lv1_0)))) begin
        reg_307 <= side_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) | ((ap_ST_st20_fsm_19 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_right_r_fu_235_ap_done)))) begin
        reg_311 <= cp_V_i;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_st20_fsm_19 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_right_r_fu_235_ap_done) & ~(grp_right_r_fu_235_ap_return == ap_const_lv1_0)) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_15_i_fu_406_p2)))) begin
        reg_315 <= grp_fu_283_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st26_fsm_25 == ap_CS_fsm)) begin
        tmp_1_reg_978 <= tmp_1_fu_736_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st16_fsm_15 == ap_CS_fsm)) begin
        tmp_25_reg_895 <= this_assign_i_i_fu_529_p3[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        tmp_26_reg_849 <= grp_fu_324_p2[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st33_fsm_32 == ap_CS_fsm)) begin
        tmp_28_reg_983 <= this_assign_i_i1_fu_759_p3[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st23_fsm_22 == ap_CS_fsm)) begin
        tmp_29_reg_937 <= grp_fu_324_p2[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st9_fsm_8 == ap_CS_fsm)) begin
        tmp_reg_890 <= tmp_fu_506_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_2_fu_382_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_2_fu_382_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_2_fu_382_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_2_fu_382_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// avail_V_o assign process. ///
always @ (ap_start or ap_CS_fsm or avail_V_i or grp_right_r_fu_235_avail_V_o or grp_right_r_fu_235_avail_V_o_ap_vld or grp_down_fu_253_avail_V_o or grp_down_fu_253_avail_V_o_ap_vld or avail_V_assign_fu_354_p3 or tmp_58_i_i_fu_632_p2)
begin
    if ((ap_ST_st22_fsm_21 == ap_CS_fsm)) begin
        avail_V_o = tmp_58_i_i_fu_632_p2;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        avail_V_o = avail_V_assign_fu_354_p3;
    end else if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == grp_down_fu_253_avail_V_o_ap_vld)) | ((ap_const_logic_1 == grp_down_fu_253_avail_V_o_ap_vld) & (ap_ST_st4_fsm_3 == ap_CS_fsm)))) begin
        avail_V_o = grp_down_fu_253_avail_V_o;
    end else if ((((ap_ST_st19_fsm_18 == ap_CS_fsm) & (ap_const_logic_1 == grp_right_r_fu_235_avail_V_o_ap_vld)) | ((ap_ST_st20_fsm_19 == ap_CS_fsm) & (ap_const_logic_1 == grp_right_r_fu_235_avail_V_o_ap_vld)))) begin
        avail_V_o = grp_right_r_fu_235_avail_V_o;
    end else begin
        avail_V_o = avail_V_i;
    end
end

/// avail_V_o_ap_vld assign process. ///
always @ (ap_start or ap_CS_fsm or grp_right_r_fu_235_avail_V_o_ap_vld or grp_down_fu_253_avail_V_o_ap_vld)
begin
    if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0)) | (ap_ST_st22_fsm_21 == ap_CS_fsm))) begin
        avail_V_o_ap_vld = ap_const_logic_1;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st4_fsm_3 == ap_CS_fsm))) begin
        avail_V_o_ap_vld = grp_down_fu_253_avail_V_o_ap_vld;
    end else if (((ap_ST_st20_fsm_19 == ap_CS_fsm) | (ap_ST_st19_fsm_18 == ap_CS_fsm))) begin
        avail_V_o_ap_vld = grp_right_r_fu_235_avail_V_o_ap_vld;
    end else begin
        avail_V_o_ap_vld = ap_const_logic_0;
    end
end

/// colours_V_address0 assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_colours_V_address0 or grp_down_fu_253_colours_V_address0)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        colours_V_address0 = grp_down_fu_253_colours_V_address0;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        colours_V_address0 = grp_right_r_fu_235_colours_V_address0;
    end else begin
        colours_V_address0 = 'bx;
    end
end

/// colours_V_address1 assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_colours_V_address1 or grp_down_fu_253_colours_V_address1)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        colours_V_address1 = grp_down_fu_253_colours_V_address1;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        colours_V_address1 = grp_right_r_fu_235_colours_V_address1;
    end else begin
        colours_V_address1 = 'bx;
    end
end

/// colours_V_ce0 assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_colours_V_ce0 or grp_down_fu_253_colours_V_ce0)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        colours_V_ce0 = grp_down_fu_253_colours_V_ce0;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        colours_V_ce0 = grp_right_r_fu_235_colours_V_ce0;
    end else begin
        colours_V_ce0 = ap_const_logic_0;
    end
end

/// colours_V_ce1 assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_colours_V_ce1 or grp_down_fu_253_colours_V_ce1)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        colours_V_ce1 = grp_down_fu_253_colours_V_ce1;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        colours_V_ce1 = grp_right_r_fu_235_colours_V_ce1;
    end else begin
        colours_V_ce1 = ap_const_logic_0;
    end
end

/// cp_V_o assign process. ///
always @ (ap_CS_fsm or cp_V_i or grp_down_fu_253_cp_V_o or grp_down_fu_253_cp_V_o_ap_vld or tmp_59_i_i_fu_644_p2)
begin
    if ((ap_ST_st22_fsm_21 == ap_CS_fsm)) begin
        cp_V_o = tmp_59_i_i_fu_644_p2;
    end else if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == grp_down_fu_253_cp_V_o_ap_vld)) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == grp_down_fu_253_cp_V_o_ap_vld)))) begin
        cp_V_o = grp_down_fu_253_cp_V_o;
    end else begin
        cp_V_o = cp_V_i;
    end
end

/// cp_V_o_ap_vld assign process. ///
always @ (ap_CS_fsm or grp_down_fu_253_cp_V_o_ap_vld)
begin
    if ((ap_ST_st22_fsm_21 == ap_CS_fsm)) begin
        cp_V_o_ap_vld = ap_const_logic_1;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st4_fsm_3 == ap_CS_fsm))) begin
        cp_V_o_ap_vld = grp_down_fu_253_cp_V_o_ap_vld;
    end else begin
        cp_V_o_ap_vld = ap_const_logic_0;
    end
end

/// grp_fu_611_ce assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_ap_done or grp_right_r_fu_235_ap_return)
begin
    if ((((ap_ST_st20_fsm_19 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_right_r_fu_235_ap_done) & ~(grp_right_r_fu_235_ap_return == ap_const_lv1_0)) | (ap_ST_st25_fsm_24 == ap_CS_fsm) | (ap_ST_st26_fsm_25 == ap_CS_fsm) | (ap_ST_st23_fsm_22 == ap_CS_fsm) | (ap_ST_st24_fsm_23 == ap_CS_fsm) | (ap_ST_st33_fsm_32 == ap_CS_fsm) | (ap_ST_st27_fsm_26 == ap_CS_fsm) | (ap_ST_st28_fsm_27 == ap_CS_fsm) | (ap_ST_st29_fsm_28 == ap_CS_fsm) | (ap_ST_st30_fsm_29 == ap_CS_fsm) | (ap_ST_st31_fsm_30 == ap_CS_fsm) | (ap_ST_st32_fsm_31 == ap_CS_fsm))) begin
        grp_fu_611_ce = ap_const_logic_1;
    end else begin
        grp_fu_611_ce = ap_const_logic_0;
    end
end

/// pp_rot_V_address0 assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_pp_rot_V_address0 or grp_down_fu_253_pp_rot_V_address0 or tmp_i23_i_i_fu_426_p1 or tmp_i2_i_fu_445_p1 or tmp_i_i_i_fu_545_p1 or tmp_i23_i_i1_fu_656_p1 or tmp_i2_i1_fu_675_p1 or tmp_i_i_i1_fu_775_p1)
begin
    if ((ap_ST_st33_fsm_32 == ap_CS_fsm)) begin
        pp_rot_V_address0 = tmp_i_i_i1_fu_775_p1;
    end else if ((ap_ST_st24_fsm_23 == ap_CS_fsm)) begin
        pp_rot_V_address0 = tmp_i2_i1_fu_675_p1;
    end else if ((ap_ST_st23_fsm_22 == ap_CS_fsm)) begin
        pp_rot_V_address0 = tmp_i23_i_i1_fu_656_p1;
    end else if ((ap_ST_st16_fsm_15 == ap_CS_fsm)) begin
        pp_rot_V_address0 = tmp_i_i_i_fu_545_p1;
    end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        pp_rot_V_address0 = tmp_i2_i_fu_445_p1;
    end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        pp_rot_V_address0 = tmp_i23_i_i_fu_426_p1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        pp_rot_V_address0 = grp_down_fu_253_pp_rot_V_address0;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        pp_rot_V_address0 = grp_right_r_fu_235_pp_rot_V_address0;
    end else begin
        pp_rot_V_address0 = 'bx;
    end
end

/// pp_rot_V_ce0 assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_pp_rot_V_ce0 or grp_down_fu_253_pp_rot_V_ce0)
begin
    if (((ap_ST_st6_fsm_5 == ap_CS_fsm) | (ap_ST_st7_fsm_6 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm) | (ap_ST_st23_fsm_22 == ap_CS_fsm) | (ap_ST_st24_fsm_23 == ap_CS_fsm) | (ap_ST_st33_fsm_32 == ap_CS_fsm))) begin
        pp_rot_V_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        pp_rot_V_ce0 = grp_down_fu_253_pp_rot_V_ce0;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        pp_rot_V_ce0 = grp_right_r_fu_235_pp_rot_V_ce0;
    end else begin
        pp_rot_V_ce0 = ap_const_logic_0;
    end
end

/// pp_rot_V_ce1 assign process. ///
always @ (ap_CS_fsm or grp_down_fu_253_pp_rot_V_ce1)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        pp_rot_V_ce1 = grp_down_fu_253_pp_rot_V_ce1;
    end else begin
        pp_rot_V_ce1 = ap_const_logic_0;
    end
end

/// pp_rot_V_d0 assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_pp_rot_V_d0 or grp_down_fu_253_pp_rot_V_d0)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        pp_rot_V_d0 = grp_down_fu_253_pp_rot_V_d0;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        pp_rot_V_d0 = grp_right_r_fu_235_pp_rot_V_d0;
    end else begin
        pp_rot_V_d0 = 'bx;
    end
end

/// pp_rot_V_we0 assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_pp_rot_V_we0 or grp_down_fu_253_pp_rot_V_we0)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        pp_rot_V_we0 = grp_down_fu_253_pp_rot_V_we0;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        pp_rot_V_we0 = grp_right_r_fu_235_pp_rot_V_we0;
    end else begin
        pp_rot_V_we0 = ap_const_logic_0;
    end
end

/// pp_tile_V_address0 assign process. ///
always @ (ap_CS_fsm or pp_tile_V_addr_reg_932 or grp_right_r_fu_235_pp_tile_V_address0 or grp_down_fu_253_pp_tile_V_address0 or tmp_i23_i_i_fu_426_p1 or tmp_i2_i_fu_445_p1 or tmp_i_i_i_fu_545_p1 or tmp_i_i_fu_617_p1 or tmp_i23_i_i1_fu_656_p1 or tmp_i2_i1_fu_675_p1 or tmp_i_i_i1_fu_775_p1)
begin
    if ((ap_ST_st22_fsm_21 == ap_CS_fsm)) begin
        pp_tile_V_address0 = pp_tile_V_addr_reg_932;
    end else if ((ap_ST_st33_fsm_32 == ap_CS_fsm)) begin
        pp_tile_V_address0 = tmp_i_i_i1_fu_775_p1;
    end else if ((ap_ST_st24_fsm_23 == ap_CS_fsm)) begin
        pp_tile_V_address0 = tmp_i2_i1_fu_675_p1;
    end else if ((ap_ST_st23_fsm_22 == ap_CS_fsm)) begin
        pp_tile_V_address0 = tmp_i23_i_i1_fu_656_p1;
    end else if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        pp_tile_V_address0 = tmp_i_i_fu_617_p1;
    end else if ((ap_ST_st16_fsm_15 == ap_CS_fsm)) begin
        pp_tile_V_address0 = tmp_i_i_i_fu_545_p1;
    end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        pp_tile_V_address0 = tmp_i2_i_fu_445_p1;
    end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        pp_tile_V_address0 = tmp_i23_i_i_fu_426_p1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        pp_tile_V_address0 = grp_down_fu_253_pp_tile_V_address0;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        pp_tile_V_address0 = grp_right_r_fu_235_pp_tile_V_address0;
    end else begin
        pp_tile_V_address0 = 'bx;
    end
end

/// pp_tile_V_ce0 assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_pp_tile_V_ce0 or grp_down_fu_253_pp_tile_V_ce0)
begin
    if (((ap_ST_st6_fsm_5 == ap_CS_fsm) | (ap_ST_st7_fsm_6 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm) | (ap_ST_st21_fsm_20 == ap_CS_fsm) | (ap_ST_st23_fsm_22 == ap_CS_fsm) | (ap_ST_st24_fsm_23 == ap_CS_fsm) | (ap_ST_st33_fsm_32 == ap_CS_fsm) | (ap_ST_st22_fsm_21 == ap_CS_fsm))) begin
        pp_tile_V_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        pp_tile_V_ce0 = grp_down_fu_253_pp_tile_V_ce0;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        pp_tile_V_ce0 = grp_right_r_fu_235_pp_tile_V_ce0;
    end else begin
        pp_tile_V_ce0 = ap_const_logic_0;
    end
end

/// pp_tile_V_ce1 assign process. ///
always @ (ap_CS_fsm or grp_down_fu_253_pp_tile_V_ce1)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        pp_tile_V_ce1 = grp_down_fu_253_pp_tile_V_ce1;
    end else begin
        pp_tile_V_ce1 = ap_const_logic_0;
    end
end

/// pp_tile_V_d0 assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_pp_tile_V_d0 or grp_down_fu_253_pp_tile_V_d0)
begin
    if ((ap_ST_st22_fsm_21 == ap_CS_fsm)) begin
        pp_tile_V_d0 = ap_const_lv8_0;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        pp_tile_V_d0 = grp_down_fu_253_pp_tile_V_d0;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        pp_tile_V_d0 = grp_right_r_fu_235_pp_tile_V_d0;
    end else begin
        pp_tile_V_d0 = 'bx;
    end
end

/// pp_tile_V_we0 assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_pp_tile_V_we0 or grp_down_fu_253_pp_tile_V_we0)
begin
    if ((ap_ST_st22_fsm_21 == ap_CS_fsm)) begin
        pp_tile_V_we0 = ap_const_logic_1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        pp_tile_V_we0 = grp_down_fu_253_pp_tile_V_we0;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        pp_tile_V_we0 = grp_right_r_fu_235_pp_tile_V_we0;
    end else begin
        pp_tile_V_we0 = ap_const_logic_0;
    end
end

/// tiles_V_address0 assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_tiles_V_address0 or grp_down_fu_253_tiles_V_address0 or tmp_3_fu_440_p1 or tmp_5_fu_459_p1 or tmp_14_fu_670_p1 or tmp_18_fu_702_p1)
begin
    if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
        tiles_V_address0 = tmp_18_fu_702_p1;
    end else if ((ap_ST_st24_fsm_23 == ap_CS_fsm)) begin
        tiles_V_address0 = tmp_14_fu_670_p1;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        tiles_V_address0 = tmp_5_fu_459_p1;
    end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        tiles_V_address0 = tmp_3_fu_440_p1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        tiles_V_address0 = grp_down_fu_253_tiles_V_address0;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        tiles_V_address0 = grp_right_r_fu_235_tiles_V_address0;
    end else begin
        tiles_V_address0 = 'bx;
    end
end

/// tiles_V_address1 assign process. ///
always @ (ap_CS_fsm or grp_down_fu_253_tiles_V_address1 or tmp_10_fu_472_p1 or tmp_9_fu_559_p1 or tmp_16_fu_689_p1 or tmp_12_fu_789_p1)
begin
    if ((ap_ST_st34_fsm_33 == ap_CS_fsm)) begin
        tiles_V_address1 = tmp_12_fu_789_p1;
    end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
        tiles_V_address1 = tmp_16_fu_689_p1;
    end else if ((ap_ST_st17_fsm_16 == ap_CS_fsm)) begin
        tiles_V_address1 = tmp_9_fu_559_p1;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        tiles_V_address1 = tmp_10_fu_472_p1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        tiles_V_address1 = grp_down_fu_253_tiles_V_address1;
    end else begin
        tiles_V_address1 = 'bx;
    end
end

/// tiles_V_ce0 assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_tiles_V_ce0 or grp_down_fu_253_tiles_V_ce0)
begin
    if (((ap_ST_st8_fsm_7 == ap_CS_fsm) | (ap_ST_st25_fsm_24 == ap_CS_fsm) | (ap_ST_st7_fsm_6 == ap_CS_fsm) | (ap_ST_st24_fsm_23 == ap_CS_fsm))) begin
        tiles_V_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        tiles_V_ce0 = grp_down_fu_253_tiles_V_ce0;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        tiles_V_ce0 = grp_right_r_fu_235_tiles_V_ce0;
    end else begin
        tiles_V_ce0 = ap_const_logic_0;
    end
end

/// tiles_V_ce1 assign process. ///
always @ (ap_CS_fsm or grp_down_fu_253_tiles_V_ce1)
begin
    if (((ap_ST_st8_fsm_7 == ap_CS_fsm) | (ap_ST_st25_fsm_24 == ap_CS_fsm) | (ap_ST_st17_fsm_16 == ap_CS_fsm) | (ap_ST_st34_fsm_33 == ap_CS_fsm))) begin
        tiles_V_ce1 = ap_const_logic_1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        tiles_V_ce1 = grp_down_fu_253_tiles_V_ce1;
    end else begin
        tiles_V_ce1 = ap_const_logic_0;
    end
end

/// toplevel_sdiv_9s_9ns_9_12_U20_ap_start assign process. ///
always @ (ap_CS_fsm or tmp_15_i_fu_406_p2)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_15_i_fu_406_p2))) begin
        toplevel_sdiv_9s_9ns_9_12_U20_ap_start = ap_const_logic_1;
    end else begin
        toplevel_sdiv_9s_9ns_9_12_U20_ap_start = ap_const_logic_0;
    end
end

/// toplevel_sdiv_9s_9ns_9_12_U21_ap_start assign process. ///
always @ (ap_CS_fsm or grp_right_r_fu_235_ap_done or grp_right_r_fu_235_ap_return)
begin
    if (((ap_ST_st20_fsm_19 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_right_r_fu_235_ap_done) & ~(grp_right_r_fu_235_ap_return == ap_const_lv1_0))) begin
        toplevel_sdiv_9s_9ns_9_12_U21_ap_start = ap_const_logic_1;
    end else begin
        toplevel_sdiv_9s_9ns_9_12_U21_ap_start = ap_const_logic_0;
    end
end

/// toplevel_udiv_8ns_8ns_8_11_U19_ap_start assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st6_fsm_5 == ap_CS_fsm) | (ap_ST_st23_fsm_22 == ap_CS_fsm))) begin
        toplevel_udiv_8ns_8ns_8_11_U19_ap_start = ap_const_logic_1;
    end else begin
        toplevel_udiv_8ns_8ns_8_11_U19_ap_start = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or grp_right_r_fu_235_ap_done or grp_right_r_fu_235_ap_return or tmp_15_i_fu_406_p2 or grp_down_fu_253_ap_done or tmp_2_fu_382_p2 or p_i_fu_598_p2 or p_i1_fu_828_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == tmp_2_fu_382_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            ap_NS_fsm = ap_ST_st4_fsm_3;
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_logic_0 == grp_down_fu_253_ap_done)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if ((ap_const_lv1_0 == tmp_15_i_fu_406_p2)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st8_fsm_7;
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st10_fsm_9;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st12_fsm_11 : 
            ap_NS_fsm = ap_ST_st13_fsm_12;
        ap_ST_st13_fsm_12 : 
            ap_NS_fsm = ap_ST_st14_fsm_13;
        ap_ST_st14_fsm_13 : 
            ap_NS_fsm = ap_ST_st15_fsm_14;
        ap_ST_st15_fsm_14 : 
            ap_NS_fsm = ap_ST_st16_fsm_15;
        ap_ST_st16_fsm_15 : 
            ap_NS_fsm = ap_ST_st17_fsm_16;
        ap_ST_st17_fsm_16 : 
            ap_NS_fsm = ap_ST_st18_fsm_17;
        ap_ST_st18_fsm_17 : 
            if ((ap_const_lv1_0 == p_i_fu_598_p2)) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_st19_fsm_18 : 
            ap_NS_fsm = ap_ST_st20_fsm_19;
        ap_ST_st20_fsm_19 : 
            if ((~(ap_const_logic_0 == grp_right_r_fu_235_ap_done) & ~(grp_right_r_fu_235_ap_return == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st23_fsm_22;
            end else if ((~(ap_const_logic_0 == grp_right_r_fu_235_ap_done) & (grp_right_r_fu_235_ap_return == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end
        ap_ST_st21_fsm_20 : 
            ap_NS_fsm = ap_ST_st22_fsm_21;
        ap_ST_st22_fsm_21 : 
            ap_NS_fsm = ap_ST_st19_fsm_18;
        ap_ST_st23_fsm_22 : 
            ap_NS_fsm = ap_ST_st24_fsm_23;
        ap_ST_st24_fsm_23 : 
            ap_NS_fsm = ap_ST_st25_fsm_24;
        ap_ST_st25_fsm_24 : 
            ap_NS_fsm = ap_ST_st26_fsm_25;
        ap_ST_st26_fsm_25 : 
            ap_NS_fsm = ap_ST_st27_fsm_26;
        ap_ST_st27_fsm_26 : 
            ap_NS_fsm = ap_ST_st28_fsm_27;
        ap_ST_st28_fsm_27 : 
            ap_NS_fsm = ap_ST_st29_fsm_28;
        ap_ST_st29_fsm_28 : 
            ap_NS_fsm = ap_ST_st30_fsm_29;
        ap_ST_st30_fsm_29 : 
            ap_NS_fsm = ap_ST_st31_fsm_30;
        ap_ST_st31_fsm_30 : 
            ap_NS_fsm = ap_ST_st32_fsm_31;
        ap_ST_st32_fsm_31 : 
            ap_NS_fsm = ap_ST_st33_fsm_32;
        ap_ST_st33_fsm_32 : 
            ap_NS_fsm = ap_ST_st34_fsm_33;
        ap_ST_st34_fsm_33 : 
            ap_NS_fsm = ap_ST_st35_fsm_34;
        ap_ST_st35_fsm_34 : 
            if ((ap_const_lv1_0 == p_i1_fu_828_p2)) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign avail_V_assign_fu_354_p3 = {{tmp_7_fu_344_p4}, {ap_const_lv1_0}};
assign grp_down_fu_253_ap_start = grp_down_fu_253_ap_start_ap_start_reg;
assign grp_down_fu_253_avail_V_i = avail_V_i;
assign grp_down_fu_253_colours_V_q0 = colours_V_q0;
assign grp_down_fu_253_colours_V_q1 = colours_V_q1;
assign grp_down_fu_253_cp_V_i = cp_V_i;
assign grp_down_fu_253_pp_rot_V_q0 = pp_rot_V_q0;
assign grp_down_fu_253_pp_rot_V_q1 = pp_rot_V_q1;
assign grp_down_fu_253_pp_tile_V_q0 = pp_tile_V_q0;
assign grp_down_fu_253_pp_tile_V_q1 = pp_tile_V_q1;
assign grp_down_fu_253_side_V = side_V;
assign grp_down_fu_253_tiles_V_q0 = tiles_V_q0;
assign grp_down_fu_253_tiles_V_q1 = tiles_V_q1;
assign grp_fu_283_p2 = (cp_V_i + ap_const_lv8_FF);
assign grp_fu_289_p2 = (pp_rot_V_q0 ^ ap_const_lv2_2);
assign grp_fu_295_p2 = (pp_rot_V_q0 + ap_const_lv2_3);
assign grp_fu_301_p2 = (pp_rot_V_q0 + ap_const_lv2_1);
assign grp_fu_324_p2 = (reg_311 - reg_307);
assign grp_fu_330_ce = ap_const_logic_1;
assign grp_fu_330_p0 = reg_311;
assign grp_fu_330_p1 = reg_307;
assign grp_fu_420_ce = ap_const_logic_1;
assign grp_fu_420_p0 = $signed(grp_fu_283_p2);
assign grp_fu_420_p1 = $unsigned(side_V);
assign grp_fu_611_p0 = $signed(grp_fu_283_p2);
assign grp_fu_611_p1 = $unsigned(side_V);
assign grp_right_r_fu_235_ap_start = grp_right_r_fu_235_ap_start_ap_start_reg;
assign grp_right_r_fu_235_avail_V_i = avail_V_i;
assign grp_right_r_fu_235_colours_V_q0 = colours_V_q0;
assign grp_right_r_fu_235_colours_V_q1 = colours_V_q1;
assign grp_right_r_fu_235_cp_V = cp_V_i;
assign grp_right_r_fu_235_pp_rot_V_q0 = pp_rot_V_q0;
assign grp_right_r_fu_235_pp_tile_V_q0 = pp_tile_V_q0;
assign grp_right_r_fu_235_side_V = side_V;
assign grp_right_r_fu_235_tiles_V_q0 = tiles_V_q0;
assign lhs_V_3_fu_388_p1 = $unsigned(side_V);
assign lhs_V_fu_368_p1 = $unsigned(side_V);
assign not_sel_tmp1_i1_fu_823_p2 = (tmp_24_i1_fu_817_p2 | tmp_28_reg_983);
assign not_sel_tmp1_i_fu_593_p2 = (tmp_24_i_fu_587_p2 | tmp_25_reg_895);
assign p_5_i_i1_fu_711_p3 = ((tmp_29_reg_937)? ap_const_lv5_1F: tmp_65_i_i45_cast_fu_707_p1);
assign p_5_i_i_fu_481_p3 = ((tmp_26_reg_849)? ap_const_lv5_1F: tmp_65_i_i_cast_fu_477_p1);
assign p_i1_fu_828_p2 = (not_sel_tmp1_i1_fu_823_p2 & tmp_1_reg_978);
assign p_i_fu_598_p2 = (not_sel_tmp1_i_fu_593_p2 & tmp_reg_890);
assign p_i_i1_fu_798_p3 = ((tmp_28_reg_983)? ap_const_lv5_1F: tmp_63_i_i30_cast_fu_794_p1);
assign p_i_i_fu_568_p3 = ((tmp_25_reg_895)? ap_const_lv5_1F: tmp_63_i_i_cast_fu_564_p1);
assign pp_rot_V_address1 = grp_down_fu_253_pp_rot_V_address1;
assign pp_tile_V_address1 = grp_down_fu_253_pp_tile_V_address1;
assign r_V_5_fu_392_p0 = lhs_V_3_fu_388_p1;
assign r_V_5_fu_392_p1 = lhs_V_3_fu_388_p1;
assign r_V_5_fu_392_p2 = ($signed({{1'b0}, {r_V_5_fu_392_p0}}) * $signed({{1'b0}, {r_V_5_fu_392_p1}}));
assign r_V_6_fu_511_p1 = grp_fu_420_p2[7:0];
assign r_V_7_fu_626_p2 = ap_const_lv36_1 << tmp_i_i_18_fu_622_p1;
assign r_V_9_fu_741_p1 = grp_fu_611_p2[7:0];
assign r_V_fu_372_p0 = lhs_V_fu_368_p1;
assign r_V_fu_372_p1 = lhs_V_fu_368_p1;
assign r_V_fu_372_p2 = ($signed({{1'b0}, {r_V_fu_372_p0}}) * $signed({{1'b0}, {r_V_fu_372_p1}}));
assign sel_tmp3_i1_not_fu_730_p2 = (tmp_26_i65_cast_fu_722_p1 == tmp_27_i66_cast_fu_726_p1? 1'b1: 1'b0);
assign sel_tmp3_i_not_fu_500_p2 = (tmp_26_i_cast_fu_492_p1 == tmp_27_i_cast_fu_496_p1? 1'b1: 1'b0);
assign this_assign_i_i1_fu_759_p3 = ((tmp_61_i_i1_fu_753_p2)? reg_315: ap_const_lv8_FF);
assign this_assign_i_i_fu_529_p3 = ((tmp_61_i_i_fu_523_p2)? reg_315: ap_const_lv8_FF);
assign tmp_10_fu_472_p1 = $unsigned(tmp_6_fu_464_p3);
assign tmp_11_fu_781_p3 = {{pp_tile_V_q0}, {grp_fu_301_p2}};
assign tmp_12_fu_789_p1 = $unsigned(tmp_11_fu_781_p3);
assign tmp_13_fu_662_p3 = {{pp_tile_V_q0}, {grp_fu_289_p2}};
assign tmp_14_fu_670_p1 = $unsigned(tmp_13_fu_662_p3);
assign tmp_15_fu_681_p3 = {{pp_tile_V_q0}, {grp_fu_295_p2}};
assign tmp_15_i_fu_406_p2 = (tmp_i_cast_fu_398_p1 == tmp_i_cast_16_fu_402_p1? 1'b1: 1'b0);
assign tmp_16_fu_689_p1 = $unsigned(tmp_15_fu_681_p3);
assign tmp_17_fu_694_p3 = {{pp_tile_V_q0}, {pp_rot_V_q0}};
assign tmp_18_fu_702_p1 = $unsigned(tmp_17_fu_694_p3);
assign tmp_1_fu_736_p2 = (tmp_29_reg_937 | sel_tmp3_i1_not_fu_730_p2);
assign tmp_23_i60_cast_fu_813_p0 = $signed(p_i_i1_fu_798_p3);
assign tmp_23_i60_cast_fu_813_p1 = $unsigned(tmp_23_i60_cast_fu_813_p0);
assign tmp_23_i_cast_fu_583_p0 = $signed(p_i_i_fu_568_p3);
assign tmp_23_i_cast_fu_583_p1 = $unsigned(tmp_23_i_cast_fu_583_p0);
assign tmp_24_i1_fu_817_p2 = (tmp_i59_cast_fu_809_p1 == tmp_23_i60_cast_fu_813_p1? 1'b1: 1'b0);
assign tmp_24_i_fu_587_p2 = (tmp_i3_cast_fu_579_p1 == tmp_23_i_cast_fu_583_p1? 1'b1: 1'b0);
assign tmp_26_i65_cast_fu_722_p1 = $unsigned(tiles_V_q0);
assign tmp_26_i_cast_fu_492_p1 = $unsigned(tiles_V_q1);
assign tmp_27_i66_cast_fu_726_p0 = $signed(p_5_i_i1_fu_711_p3);
assign tmp_27_i66_cast_fu_726_p1 = $unsigned(tmp_27_i66_cast_fu_726_p0);
assign tmp_27_i_cast_fu_496_p0 = $signed(p_5_i_i_fu_481_p3);
assign tmp_27_i_cast_fu_496_p1 = $unsigned(tmp_27_i_cast_fu_496_p0);
assign tmp_2_fu_382_p2 = (tmp_cast_fu_378_p1 < r_V_fu_372_p2? 1'b1: 1'b0);
assign tmp_3_fu_440_p1 = $unsigned(tmp_s_fu_432_p3);
assign tmp_4_fu_451_p3 = {{pp_tile_V_q0}, {grp_fu_295_p2}};
assign tmp_58_i_i_fu_632_p2 = (avail_V_i | r_V_7_fu_626_p2);
assign tmp_59_i_i_fu_644_p2 = (reg_311 + ap_const_lv8_FF);
assign tmp_5_fu_459_p1 = $unsigned(tmp_4_fu_451_p3);
assign tmp_60_i_i14_cast_fu_749_p1 = $unsigned(grp_fu_330_p2);
assign tmp_60_i_i_cast_fu_519_p1 = $unsigned(grp_fu_330_p2);
assign tmp_61_i_i1_fu_753_p0 = $signed(r_V_9_fu_741_p1);
assign tmp_61_i_i1_fu_753_p2 = (tmp_61_i_i1_fu_753_p0 == tmp_60_i_i14_cast_fu_749_p1? 1'b1: 1'b0);
assign tmp_61_i_i_fu_523_p0 = $signed(r_V_6_fu_511_p1);
assign tmp_61_i_i_fu_523_p2 = (tmp_61_i_i_fu_523_p0 == tmp_60_i_i_cast_fu_519_p1? 1'b1: 1'b0);
assign tmp_63_i_i30_cast_fu_794_p1 = $unsigned(tiles_V_q1);
assign tmp_63_i_i_cast_fu_564_p1 = $unsigned(tiles_V_q1);
assign tmp_65_i_i45_cast_fu_707_p1 = $unsigned(reg_319);
assign tmp_65_i_i_cast_fu_477_p1 = $unsigned(reg_319);
assign tmp_6_fu_464_p3 = {{pp_tile_V_q0}, {pp_rot_V_q0}};
assign tmp_7_fu_344_p4 = {{avail_V_i[ap_const_lv32_23 : ap_const_lv32_1]}};
assign tmp_8_fu_551_p3 = {{pp_tile_V_q0}, {grp_fu_301_p2}};
assign tmp_9_fu_559_p1 = $unsigned(tmp_8_fu_551_p3);
assign tmp_cast_fu_378_p1 = $unsigned(cp_V_i);
assign tmp_fu_506_p2 = (tmp_26_reg_849 | sel_tmp3_i_not_fu_500_p2);
assign tmp_i23_i_i1_fu_656_p1 = $unsigned(grp_fu_324_p2);
assign tmp_i23_i_i_fu_426_p1 = $unsigned(grp_fu_324_p2);
assign tmp_i2_i1_fu_675_p1 = $unsigned(reg_311);
assign tmp_i2_i_fu_445_p1 = $unsigned(reg_311);
assign tmp_i3_cast_fu_579_p1 = $unsigned(reg_319);
assign tmp_i59_cast_fu_809_p1 = $unsigned(reg_319);
assign tmp_i_cast_16_fu_402_p1 = $unsigned(r_V_5_fu_392_p2);
assign tmp_i_cast_fu_398_p1 = $unsigned(cp_V_i);
assign tmp_i_i_18_fu_622_p1 = $unsigned(pp_tile_V_q0);
assign tmp_i_i_fu_617_p1 = $unsigned(reg_311);
assign tmp_i_i_i1_fu_775_p1 = $unsigned(this_assign_i_i1_fu_759_p3);
assign tmp_i_i_i_fu_545_p1 = $unsigned(this_assign_i_i_fu_529_p3);
assign tmp_s_fu_432_p3 = {{pp_tile_V_q0}, {grp_fu_289_p2}};


endmodule //solve

