Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/traffic_light_controller_tb_isim_beh.exe -prj C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/traffic_light_controller_tb_beh.prj work.traffic_light_controller_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/clock_divider.v" into library work
Analyzing Verilog file "C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/button_debouncer.v" into library work
Analyzing Verilog file "C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/traffic_light_controller.v" into library work
Analyzing Verilog file "C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/traffic_light_controller_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/traffic_light_controller.v" Line 39: Port rst is not connected to this instance
Completed static elaboration
Compiling module clock_divider
Compiling module button_debouncer
Compiling module traffic_light_controller
Compiling module traffic_light_controller_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/traffic_light_controller_tb_isim_beh.exe
Fuse Memory Usage: 28440 KB
Fuse CPU Usage: 1155 ms
