Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 14:53:59 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              26.00
  Critical Path Length:          1.33
  Critical Path Slack:          -1.33
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -58.30
  No. of Violating Paths:       47.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1296
  Buf/Inv Cell Count:             217
  Buf Cell Count:                  28
  Inv Cell Count:                 189
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1296
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1257.382000
  Noncombinational Area:     0.000000
  Buf/Inv Area:            126.616000
  Total Buffer Area:            23.41
  Total Inverter Area:         103.21
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1257.382000
  Design Area:            1257.382000


  Design Rules
  -----------------------------------
  Total Number of Nets:          1341
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.36
  Logic Optimization:                 17.07
  Mapping Optimization:               22.61
  -----------------------------------------
  Overall Compile Time:               43.81
  Overall Compile Wall Clock Time:    45.08

  --------------------------------------------------------------------

  Design  WNS: 1.33  TNS: 58.30  Number of Violating Paths: 47


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
