// Seed: 762758871
module module_0 (
    input  tri0  id_0,
    output tri0  id_1,
    input  wor   id_2,
    output tri0  id_3,
    output wand  id_4,
    input  tri0  id_5,
    input  wire  id_6,
    output wand  id_7,
    output uwire id_8,
    input  wire  id_9,
    input  tri   id_10,
    input  wor   id_11
);
  assign id_7 = id_10 - 1;
  id_13(
      .id_0(id_0)
  );
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    output tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    inout supply0 id_8,
    input wor id_9,
    output wor id_10,
    input supply0 id_11,
    input wor id_12,
    input wor id_13
);
  id_15(
      1, 1
  ); module_0(
      id_8, id_6, id_4, id_6, id_1, id_4, id_0, id_5, id_1, id_12, id_9, id_2
  );
endmodule
