# CPLD-Projects 

This repository contains VHDL designs for a MAX II EPM240 CPLD. The ``UART`` folder contains a VHDL code that configures the MAX II EPM240 CPLD as a UART transmitter that sends an ASCII character ('A') periodically (0.5s).

