# clock_div_nbit
Verilog-based clock divider and counter with testbench: parameterizable n-bit clock divider design, including a counter and testbench.
