WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500152 heartbeat IPC: 3.99976 cumulative IPC: 3.99976 (Simulation time: 0 hr 2 min 52 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500153 cumulative IPC: 3.99976 (Simulation time: 0 hr 2 min 52 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500153 (Simulation time: 0 hr 2 min 52 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 5112085 heartbeat IPC: 3.82859 cumulative IPC: 3.82859 (Simulation time: 0 hr 5 min 57 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 7748969 heartbeat IPC: 3.79236 cumulative IPC: 3.81039 (Simulation time: 0 hr 9 min 6 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 10372408 heartbeat IPC: 3.8118 cumulative IPC: 3.81086 (Simulation time: 0 hr 12 min 22 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 13006410 heartbeat IPC: 3.79651 cumulative IPC: 3.80726 (Simulation time: 0 hr 15 min 40 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 15611151 heartbeat IPC: 3.83916 cumulative IPC: 3.8136 (Simulation time: 0 hr 18 min 47 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 13110999 cumulative IPC: 3.8136 (Simulation time: 0 hr 18 min 47 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 13110999 (Simulation time: 0 hr 18 min 47 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/644.nab_s-12459B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.8136 instructions: 50000000 cycles: 13110999
CPU 0 Branch Prediction Accuracy: 99.3741% MPKI: 0.894841 Average ROB Occupancy at Mispredict: 97.2308
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.275941
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.618901
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:      34776  HIT:      25532  MISS:       9244
LLC LOAD         ACCESS:      20326  HIT:      18690  MISS:       1636
LLC RFO          ACCESS:       7614  HIT:         40  MISS:       7574
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       6713  HIT:       6713  MISS:          0
LLC TRANSLATION  ACCESS:        123  HIT:         89  MISS:         34
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 97.2423 cycles
cpu0_DTLB TOTAL       ACCESS:    9648034  HIT:    9621809  MISS:      26225
cpu0_DTLB LOAD         ACCESS:    9648034  HIT:    9621809  MISS:      26225
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.83909 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   11713515  HIT:   11136911  MISS:     576604
cpu0_L1D LOAD         ACCESS:    6706871  HIT:    6271802  MISS:     435069
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5006504  HIT:    4865098  MISS:     141406
cpu0_L1D TRANSLATION  ACCESS:        140  HIT:         11  MISS:        129
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.96812 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     326492  HIT:     298423  MISS:      28069
cpu0_L2C LOAD         ACCESS:     291532  HIT:     271206  MISS:      20326
cpu0_L2C RFO          ACCESS:      17062  HIT:       9448  MISS:       7614
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      17769  HIT:      17763  MISS:          6
cpu0_L2C TRANSLATION  ACCESS:        129  HIT:          6  MISS:        123
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 52.3527 cycles
cpu0_STLB TOTAL       ACCESS:      11020  HIT:      10880  MISS:        140
cpu0_STLB LOAD         ACCESS:      11020  HIT:      10880  MISS:        140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 275.372 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       7772
  ROW_BUFFER_MISS:       1472
 AVG DBUS CONGESTED CYCLE:    3.83653
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

