vendor_name = ModelSim
source_file = 1, /home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd
source_file = 1, /home/hws_master/Projects/bus_test/bus_test.qsys
source_file = 1, /home/hws_master/Projects/bus_test/db/ip/bus_test/bus_test.v
source_file = 1, /home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_reset_controller.sdc
source_file = 1, /home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_reset_controller.v
source_file = 1, /home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_reset_synchronizer.v
source_file = 1, /home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v
source_file = 1, /home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v
source_file = 1, /home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v
source_file = 1, /home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/simple_soma.vhd
source_file = 1, /home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/simple_synapse.vhd
source_file = 1, /home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/hws_master/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/hws_master/Projects/bus_test/db/bus_test.cbx.xml
design_name = simple_soma_sm
instance = comp, \avs_m0_address[0]~output\, avs_m0_address[0]~output, simple_soma_sm, 1
instance = comp, \avs_m0_address[1]~output\, avs_m0_address[1]~output, simple_soma_sm, 1
instance = comp, \avs_m0_address[2]~output\, avs_m0_address[2]~output, simple_soma_sm, 1
instance = comp, \avs_m0_address[3]~output\, avs_m0_address[3]~output, simple_soma_sm, 1
instance = comp, \avs_m0_address[4]~output\, avs_m0_address[4]~output, simple_soma_sm, 1
instance = comp, \avs_m0_address[5]~output\, avs_m0_address[5]~output, simple_soma_sm, 1
instance = comp, \avs_m0_address[6]~output\, avs_m0_address[6]~output, simple_soma_sm, 1
instance = comp, \avs_m0_address[7]~output\, avs_m0_address[7]~output, simple_soma_sm, 1
instance = comp, \avs_m0_write_spike~output\, avs_m0_write_spike~output, simple_soma_sm, 1
instance = comp, \avs_m0_writedata_spike_time[0]~output\, avs_m0_writedata_spike_time[0]~output, simple_soma_sm, 1
instance = comp, \avs_m0_writedata_spike_time[1]~output\, avs_m0_writedata_spike_time[1]~output, simple_soma_sm, 1
instance = comp, \avs_m0_writedata_spike_time[2]~output\, avs_m0_writedata_spike_time[2]~output, simple_soma_sm, 1
instance = comp, \avs_m0_writedata_spike_time[3]~output\, avs_m0_writedata_spike_time[3]~output, simple_soma_sm, 1
instance = comp, \avs_m0_writedata_spike_time[4]~output\, avs_m0_writedata_spike_time[4]~output, simple_soma_sm, 1
instance = comp, \avs_m0_writedata_spike_time[5]~output\, avs_m0_writedata_spike_time[5]~output, simple_soma_sm, 1
instance = comp, \avs_m0_writedata_spike_time[6]~output\, avs_m0_writedata_spike_time[6]~output, simple_soma_sm, 1
instance = comp, \avs_m0_writedata_spike_time[7]~output\, avs_m0_writedata_spike_time[7]~output, simple_soma_sm, 1
instance = comp, \avs_s0_response_synapse[0]~output\, avs_s0_response_synapse[0]~output, simple_soma_sm, 1
instance = comp, \avs_s0_response_synapse[1]~output\, avs_s0_response_synapse[1]~output, simple_soma_sm, 1
instance = comp, \avs_s0_address[0]~input\, avs_s0_address[0]~input, simple_soma_sm, 1
instance = comp, \avs_s0_address[1]~input\, avs_s0_address[1]~input, simple_soma_sm, 1
instance = comp, \avs_s0_address[2]~input\, avs_s0_address[2]~input, simple_soma_sm, 1
instance = comp, \avs_s0_address[3]~input\, avs_s0_address[3]~input, simple_soma_sm, 1
instance = comp, \avs_s0_address[4]~input\, avs_s0_address[4]~input, simple_soma_sm, 1
instance = comp, \avs_s0_address[5]~input\, avs_s0_address[5]~input, simple_soma_sm, 1
instance = comp, \avs_s0_address[6]~input\, avs_s0_address[6]~input, simple_soma_sm, 1
instance = comp, \avs_s0_address[7]~input\, avs_s0_address[7]~input, simple_soma_sm, 1
instance = comp, \avs_s0_writedata_synapse[7]~input\, avs_s0_writedata_synapse[7]~input, simple_soma_sm, 1
instance = comp, \avs_s0_writedata_synapse[6]~input\, avs_s0_writedata_synapse[6]~input, simple_soma_sm, 1
instance = comp, \avs_s0_writedata_synapse[5]~input\, avs_s0_writedata_synapse[5]~input, simple_soma_sm, 1
instance = comp, \avs_s0_writedata_synapse[4]~input\, avs_s0_writedata_synapse[4]~input, simple_soma_sm, 1
instance = comp, \avs_s0_writedata_synapse[3]~input\, avs_s0_writedata_synapse[3]~input, simple_soma_sm, 1
instance = comp, \avs_s0_writedata_synapse[2]~input\, avs_s0_writedata_synapse[2]~input, simple_soma_sm, 1
instance = comp, \avs_s0_writedata_synapse[1]~input\, avs_s0_writedata_synapse[1]~input, simple_soma_sm, 1
instance = comp, \avs_s0_writedata_synapse[0]~input\, avs_s0_writedata_synapse[0]~input, simple_soma_sm, 1
instance = comp, \avs_s0_write_synapse~input\, avs_s0_write_synapse~input, simple_soma_sm, 1
instance = comp, \rst~input\, rst~input, simple_soma_sm, 1
instance = comp, \avs_m0_response_spike[0]~input\, avs_m0_response_spike[0]~input, simple_soma_sm, 1
instance = comp, \avs_m0_response_spike[1]~input\, avs_m0_response_spike[1]~input, simple_soma_sm, 1
instance = comp, \clk~input\, clk~input, simple_soma_sm, 1
instance = comp, \avs_m0_waitrequest~input\, avs_m0_waitrequest~input, simple_soma_sm, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, simple_soma_sm, 1
