# ICDESIGN_assign4_Yaswanth
Include the verilog files that need to be synthesized in "Modules" folder.
Run the python script and it will generate the required result.
