static void\r\nF_1 ( struct V_1 * V_2 , const char * V_3 , unsigned V_4 )\r\n{\r\nF_2 ( V_3 , V_4 ) ;\r\n}\r\nstatic void T_1 F_3 ( char V_5 )\r\n{\r\nswitch ( V_5 ) {\r\ncase 'd' :\r\ncase 's' :\r\nbreak;\r\ncase 'h' :\r\nF_4 ( L_1 ) ;\r\nF_5 () ;\r\nbreak;\r\ncase 'p' :\r\nV_6 . V_7 &= ~ V_8 ;\r\nbreak;\r\ncase 'P' :\r\nif ( V_9 != V_10 ) {\r\nF_6 ( L_2 ) ;\r\nbreak;\r\n}\r\nV_11 = 1 ;\r\nF_7 ( V_12 , V_13 ) ;\r\nF_8 () ;\r\nbreak;\r\ndefault:\r\nF_6 ( L_3 , V_5 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void T_1 F_9 ( char * V_14 )\r\n{\r\nwhile ( * V_14 ) {\r\nwhile ( * V_14 && * V_14 == ' ' )\r\nV_14 ++ ;\r\nif ( * V_14 == '\0' )\r\nbreak;\r\nif ( * V_14 == '-' ) {\r\nV_14 ++ ;\r\nwhile ( * V_14 && * V_14 != ' ' )\r\nF_3 ( * V_14 ++ ) ;\r\ncontinue;\r\n}\r\nif ( ! strncmp ( V_14 , L_4 , 4 ) )\r\nV_15 = F_10 ( V_14 + 4 , & V_14 ) ;\r\nwhile ( * V_14 && * V_14 != ' ' )\r\nV_14 ++ ;\r\n}\r\n}\r\nstatic void T_1 F_11 ( void )\r\n{\r\nstruct V_16 * V_17 ;\r\nunsigned long V_18 ;\r\nint V_19 ;\r\nif ( V_9 == V_20 && ! V_21 )\r\nreturn;\r\nV_19 = 0 ;\r\nif ( V_9 != V_22 ) {\r\n__asm__ ("rdpr %%ver, %0" : "=r" (ver));\r\nV_19 = ( ( V_18 >> 32UL ) == V_23 ||\r\n( V_18 >> 32UL ) == V_24 ) ;\r\n}\r\nV_17 = & V_25 ;\r\nwhile ( V_17 < & V_26 ) {\r\nunsigned long V_27 = V_17 -> V_27 ;\r\nunsigned int * V_28 ;\r\nswitch ( V_9 ) {\r\ncase V_20 :\r\nV_28 = & V_17 -> V_29 [ 0 ] ;\r\nbreak;\r\ncase V_10 :\r\ncase V_30 :\r\nif ( V_19 )\r\nV_28 = & V_17 -> V_31 [ 0 ] ;\r\nelse\r\nV_28 = & V_17 -> V_32 [ 0 ] ;\r\nbreak;\r\ncase V_22 :\r\nV_28 = & V_17 -> V_33 [ 0 ] ;\r\nbreak;\r\ndefault:\r\nF_4 ( L_5 ) ;\r\nF_5 () ;\r\n}\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_28 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_27 + 4 ) = V_28 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\n* ( unsigned int * ) ( V_27 + 8 ) = V_28 [ 2 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 8));\r\n* ( unsigned int * ) ( V_27 + 12 ) = V_28 [ 3 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 12));\r\nV_17 ++ ;\r\n}\r\n}\r\nvoid F_13 ( struct V_34 * V_35 ,\r\nstruct V_34 * V_36 )\r\n{\r\nwhile ( V_35 < V_36 ) {\r\nunsigned long V_27 = V_35 -> V_27 ;\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_35 -> V_37 ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\nV_35 ++ ;\r\n}\r\n}\r\nvoid F_14 ( struct V_38 * V_35 ,\r\nstruct V_38 * V_36 )\r\n{\r\nwhile ( V_35 < V_36 ) {\r\nunsigned long V_27 = V_35 -> V_27 ;\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_35 -> V_28 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_27 + 4 ) = V_35 -> V_28 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\nV_35 ++ ;\r\n}\r\n}\r\nstatic void T_1 F_15 ( void )\r\n{\r\nextern void V_39 ( void ) ;\r\nif ( V_9 != V_22 )\r\nreturn;\r\nF_13 ( & V_40 ,\r\n& V_41 ) ;\r\nF_14 ( & V_42 ,\r\n& V_43 ) ;\r\nV_39 () ;\r\n}\r\nstatic void T_1 F_16 ( void )\r\n{\r\nstruct V_44 * V_45 ;\r\nstruct V_46 * V_47 ;\r\nV_45 = & V_48 ;\r\nwhile ( V_45 < & V_49 ) {\r\nunsigned long V_50 , V_27 = V_45 -> V_27 ;\r\nfor ( V_50 = 0 ; V_50 < 3 ; V_50 ++ ) {\r\n* ( unsigned int * ) ( V_27 + ( V_50 * 4 ) ) = V_45 -> V_28 [ V_50 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_45 ++ ;\r\n}\r\nV_47 = & V_51 ;\r\nwhile ( V_47 < & V_52 ) {\r\nunsigned long V_50 , V_27 = V_47 -> V_27 ;\r\nfor ( V_50 = 0 ; V_50 < 6 ; V_50 ++ ) {\r\n* ( unsigned int * ) ( V_27 + ( V_50 * 4 ) ) = V_47 -> V_28 [ V_50 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_47 ++ ;\r\n}\r\n}\r\nstatic void T_1 F_17 ( void )\r\n{\r\nstruct V_53 * V_17 ;\r\nV_17 = & V_54 ;\r\nwhile ( V_17 < & V_55 ) {\r\nunsigned long V_50 , V_27 = V_17 -> V_27 ;\r\nfor ( V_50 = 0 ; V_50 < 3 ; V_50 ++ ) {\r\n* ( unsigned int * ) ( V_27 + ( V_50 * 4 ) ) = V_17 -> V_28 [ V_50 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_17 ++ ;\r\n}\r\n}\r\nvoid T_1 F_18 ( void )\r\n{\r\nint V_56 ;\r\nF_19 () ;\r\nF_11 () ;\r\nF_15 () ;\r\nV_56 = F_20 () ;\r\nif ( V_56 >= V_57 ) {\r\nF_4 ( L_6 ,\r\nV_56 , V_57 ) ;\r\nF_5 () ;\r\n}\r\nF_21 () -> V_56 = V_56 ;\r\nF_22 () ;\r\nF_23 () ;\r\n}\r\nvoid F_24 ( struct V_58 * V_59 )\r\n{\r\nunsigned long V_60 = V_61 ;\r\nint V_50 , V_62 = 0 ;\r\nF_25 ( V_59 , L_7 ) ;\r\nfor ( V_50 = 0 ; V_50 < F_26 ( V_63 ) ; V_50 ++ ) {\r\nunsigned long V_64 = 1UL << V_50 ;\r\nif ( V_60 & V_64 ) {\r\nF_27 ( V_59 , L_8 ,\r\nV_62 ? L_9 : L_10 , V_63 [ V_50 ] ) ;\r\nV_62 ++ ;\r\n}\r\n}\r\nif ( V_60 & V_65 ) {\r\nunsigned long V_66 ;\r\n__asm__ __volatile__("rd %%asr26, %0" : "=r" (cfr));\r\nfor ( V_50 = 0 ; V_50 < F_26 ( V_67 ) ; V_50 ++ ) {\r\nunsigned long V_64 = 1UL << V_50 ;\r\nif ( V_66 & V_64 ) {\r\nF_27 ( V_59 , L_8 ,\r\nV_62 ? L_9 : L_10 , V_67 [ V_50 ] ) ;\r\nV_62 ++ ;\r\n}\r\n}\r\n}\r\nF_28 ( V_59 , '\n' ) ;\r\n}\r\nstatic void T_1 F_29 ( int * V_62 , const char * V_68 )\r\n{\r\nif ( ( * V_62 ) == 0 )\r\nF_6 ( V_69 L_11 ) ;\r\nF_6 ( V_70 L_8 ,\r\n( * V_62 ) ? L_9 : L_10 , V_68 ) ;\r\nif ( ++ ( * V_62 ) == 8 ) {\r\nF_6 ( V_70 L_12 ) ;\r\n* V_62 = 0 ;\r\n}\r\n}\r\nstatic void T_1 F_30 ( int * V_62 )\r\n{\r\nunsigned long V_66 ;\r\nint V_50 ;\r\n__asm__ __volatile__("rd %%asr26, %0" : "=r" (cfr));\r\nfor ( V_50 = 0 ; V_50 < F_26 ( V_67 ) ; V_50 ++ ) {\r\nunsigned long V_64 = 1UL << V_50 ;\r\nif ( V_66 & V_64 )\r\nF_29 ( V_62 , V_67 [ V_50 ] ) ;\r\n}\r\n}\r\nstatic void T_1 F_31 ( unsigned long V_60 )\r\n{\r\nint V_50 , V_62 = 0 ;\r\nfor ( V_50 = 0 ; V_50 < F_26 ( V_63 ) ; V_50 ++ ) {\r\nunsigned long V_64 = 1UL << V_50 ;\r\nif ( V_60 & V_64 )\r\nF_29 ( & V_62 , V_63 [ V_50 ] ) ;\r\n}\r\nif ( V_60 & V_65 )\r\nF_30 ( & V_62 ) ;\r\nif ( V_62 != 0 )\r\nF_6 ( V_70 L_12 ) ;\r\n}\r\nstatic unsigned long T_1 F_32 ( void )\r\n{\r\nstruct V_71 * V_72 ;\r\nunsigned long V_60 = 0 ;\r\nconst char * V_73 ;\r\nint V_74 ;\r\nT_2 V_75 ;\r\nV_72 = F_33 () ;\r\nif ( ! V_72 )\r\nreturn 0 ;\r\nV_75 = F_34 ( V_72 , V_76 , L_13 ) ;\r\nif ( V_75 == V_76 )\r\ngoto V_77;\r\nV_73 = F_35 ( V_72 , V_75 , L_14 , & V_74 ) ;\r\nif ( ! V_73 )\r\ngoto V_77;\r\nwhile ( V_74 ) {\r\nint V_50 , V_78 ;\r\nfor ( V_50 = 0 ; V_50 < F_26 ( V_63 ) ; V_50 ++ ) {\r\nunsigned long V_64 = 1UL << V_50 ;\r\nif ( ! strcmp ( V_73 , V_63 [ V_50 ] ) ) {\r\nV_60 |= V_64 ;\r\nbreak;\r\n}\r\n}\r\nfor ( V_50 = 0 ; V_50 < F_26 ( V_67 ) ; V_50 ++ ) {\r\nif ( ! strcmp ( V_73 , V_67 [ V_50 ] ) )\r\nV_60 |= V_65 ;\r\n}\r\nV_78 = strlen ( V_73 ) + 1 ;\r\nV_73 += V_78 ;\r\nV_74 -= V_78 ;\r\n}\r\nV_77:\r\nF_36 ( V_72 ) ;\r\nreturn V_60 ;\r\n}\r\nstatic void T_1 F_37 ( void )\r\n{\r\nunsigned long V_79 = V_61 ;\r\nunsigned long V_80 ;\r\nif ( V_9 == V_10 || V_9 == V_30 )\r\nV_79 |= V_81 ;\r\nelse if ( V_9 == V_22 ) {\r\nif ( V_82 == V_83 ||\r\nV_82 == V_84 ||\r\nV_82 == V_85 ||\r\nV_82 == V_86 ||\r\nV_82 == V_87 ||\r\nV_82 == V_88 ||\r\nV_82 == V_89 ||\r\nV_82 == V_90 )\r\nV_79 |= V_91 ;\r\nif ( V_82 == V_84 ||\r\nV_82 == V_85 ||\r\nV_82 == V_86 ||\r\nV_82 == V_87 ||\r\nV_82 == V_88 ||\r\nV_82 == V_89 ||\r\nV_82 == V_90 )\r\nV_79 |= V_92 ;\r\n}\r\nV_79 |= ( V_93 | V_94 | V_95 ) ;\r\nV_80 = F_32 () ;\r\nif ( ! V_80 ) {\r\nif ( V_9 == V_20 )\r\nV_79 |= V_96 ;\r\nif ( V_9 == V_10 || V_9 == V_30 )\r\nV_79 |= V_96 | V_97 ;\r\nif ( V_9 == V_30 ) {\r\nunsigned long V_98 , V_18 ;\r\n__asm__ __volatile__("rdpr %%ver, %0" : "=r" (ver));\r\nV_98 = ( ( V_18 >> 32 ) & 0xffff ) ;\r\nif ( V_98 == V_99 )\r\nV_79 |= V_100 ;\r\n}\r\nif ( V_9 == V_22 ) {\r\nif ( V_82 == V_83 )\r\nV_79 |= V_101 ;\r\nif ( V_82 == V_84 ||\r\nV_82 == V_85 ||\r\nV_82 == V_86 ||\r\nV_82 == V_87 ||\r\nV_82 == V_88 ||\r\nV_82 == V_89 ||\r\nV_82 == V_90 )\r\nV_79 |= ( V_96 | V_97 |\r\nV_101 |\r\nV_100 ) ;\r\nif ( V_82 == V_85 ||\r\nV_82 == V_86 ||\r\nV_82 == V_87 ||\r\nV_82 == V_88 ||\r\nV_82 == V_89 ||\r\nV_82 == V_90 )\r\nV_79 |= ( V_102 | V_103 |\r\nV_104 ) ;\r\n}\r\n}\r\nV_61 = V_79 | V_80 ;\r\nF_31 ( V_61 ) ;\r\nif ( V_61 & V_100 )\r\nF_16 () ;\r\nif ( V_61 & V_105 )\r\nF_17 () ;\r\n}\r\nvoid T_1 F_38 ( char * * V_106 )\r\n{\r\n* V_106 = F_39 () ;\r\nF_40 ( V_107 , * V_106 , V_108 ) ;\r\nF_41 () ;\r\nF_9 ( * V_106 ) ;\r\n#ifdef F_42\r\nif ( F_43 () )\r\n#endif\r\nF_44 ( & V_6 ) ;\r\nif ( V_9 == V_22 )\r\nF_6 ( L_15 ) ;\r\nelse\r\nF_6 ( L_16 ) ;\r\n#ifdef F_45\r\nV_109 = & V_110 ;\r\n#endif\r\nF_46 () ;\r\nif ( ! V_111 )\r\nV_112 &= ~ V_113 ;\r\nV_114 = F_47 ( V_115 ) ;\r\n#ifdef F_48\r\nV_116 = V_117 & V_118 ;\r\nV_119 = ( ( V_117 & V_120 ) != 0 ) ;\r\nV_121 = ( ( V_117 & V_122 ) != 0 ) ;\r\n#endif\r\nF_49 ( & V_123 ) -> V_124 = & V_125 ;\r\n#ifdef F_50\r\nif ( ! V_126 ) {\r\nT_3 V_127 = F_51 ( L_17 ) ;\r\nT_4 V_128 , V_129 , V_130 ;\r\nV_128 = F_52 ( V_127 , L_18 , 0 ) ;\r\nV_129 = F_52 ( V_127 , L_19 , 0 ) ;\r\nV_130 = F_52 ( V_127 , L_20 , 0 ) ;\r\nif ( V_128 && V_129 ) {\r\nV_131 = V_128 ;\r\nV_132 = V_129 ;\r\nif ( V_130 )\r\nV_133 = V_130 ;\r\n#if F_53 ( V_134 ) || F_53 ( V_135 )\r\nV_136 = 0 ;\r\n#endif\r\n}\r\n}\r\n#endif\r\nF_54 ( F_21 () ) ;\r\nF_55 () ;\r\nF_37 () ;\r\n}\r\nvoid F_56 ( void )\r\n{\r\nif ( ! V_137 )\r\nreturn;\r\nF_4 ( L_21 ) ;\r\nF_57 () ;\r\nF_58 () ;\r\n}
