https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/01_use_this_template_create_repo.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/01_use_this_template_create_repo.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/02_fill_create_repo.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/02_fill_create_repo.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/03_repo_is_created.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/03_repo_is_created.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/04_settings_actions_general_allow_all.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/04_settings_actions_general_allow_all.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/05_settings_pages_source_github_actions.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/05_settings_pages_source_github_actions.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/06_actions_running.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/06_actions_running.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/07_actions_done.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/07_actions_done.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/08_manual_re_run.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/08_manual_re_run.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/09_actions_gds.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/09_actions_gds.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/10_actions_gds_scroll_cell_usage.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/10_actions_gds_scroll_cell_usage.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/11_gds_artifacts_download_render.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/11_gds_artifacts_download_render.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/12_gds_render_wide.jpg"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/12_gds_render_wide.jpg"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/13_gds_artifacts_download_gds_logs.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/13_gds_artifacts_download_gds_logs.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/14_sta_summary.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/14_sta_summary.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/15_sta_paths.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/15_sta_paths.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/16_getting_cloning_url.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/16_getting_cloning_url.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/17_git_clone.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/17_git_clone.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/18_yaml.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/18_yaml.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/19_one_tile.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/19_one_tile.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/20_diff_commit_push.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/20_diff_commit_push.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/21_action_trigger.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/21_action_trigger.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/22_gds_error.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/22_gds_error.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/23_need_larger_area.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/23_need_larger_area.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/24_tiny_vga.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/24_tiny_vga.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/25_datasheet_pdf.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/25_datasheet_pdf.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/26_fpga_boards.jpg"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/26_fpga_boards.jpg"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/27_cost.png"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/27_cost.png"></a>

<a href="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/28_tt_board.jpg"><img src="https://raw.githubusercontent.com/yuri-panchul/2025-verilog-calpoly-slo/refs/heads/main/images/using_tiny_tapeout_template/28_tt_board.jpg"></a>
