# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_3.srcs/sources_1/new/divider.vhd"
vhdl xil_defaultlib  "../../../project_3.srcs/sim_1/new/test_bench_divider.vhd"

# Do not sort compile order
nosort
