

================================================================
== Vitis HLS Report for 'op_data_exe_wb'
================================================================
* Date:           Sat Jun 22 22:38:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ALU_sys_HDL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6099|     6099|  60.990 us|  60.990 us|  6099|  6099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_op_data_exe_wb_Pipeline_l_operation_fu_92           |op_data_exe_wb_Pipeline_l_operation          |     1011|     1011|  10.110 us|  10.110 us|  1011|  1011|       no|
        |grp_op_data_exe_wb_Pipeline_l_data_a_fu_101             |op_data_exe_wb_Pipeline_l_data_a             |     1011|     1011|  10.110 us|  10.110 us|  1011|  1011|       no|
        |grp_op_data_exe_wb_Pipeline_l_data_b_fu_110             |op_data_exe_wb_Pipeline_l_data_b             |     1011|     1011|  10.110 us|  10.110 us|  1011|  1011|       no|
        |grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119  |op_data_exe_wb_Pipeline_s_operation_data_op  |     1002|     1002|  10.020 us|  10.020 us|  1002|  1002|       no|
        |grp_op_data_exe_wb_Pipeline_exe_fu_127                  |op_data_exe_wb_Pipeline_exe                  |     1039|     1039|  10.390 us|  10.390 us|  1039|  1039|       no|
        |grp_op_data_exe_wb_Pipeline_write_back_fu_139           |op_data_exe_wb_Pipeline_write_back           |     1008|     1008|  10.080 us|  10.080 us|  1008|  1008|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    3426|   2840|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    283|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    3450|   3123|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       3|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |grp_op_data_exe_wb_Pipeline_exe_fu_127                  |op_data_exe_wb_Pipeline_exe                  |        0|   3|  2901|  2092|    0|
    |grp_op_data_exe_wb_Pipeline_l_data_a_fu_101             |op_data_exe_wb_Pipeline_l_data_a             |        0|   0|   127|   166|    0|
    |grp_op_data_exe_wb_Pipeline_l_data_b_fu_110             |op_data_exe_wb_Pipeline_l_data_b             |        0|   0|   127|   166|    0|
    |grp_op_data_exe_wb_Pipeline_l_operation_fu_92           |op_data_exe_wb_Pipeline_l_operation          |        0|   0|   127|   166|    0|
    |grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119  |op_data_exe_wb_Pipeline_s_operation_data_op  |        0|   0|    23|    75|    0|
    |grp_op_data_exe_wb_Pipeline_write_back_fu_139           |op_data_exe_wb_Pipeline_write_back           |        0|   0|   121|   175|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                             |        0|   3|  3426|  2840|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ALU_operation_MEM_address0  |  14|          3|   10|         30|
    |ALU_operation_MEM_ce0       |  14|          3|    1|          3|
    |ALU_operation_MEM_we0       |   9|          2|    1|          2|
    |ALU_operation_read          |   9|          2|    1|          2|
    |ALU_operation_write         |   9|          2|    1|          2|
    |ap_NS_fsm                   |  93|         19|    1|         19|
    |data_a_read                 |   9|          2|    1|          2|
    |data_a_write                |   9|          2|    1|          2|
    |data_b_read                 |   9|          2|    1|          2|
    |data_b_write                |   9|          2|    1|          2|
    |data_result_read            |   9|          2|    1|          2|
    |data_result_write           |   9|          2|    1|          2|
    |m_axi_gmem0_ARVALID         |   9|          2|    1|          2|
    |m_axi_gmem0_RREADY          |   9|          2|    1|          2|
    |m_axi_gmem1_ARVALID         |   9|          2|    1|          2|
    |m_axi_gmem1_RREADY          |   9|          2|    1|          2|
    |m_axi_gmem2_AWVALID         |   9|          2|    1|          2|
    |m_axi_gmem2_BREADY          |   9|          2|    1|          2|
    |m_axi_gmem2_WVALID          |   9|          2|    1|          2|
    |m_axi_gmem3_ARVALID         |   9|          2|    1|          2|
    |m_axi_gmem3_RREADY          |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 283|         61|   30|         88|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  18|   0|   18|          0|
    |grp_op_data_exe_wb_Pipeline_exe_fu_127_ap_start_reg                  |   1|   0|    1|          0|
    |grp_op_data_exe_wb_Pipeline_l_data_a_fu_101_ap_start_reg             |   1|   0|    1|          0|
    |grp_op_data_exe_wb_Pipeline_l_data_b_fu_110_ap_start_reg             |   1|   0|    1|          0|
    |grp_op_data_exe_wb_Pipeline_l_operation_fu_92_ap_start_reg           |   1|   0|    1|          0|
    |grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119_ap_start_reg  |   1|   0|    1|          0|
    |grp_op_data_exe_wb_Pipeline_write_back_fu_139_ap_start_reg           |   1|   0|    1|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  24|   0|   24|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|     op_data_exe_wb|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|     op_data_exe_wb|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|     op_data_exe_wb|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|     op_data_exe_wb|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|     op_data_exe_wb|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|     op_data_exe_wb|  return value|
|m_axi_gmem0_AWVALID         |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREADY         |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWADDR          |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWID            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLEN           |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWSIZE          |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWBURST         |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLOCK          |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWCACHE         |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWPROT          |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWQOS           |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREGION        |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWUSER          |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WVALID          |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WREADY          |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WDATA           |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WSTRB           |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WLAST           |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WID             |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WUSER           |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARVALID         |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREADY         |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARADDR          |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARID            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLEN           |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARSIZE          |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARBURST         |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLOCK          |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARCACHE         |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARPROT          |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARQOS           |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREGION        |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARUSER          |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RVALID          |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RREADY          |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RDATA           |   in|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RLAST           |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RID             |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM        |   in|    9|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RUSER           |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RRESP           |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BVALID          |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BREADY          |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BRESP           |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BID             |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BUSER           |   in|    1|       m_axi|              gmem0|       pointer|
|a                           |   in|   64|     ap_none|                  a|        scalar|
|m_axi_gmem1_AWVALID         |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREADY         |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWADDR          |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWID            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLEN           |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWSIZE          |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWBURST         |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLOCK          |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWCACHE         |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWPROT          |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWQOS           |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREGION        |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWUSER          |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WVALID          |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WREADY          |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WDATA           |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WSTRB           |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WLAST           |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WID             |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WUSER           |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARVALID         |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREADY         |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARADDR          |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARID            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLEN           |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARSIZE          |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARBURST         |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLOCK          |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARCACHE         |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARPROT          |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARQOS           |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREGION        |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARUSER          |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RVALID          |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RREADY          |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RDATA           |   in|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RLAST           |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RID             |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM        |   in|    9|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RUSER           |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RRESP           |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BVALID          |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BREADY          |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BRESP           |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BID             |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BUSER           |   in|    1|       m_axi|              gmem1|       pointer|
|b                           |   in|   64|     ap_none|                  b|        scalar|
|m_axi_gmem3_AWVALID         |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWREADY         |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWADDR          |  out|   64|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWID            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWLEN           |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWSIZE          |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWBURST         |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWLOCK          |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWCACHE         |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWPROT          |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWQOS           |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWREGION        |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWUSER          |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WVALID          |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WREADY          |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WDATA           |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WSTRB           |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WLAST           |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WID             |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WUSER           |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARVALID         |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARREADY         |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARADDR          |  out|   64|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARID            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARLEN           |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARSIZE          |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARBURST         |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARLOCK          |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARCACHE         |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARPROT          |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARQOS           |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARREGION        |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARUSER          |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RVALID          |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RREADY          |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RDATA           |   in|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RLAST           |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RID             |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RFIFONUM        |   in|    9|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RUSER           |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RRESP           |   in|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BVALID          |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BREADY          |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BRESP           |   in|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BID             |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BUSER           |   in|    1|       m_axi|              gmem3|       pointer|
|op                          |   in|   64|     ap_none|                 op|        scalar|
|m_axi_gmem2_AWVALID         |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWREADY         |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWADDR          |  out|   64|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWID            |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWLEN           |  out|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWSIZE          |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWBURST         |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWLOCK          |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWCACHE         |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWPROT          |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWQOS           |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWREGION        |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWUSER          |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WVALID          |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WREADY          |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WDATA           |  out|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WSTRB           |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WLAST           |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WID             |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WUSER           |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARVALID         |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARREADY         |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARADDR          |  out|   64|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARID            |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARLEN           |  out|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARSIZE          |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARBURST         |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARLOCK          |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARCACHE         |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARPROT          |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARQOS           |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARREGION        |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARUSER          |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RVALID          |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RREADY          |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RDATA           |   in|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RLAST           |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RID             |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RFIFONUM        |   in|    9|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RUSER           |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RRESP           |   in|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BVALID          |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BREADY          |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BRESP           |   in|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BID             |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BUSER           |   in|    1|       m_axi|              gmem2|       pointer|
|c                           |   in|   64|     ap_none|                  c|        scalar|
|ALU_operation_MEM_address0  |  out|   10|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_ce0       |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_we0       |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_d0        |  out|   32|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_q0        |   in|   32|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_dout          |   in|   32|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_empty_n       |   in|    1|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_read          |  out|    1|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_din           |  out|   32|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_full_n        |   in|    1|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_write         |  out|    1|     ap_fifo|      ALU_operation|       pointer|
|data_a_dout                 |   in|   32|     ap_fifo|             data_a|       pointer|
|data_a_empty_n              |   in|    1|     ap_fifo|             data_a|       pointer|
|data_a_read                 |  out|    1|     ap_fifo|             data_a|       pointer|
|data_a_din                  |  out|   32|     ap_fifo|             data_a|       pointer|
|data_a_full_n               |   in|    1|     ap_fifo|             data_a|       pointer|
|data_a_write                |  out|    1|     ap_fifo|             data_a|       pointer|
|data_b_dout                 |   in|   32|     ap_fifo|             data_b|       pointer|
|data_b_empty_n              |   in|    1|     ap_fifo|             data_b|       pointer|
|data_b_read                 |  out|    1|     ap_fifo|             data_b|       pointer|
|data_b_din                  |  out|   32|     ap_fifo|             data_b|       pointer|
|data_b_full_n               |   in|    1|     ap_fifo|             data_b|       pointer|
|data_b_write                |  out|    1|     ap_fifo|             data_b|       pointer|
|data_result_dout            |   in|   32|     ap_fifo|        data_result|       pointer|
|data_result_empty_n         |   in|    1|     ap_fifo|        data_result|       pointer|
|data_result_read            |  out|    1|     ap_fifo|        data_result|       pointer|
|data_result_din             |  out|   32|     ap_fifo|        data_result|       pointer|
|data_result_full_n          |   in|    1|     ap_fifo|        data_result|       pointer|
|data_result_write           |  out|    1|     ap_fifo|        data_result|       pointer|
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:118->ALU_sys_HDL/core.cpp:185]   --->   Operation 19 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:118->ALU_sys_HDL/core.cpp:185]   --->   Operation 20 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:118->ALU_sys_HDL/core.cpp:185]   --->   Operation 21 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:118->ALU_sys_HDL/core.cpp:185]   --->   Operation 22 'read' 'a_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.52ns)   --->   "%call_ln81 = call void @op_data_exe_wb_Pipeline_l_operation, i64 %op_read, i32 %gmem3, i32 %ALU_operation" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:118->ALU_sys_HDL/core.cpp:185]   --->   Operation 24 'call' 'call_ln81' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln81 = call void @op_data_exe_wb_Pipeline_l_operation, i64 %op_read, i32 %gmem3, i32 %ALU_operation" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:118->ALU_sys_HDL/core.cpp:185]   --->   Operation 25 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty_39 = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty_39' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (3.52ns)   --->   "%call_ln81 = call void @op_data_exe_wb_Pipeline_l_data_a, i64 %a_read, i32 %gmem0, i32 %data_a" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:118->ALU_sys_HDL/core.cpp:185]   --->   Operation 28 'call' 'call_ln81' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln81 = call void @op_data_exe_wb_Pipeline_l_data_a, i64 %a_read, i32 %gmem0, i32 %data_a" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:118->ALU_sys_HDL/core.cpp:185]   --->   Operation 29 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%empty_41 = wait i32 @_ssdm_op_Wait"   --->   Operation 30 'wait' 'empty_41' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.52>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%empty_42 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [2/2] (3.52ns)   --->   "%call_ln81 = call void @op_data_exe_wb_Pipeline_l_data_b, i64 %b_read, i32 %gmem1, i32 %data_b" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:118->ALU_sys_HDL/core.cpp:185]   --->   Operation 32 'call' 'call_ln81' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln81 = call void @op_data_exe_wb_Pipeline_l_data_b, i64 %b_read, i32 %gmem1, i32 %data_b" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:118->ALU_sys_HDL/core.cpp:185]   --->   Operation 33 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%empty_43 = wait i32 @_ssdm_op_Wait"   --->   Operation 34 'wait' 'empty_43' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%empty_44 = wait i32 @_ssdm_op_Wait"   --->   Operation 35 'wait' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @op_data_exe_wb_Pipeline_s_operation_data_op, i32 %ALU_operation_MEM, i32 %ALU_operation"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @op_data_exe_wb_Pipeline_s_operation_data_op, i32 %ALU_operation_MEM, i32 %ALU_operation"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 38 [1/1] (0.00ns)   --->   "%empty_45 = wait i32 @_ssdm_op_Wait"   --->   Operation 38 'wait' 'empty_45' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (0.00ns)   --->   "%empty_46 = wait i32 @_ssdm_op_Wait"   --->   Operation 39 'wait' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @op_data_exe_wb_Pipeline_exe, i32 %ALU_operation_MEM, i32 %data_result, i32 %data_a, i32 %data_b"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @op_data_exe_wb_Pipeline_exe, i32 %ALU_operation_MEM, i32 %data_result, i32 %data_a, i32 %data_b"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 42 [1/1] (0.00ns)   --->   "%empty_47 = wait i32 @_ssdm_op_Wait"   --->   Operation 42 'wait' 'empty_47' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.52>
ST_17 : Operation 43 [1/1] (0.00ns)   --->   "%empty_48 = wait i32 @_ssdm_op_Wait"   --->   Operation 43 'wait' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 44 [2/2] (3.52ns)   --->   "%call_ln81 = call void @op_data_exe_wb_Pipeline_write_back, i64 %c_read, i32 %gmem2, i32 %data_result" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:118->ALU_sys_HDL/core.cpp:185]   --->   Operation 44 'call' 'call_ln81' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 1000, void @empty_25, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 1000, void @empty_24, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 1000, void @empty_23, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 1000, void @empty_21, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln81 = call void @op_data_exe_wb_Pipeline_write_back, i64 %c_read, i32 %gmem2, i32 %data_result" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:118->ALU_sys_HDL/core.cpp:185]   --->   Operation 68 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ALU_operation_MEM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ALU_operation]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_a]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_b]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_result]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_read            (read         ) [ 0011111111111111111]
op_read           (read         ) [ 0011000000000000000]
b_read            (read         ) [ 0011111111000000000]
a_read            (read         ) [ 0011111000000000000]
empty             (wait         ) [ 0000000000000000000]
call_ln81         (call         ) [ 0000000000000000000]
empty_39          (wait         ) [ 0000000000000000000]
empty_40          (wait         ) [ 0000000000000000000]
call_ln81         (call         ) [ 0000000000000000000]
empty_41          (wait         ) [ 0000000000000000000]
empty_42          (wait         ) [ 0000000000000000000]
call_ln81         (call         ) [ 0000000000000000000]
empty_43          (wait         ) [ 0000000000000000000]
empty_44          (wait         ) [ 0000000000000000000]
call_ln0          (call         ) [ 0000000000000000000]
empty_45          (wait         ) [ 0000000000000000000]
empty_46          (wait         ) [ 0000000000000000000]
call_ln0          (call         ) [ 0000000000000000000]
empty_47          (wait         ) [ 0000000000000000000]
empty_48          (wait         ) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
call_ln81         (call         ) [ 0000000000000000000]
ret_ln0           (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="op">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ALU_operation_MEM">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation_MEM"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ALU_operation">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_a">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_a"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_b">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_b"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_result">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_result"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_data_exe_wb_Pipeline_l_operation"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_data_exe_wb_Pipeline_l_data_a"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_data_exe_wb_Pipeline_l_data_b"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_data_exe_wb_Pipeline_s_operation_data_op"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_data_exe_wb_Pipeline_exe"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_data_exe_wb_Pipeline_write_back"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="c_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="op_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="b_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="a_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_op_data_exe_wb_Pipeline_l_operation_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="1"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="0" index="3" bw="32" slack="0"/>
<pin id="97" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_op_data_exe_wb_Pipeline_l_data_a_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="4"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="0" index="3" bw="32" slack="0"/>
<pin id="106" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_op_data_exe_wb_Pipeline_l_data_b_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="7"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="0" index="3" bw="32" slack="0"/>
<pin id="115" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_op_data_exe_wb_Pipeline_exe_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="0" index="3" bw="32" slack="0"/>
<pin id="132" dir="0" index="4" bw="32" slack="0"/>
<pin id="133" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_op_data_exe_wb_Pipeline_write_back_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="16"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="0" index="3" bw="32" slack="0"/>
<pin id="144" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/17 "/>
</bind>
</comp>

<comp id="148" class="1005" name="c_read_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="16"/>
<pin id="150" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="153" class="1005" name="op_read_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="op_read "/>
</bind>
</comp>

<comp id="158" class="1005" name="b_read_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="7"/>
<pin id="160" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="163" class="1005" name="a_read_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="4"/>
<pin id="165" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="127" pin=4"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="151"><net_src comp="68" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="156"><net_src comp="74" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="161"><net_src comp="80" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="166"><net_src comp="86" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="101" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: gmem1 | {}
	Port: gmem3 | {}
	Port: gmem2 | {17 18 }
	Port: ALU_operation_MEM | {11 12 }
	Port: ALU_operation | {2 3 }
	Port: data_a | {5 6 }
	Port: data_b | {8 9 }
	Port: data_result | {14 15 }
 - Input state : 
	Port: op_data_exe_wb : gmem0 | {5 6 }
	Port: op_data_exe_wb : a | {1 }
	Port: op_data_exe_wb : gmem1 | {8 9 }
	Port: op_data_exe_wb : b | {1 }
	Port: op_data_exe_wb : gmem3 | {2 3 }
	Port: op_data_exe_wb : op | {1 }
	Port: op_data_exe_wb : gmem2 | {}
	Port: op_data_exe_wb : c | {1 }
	Port: op_data_exe_wb : ALU_operation_MEM | {14 15 }
	Port: op_data_exe_wb : ALU_operation | {11 12 }
	Port: op_data_exe_wb : data_a | {14 15 }
	Port: op_data_exe_wb : data_b | {14 15 }
	Port: op_data_exe_wb : data_result | {17 18 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |      grp_op_data_exe_wb_Pipeline_l_operation_fu_92     |    0    |    0    |    75   |    97   |
|          |       grp_op_data_exe_wb_Pipeline_l_data_a_fu_101      |    0    |    0    |    75   |    97   |
|   call   |       grp_op_data_exe_wb_Pipeline_l_data_b_fu_110      |    0    |    0    |    75   |    97   |
|          | grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119 |    0    |    0    |    20   |    26   |
|          |         grp_op_data_exe_wb_Pipeline_exe_fu_127         |    3    |  3.5339 |   2639  |   1926  |
|          |      grp_op_data_exe_wb_Pipeline_write_back_fu_139     |    0    |  1.588  |    75   |    97   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    c_read_read_fu_68                   |    0    |    0    |    0    |    0    |
|   read   |                   op_read_read_fu_74                   |    0    |    0    |    0    |    0    |
|          |                    b_read_read_fu_80                   |    0    |    0    |    0    |    0    |
|          |                    a_read_read_fu_86                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    3    |  5.1219 |   2959  |   2340  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| a_read_reg_163|   64   |
| b_read_reg_158|   64   |
| c_read_reg_148|   64   |
|op_read_reg_153|   64   |
+---------------+--------+
|     Total     |   256  |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    5   |  2959  |  2340  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |  3215  |  2340  |
+-----------+--------+--------+--------+--------+
