[
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843824",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843824",
        "articleTitle": "Static compaction techniques to control scan vector power dissipation",
        "volume": null,
        "issue": null,
        "startPage": "35",
        "endPage": "40",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37329527100,
                "preferredName": "R. Sankaralingam",
                "firstName": "R.",
                "lastName": "Sankaralingam"
            },
            {
                "id": 37275294800,
                "preferredName": "R.R. Oruganti",
                "firstName": "R.R.",
                "lastName": "Oruganti"
            },
            {
                "id": 37273765700,
                "preferredName": "N.A. Touba",
                "firstName": "N.A.",
                "lastName": "Touba"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843856",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843856",
        "articleTitle": "Functional memory faults: a formal notation and a taxonomy",
        "volume": null,
        "issue": null,
        "startPage": "281",
        "endPage": "289",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37273366000,
                "preferredName": "Ad.J. van de Goor",
                "firstName": "Ad.J.",
                "lastName": "van de Goor"
            },
            {
                "id": 38278163800,
                "preferredName": "Z. Al-Ars",
                "firstName": "Z.",
                "lastName": "Al-Ars"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843829",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843829",
        "articleTitle": "Virtual scan chains: a means for reducing scan length in cores",
        "volume": null,
        "issue": null,
        "startPage": "73",
        "endPage": "78",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37272662300,
                "preferredName": "A. Jas",
                "firstName": "A.",
                "lastName": "Jas"
            },
            {
                "id": 37272660200,
                "preferredName": "B. Pouya",
                "firstName": "B.",
                "lastName": "Pouya"
            },
            {
                "id": 37273765700,
                "preferredName": "N.A. Touba",
                "firstName": "N.A.",
                "lastName": "Touba"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843880",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843880",
        "articleTitle": "Word-voter: a new voter design for triple modular redundant systems",
        "volume": null,
        "issue": null,
        "startPage": "465",
        "endPage": "470",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37276204700,
                "preferredName": "S. Mitra",
                "firstName": "S.",
                "lastName": "Mitra"
            },
            {
                "id": 37273983300,
                "preferredName": "E.J. McCluskey",
                "firstName": "E.J.",
                "lastName": "McCluskey"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843836",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843836",
        "articleTitle": "Design of system-on-a-chip test access architectures using integer linear programming",
        "volume": null,
        "issue": null,
        "startPage": "127",
        "endPage": "134",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843860",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843860",
        "articleTitle": "A technique for logic fault diagnosis of interconnect open defects",
        "volume": null,
        "issue": null,
        "startPage": "313",
        "endPage": "318",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37358052400,
                "preferredName": "S. Venkataraman",
                "firstName": "S.",
                "lastName": "Venkataraman"
            },
            {
                "id": 37442947200,
                "preferredName": "S.B. Drummonds",
                "firstName": "S.B.",
                "lastName": "Drummonds"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843823",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843823",
        "articleTitle": "Low power BIST via non-linear hybrid cellular automata",
        "volume": null,
        "issue": null,
        "startPage": "29",
        "endPage": "34",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37275850500,
                "preferredName": "F. Corno",
                "firstName": "F.",
                "lastName": "Corno"
            },
            {
                "id": 37274070800,
                "preferredName": "M. Rebaudengo",
                "firstName": "M.",
                "lastName": "Rebaudengo"
            },
            {
                "id": 38182799400,
                "preferredName": "M.S. Reorda",
                "firstName": "M.S.",
                "lastName": "Reorda"
            },
            {
                "id": 37275846300,
                "preferredName": "G. Squillero",
                "firstName": "G.",
                "lastName": "Squillero"
            },
            {
                "id": 37275742500,
                "preferredName": "M. Violante",
                "firstName": "M.",
                "lastName": "Violante"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843876",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843876",
        "articleTitle": "Delta Iddq for testing reliability",
        "volume": null,
        "issue": null,
        "startPage": "439",
        "endPage": "443",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37350570500,
                "preferredName": "T.J. Powell",
                "firstName": "T.J.",
                "lastName": "Powell"
            },
            {
                "id": 37354965900,
                "preferredName": "J. Pair",
                "firstName": "J.",
                "lastName": "Pair"
            },
            {
                "id": 37088111628,
                "preferredName": "M. St. John",
                "firstName": "M.",
                "lastName": "St. John"
            },
            {
                "id": 37088112407,
                "preferredName": "D. Counce",
                "firstName": "D.",
                "lastName": "Counce"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843852",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843852",
        "articleTitle": "Hardware resource minimization for histogram-based ADC BIST",
        "volume": null,
        "issue": null,
        "startPage": "247",
        "endPage": "252",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37273425400,
                "preferredName": "M. Renovell",
                "firstName": "M.",
                "lastName": "Renovell"
            },
            {
                "id": 37273437600,
                "preferredName": "F. Azais",
                "firstName": "F.",
                "lastName": "Azais"
            },
            {
                "id": 37268731100,
                "preferredName": "S. Bernard",
                "firstName": "S.",
                "lastName": "Bernard"
            },
            {
                "id": 37268671900,
                "preferredName": "Y. Bertrand",
                "firstName": "Y.",
                "lastName": "Bertrand"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843854",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843854",
        "articleTitle": "Testing, verification, and diagnosis in the presence of unknowns",
        "volume": null,
        "issue": null,
        "startPage": "263",
        "endPage": "269",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37089503411,
                "preferredName": "A. Jain",
                "firstName": "A.",
                "lastName": "Jain"
            },
            {
                "id": 37282454800,
                "preferredName": "V. Boppana",
                "firstName": "V.",
                "lastName": "Boppana"
            },
            {
                "id": 37366668100,
                "preferredName": "R. Mukherjee",
                "firstName": "R.",
                "lastName": "Mukherjee"
            },
            {
                "id": 37298627400,
                "preferredName": "J. Jain",
                "firstName": "J.",
                "lastName": "Jain"
            },
            {
                "id": 37067240000,
                "preferredName": "M. Fujita",
                "firstName": "M.",
                "lastName": "Fujita"
            },
            {
                "id": 37292053300,
                "preferredName": "M. Hsiao",
                "firstName": "M.",
                "lastName": "Hsiao"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843837",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843837",
        "articleTitle": "Test generation for accurate prediction of analog specifications",
        "volume": null,
        "issue": null,
        "startPage": "137",
        "endPage": "142",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37300744500,
                "preferredName": "R. Voorakaranam",
                "firstName": "R.",
                "lastName": "Voorakaranam"
            },
            {
                "id": 37273696200,
                "preferredName": "A. Chatterjee",
                "firstName": "A.",
                "lastName": "Chatterjee"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843867",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843867",
        "articleTitle": "Reducing test application time for built-in-self-test test pattern generators",
        "volume": null,
        "issue": null,
        "startPage": "369",
        "endPage": "375",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37368858700,
                "preferredName": "I. Hamzaoglu",
                "firstName": "I.",
                "lastName": "Hamzaoglu"
            },
            {
                "id": 37273471900,
                "preferredName": "J.H. Patel",
                "firstName": "J.H.",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843870",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843870",
        "articleTitle": "Extraction of peak-to-peak and RMS sinusoidal jitter using an analytic signal method",
        "volume": null,
        "issue": null,
        "startPage": "395",
        "endPage": "402",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37275854200,
                "preferredName": "T.J. Yamaguchi",
                "firstName": "T.J.",
                "lastName": "Yamaguchi"
            },
            {
                "id": 37275850100,
                "preferredName": "M. Soma",
                "firstName": "M.",
                "lastName": "Soma"
            },
            {
                "id": 37277543500,
                "preferredName": "M. Ishida",
                "firstName": "M.",
                "lastName": "Ishida"
            },
            {
                "id": 37441286900,
                "preferredName": "T. Watanabe",
                "firstName": "T.",
                "lastName": "Watanabe"
            },
            {
                "id": 37267281400,
                "preferredName": "T. Ohmi",
                "firstName": "T.",
                "lastName": "Ohmi"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843832",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843832",
        "articleTitle": "Path selection for delay testing of deep sub-micron devices using statistical performance sensitivity analysis",
        "volume": null,
        "issue": null,
        "startPage": "97",
        "endPage": "104",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37087065714,
                "preferredName": "Jing-Jia Liou",
                "firstName": null,
                "lastName": "Jing-Jia Liou"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            },
            {
                "id": 37439657000,
                "preferredName": "D.A. Mukherjee",
                "firstName": "D.A.",
                "lastName": "Mukherjee"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843821",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843821",
        "articleTitle": "On testing the path delay faults of a microprocessor using its instruction set",
        "volume": null,
        "issue": null,
        "startPage": "15",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37087156298,
                "preferredName": "Wei-Cheng Lai",
                "firstName": null,
                "lastName": "Wei-Cheng Lai"
            },
            {
                "id": 37283456400,
                "preferredName": "A. Krstic",
                "firstName": "A.",
                "lastName": "Krstic"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843819",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843819",
        "articleTitle": "At-speed testing of delay faults for Motorola's MPC7400, a PowerPC/sup TM/ microprocessor",
        "volume": null,
        "issue": null,
        "startPage": "3",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37325981100,
                "preferredName": "N. Tendolkar",
                "firstName": "N.",
                "lastName": "Tendolkar"
            },
            {
                "id": 37442767400,
                "preferredName": "R. Molyneaux",
                "firstName": "R.",
                "lastName": "Molyneaux"
            },
            {
                "id": 37330003000,
                "preferredName": "C. Pyron",
                "firstName": "C.",
                "lastName": "Pyron"
            },
            {
                "id": 37275865900,
                "preferredName": "R. Raina",
                "firstName": "R.",
                "lastName": "Raina"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843843",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843843",
        "articleTitle": "Cold delay defect screening",
        "volume": null,
        "issue": null,
        "startPage": "183",
        "endPage": "188",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37087309732,
                "preferredName": "Chao-Wen Tseng",
                "firstName": null,
                "lastName": "Chao-Wen Tseng"
            },
            {
                "id": 37273983300,
                "preferredName": "E.J. Mccluskey",
                "firstName": "E.J.",
                "lastName": "Mccluskey"
            },
            {
                "id": 37087876532,
                "preferredName": "Xiaoping Shao",
                "firstName": null,
                "lastName": "Xiaoping Shao"
            },
            {
                "id": 37383074400,
                "preferredName": "D.M. Wu",
                "firstName": "D.M.",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843822",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843822",
        "articleTitle": "Low power/energy BIST scheme for datapaths",
        "volume": null,
        "issue": null,
        "startPage": "23",
        "endPage": "28",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37276979600,
                "preferredName": "D. Gizopoulos",
                "firstName": "D.",
                "lastName": "Gizopoulos"
            },
            {
                "id": 37086971483,
                "preferredName": "N. Krantitis",
                "firstName": "N.",
                "lastName": "Krantitis"
            },
            {
                "id": 37276972300,
                "preferredName": "A. Paschalis",
                "firstName": "A.",
                "lastName": "Paschalis"
            },
            {
                "id": 37374522900,
                "preferredName": "M. Psarakis",
                "firstName": "M.",
                "lastName": "Psarakis"
            },
            {
                "id": 37284421900,
                "preferredName": "Y. Zorian",
                "firstName": "Y.",
                "lastName": "Zorian"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843858",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843858",
        "articleTitle": "Detection of inter-port faults in multi-port static RAMs",
        "volume": null,
        "issue": null,
        "startPage": "297",
        "endPage": "302",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37279461100,
                "preferredName": "J. Zhao",
                "firstName": "J.",
                "lastName": "Zhao"
            },
            {
                "id": 37442875300,
                "preferredName": "S. Irrinki",
                "firstName": "S.",
                "lastName": "Irrinki"
            },
            {
                "id": 37442923600,
                "preferredName": "M. Puri",
                "firstName": "M.",
                "lastName": "Puri"
            },
            {
                "id": 37279999000,
                "preferredName": "F. Lombardi",
                "firstName": "F.",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843872",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843872",
        "articleTitle": "High-level observability for effective high-level ATPG",
        "volume": null,
        "issue": null,
        "startPage": "411",
        "endPage": "416",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37275850500,
                "preferredName": "F. Corno",
                "firstName": "F.",
                "lastName": "Corno"
            },
            {
                "id": 38182799400,
                "preferredName": "M.S. Reorda",
                "firstName": "M.S.",
                "lastName": "Reorda"
            },
            {
                "id": 37275846300,
                "preferredName": "G. Squillero",
                "firstName": "G.",
                "lastName": "Squillero"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843855",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843855",
        "articleTitle": "Using arithmetic transform for verification of datapath circuits via error modeling",
        "volume": null,
        "issue": null,
        "startPage": "271",
        "endPage": "277",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37274683300,
                "preferredName": "K. Radecka",
                "firstName": "K.",
                "lastName": "Radecka"
            },
            {
                "id": 37276474900,
                "preferredName": "Z. Zilic",
                "firstName": "Z.",
                "lastName": "Zilic"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843859",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843859",
        "articleTitle": "Detectability conditions for interconnection open defects",
        "volume": null,
        "issue": null,
        "startPage": "305",
        "endPage": "311",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37273615800,
                "preferredName": "V.H. Champac",
                "firstName": "V.H.",
                "lastName": "Champac"
            },
            {
                "id": 37267160300,
                "preferredName": "A. Zenteno",
                "firstName": "A.",
                "lastName": "Zenteno"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843826",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843826",
        "articleTitle": "Timing analysis of combinational circuits including capacitive coupling and statistical process variation",
        "volume": null,
        "issue": null,
        "startPage": "49",
        "endPage": "54",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37440187600,
                "preferredName": "B. Choi",
                "firstName": "B.",
                "lastName": "Choi"
            },
            {
                "id": 37269598500,
                "preferredName": "D.M.H. Walker",
                "firstName": "D.M.H.",
                "lastName": "Walker"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843850",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843850",
        "articleTitle": "An effective defect-oriented BIST architecture for high-speed phase-locked loops",
        "volume": null,
        "issue": null,
        "startPage": "231",
        "endPage": "236",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37366622200,
                "preferredName": "S. Kim",
                "firstName": "S.",
                "lastName": "Kim"
            },
            {
                "id": 37275850100,
                "preferredName": "M. Soma",
                "firstName": "M.",
                "lastName": "Soma"
            },
            {
                "id": 37085642108,
                "preferredName": "D. Risbud",
                "firstName": "D.",
                "lastName": "Risbud"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843847",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843847",
        "articleTitle": "SIFAR: static test compaction for synchronous sequential circuits based on single fault restoration",
        "volume": null,
        "issue": null,
        "startPage": "205",
        "endPage": "212",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37087299756,
                "preferredName": "Xijiang Lin",
                "firstName": null,
                "lastName": "Xijiang Lin"
            },
            {
                "id": 37087187069,
                "preferredName": "Wu-Tung Cheng",
                "firstName": null,
                "lastName": "Wu-Tung Cheng"
            },
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843833",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843833",
        "articleTitle": "PROBE: a PPSFP simulator for resistive bridging faults",
        "volume": null,
        "issue": null,
        "startPage": "105",
        "endPage": "110",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37087315398,
                "preferredName": "Chul Young Lee",
                "firstName": null,
                "lastName": "Chul Young Lee"
            },
            {
                "id": 37269598500,
                "preferredName": "D.M.H. Walker",
                "firstName": "D.M.H.",
                "lastName": "Walker"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843863",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843863",
        "articleTitle": "Bounding circuit delay by testing a very small subset of paths",
        "volume": null,
        "issue": null,
        "startPage": "333",
        "endPage": "341",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37336214000,
                "preferredName": "M. Sharma",
                "firstName": "M.",
                "lastName": "Sharma"
            },
            {
                "id": 37273471900,
                "preferredName": "J.H. Patel",
                "firstName": "J.H.",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843861",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843861",
        "articleTitle": "Fault detection methodology and BIST method for 2nd order Butterworth, Chebyshev and Bessel filter approximations",
        "volume": null,
        "issue": null,
        "startPage": "319",
        "endPage": "324",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37330127100,
                "preferredName": "J.V. Calvano",
                "firstName": "J.V.",
                "lastName": "Calvano"
            },
            {
                "id": 37323039500,
                "preferredName": "V.C. Alves",
                "firstName": "V.C.",
                "lastName": "Alves"
            },
            {
                "id": 37265068800,
                "preferredName": "M. Lubaszewski",
                "firstName": "M.",
                "lastName": "Lubaszewski"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843848",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843848",
        "articleTitle": "Space compaction of test responses for IP cores using orthogonal transmission functions",
        "volume": null,
        "issue": null,
        "startPage": "213",
        "endPage": "219",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37444487500,
                "preferredName": "M. Seuring",
                "firstName": "M.",
                "lastName": "Seuring"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843878",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843878",
        "articleTitle": "Fault escapes in duplex systems",
        "volume": null,
        "issue": null,
        "startPage": "453",
        "endPage": "458",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37276204700,
                "preferredName": "S. Mitra",
                "firstName": "S.",
                "lastName": "Mitra"
            },
            {
                "id": 37267131400,
                "preferredName": "N.R. Saxena",
                "firstName": "N.R.",
                "lastName": "Saxena"
            },
            {
                "id": 37273983300,
                "preferredName": "E.J. McCluskey",
                "firstName": "E.J.",
                "lastName": "McCluskey"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843873",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843873",
        "articleTitle": "The left edge algorithm and the tree growing technique in block-test scheduling under power constraints",
        "volume": null,
        "issue": null,
        "startPage": "417",
        "endPage": "422",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37086685043,
                "preferredName": "Valentin Muresan",
                "firstName": "Valentin",
                "lastName": "Muresan"
            },
            {
                "id": 37293610900,
                "preferredName": "X. Wang",
                "firstName": "X.",
                "lastName": "Wang"
            },
            {
                "id": 37089038613,
                "preferredName": "Valentina Muresan",
                "firstName": "Valentina",
                "lastName": "Muresan"
            },
            {
                "id": 37282071500,
                "preferredName": "M. Vladutiu",
                "firstName": "M.",
                "lastName": "Vladutiu"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843864",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843864",
        "articleTitle": "On test set generation for efficient path delay fault diagnosis",
        "volume": null,
        "issue": null,
        "startPage": "343",
        "endPage": "348",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37330074600,
                "preferredName": "R.C. Tekumalla",
                "firstName": "R.C.",
                "lastName": "Tekumalla"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843835",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843835",
        "articleTitle": "Test and debug of networking SoCs-a case study",
        "volume": null,
        "issue": null,
        "startPage": "121",
        "endPage": "126",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37088135077,
                "preferredName": "A. Bommireddy",
                "firstName": "A.",
                "lastName": "Bommireddy"
            },
            {
                "id": 38308176900,
                "preferredName": "J. Khare",
                "firstName": "J.",
                "lastName": "Khare"
            },
            {
                "id": 37342006600,
                "preferredName": "S. Shaikh",
                "firstName": "S.",
                "lastName": "Shaikh"
            },
            {
                "id": 37441507500,
                "preferredName": "S.-T. Su",
                "firstName": "S.-T.",
                "lastName": "Su"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843877",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843877",
        "articleTitle": "Clustering based evaluation of I/sub DDQ/ measurements: applications in testing and classification of ICs",
        "volume": null,
        "issue": null,
        "startPage": "444",
        "endPage": "449",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37373904500,
                "preferredName": "S. Jandhyala",
                "firstName": "S.",
                "lastName": "Jandhyala"
            },
            {
                "id": 37330080500,
                "preferredName": "H. Balachandran",
                "firstName": "H.",
                "lastName": "Balachandran"
            },
            {
                "id": 37088114309,
                "preferredName": "M. Sengupta",
                "firstName": "M.",
                "lastName": "Sengupta"
            },
            {
                "id": 37279015400,
                "preferredName": "A.P. Jayasumana",
                "firstName": "A.P.",
                "lastName": "Jayasumana"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843879",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843879",
        "articleTitle": "Invariance-based on-line test for RTL controller-datapath circuits",
        "volume": null,
        "issue": null,
        "startPage": "459",
        "endPage": "464",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37274481400,
                "preferredName": "Y. Makris",
                "firstName": "Y.",
                "lastName": "Makris"
            },
            {
                "id": 37276163900,
                "preferredName": "I. Bayraktaroglu",
                "firstName": "I.",
                "lastName": "Bayraktaroglu"
            },
            {
                "id": 37278223400,
                "preferredName": "A. Orailoglu",
                "firstName": "A.",
                "lastName": "Orailoglu"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843838",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843838",
        "articleTitle": "A comprehensive TDM comparator scheme for effective analysis of oscillation-based test",
        "volume": null,
        "issue": null,
        "startPage": "143",
        "endPage": "148",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37089100525,
                "preferredName": "J. Roh",
                "firstName": "J.",
                "lastName": "Roh"
            },
            {
                "id": 37276152300,
                "preferredName": "J.A. Abraham",
                "firstName": "J.A.",
                "lastName": "Abraham"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843828",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843828",
        "articleTitle": "BSM2: next generation boundary-scan master",
        "volume": null,
        "issue": null,
        "startPage": "67",
        "endPage": "72",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37370540700,
                "preferredName": "F.P. Higgins",
                "firstName": "F.P.",
                "lastName": "Higgins"
            },
            {
                "id": 37447948200,
                "preferredName": "R. Srinivasan",
                "firstName": "R.",
                "lastName": "Srinivasan"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843865",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843865",
        "articleTitle": "A low-speed BIST framework for high-performance circuit testing",
        "volume": null,
        "issue": null,
        "startPage": "349",
        "endPage": "355",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37442863500,
                "preferredName": "H. Speek",
                "firstName": "H.",
                "lastName": "Speek"
            },
            {
                "id": 37272834300,
                "preferredName": "H.G. Kerkhoff",
                "firstName": "H.G.",
                "lastName": "Kerkhoff"
            },
            {
                "id": 37442765500,
                "preferredName": "M. Shashaani",
                "firstName": "M.",
                "lastName": "Shashaani"
            },
            {
                "id": 37276006300,
                "preferredName": "M. Sachdev",
                "firstName": "M.",
                "lastName": "Sachdev"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843844",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843844",
        "articleTitle": "Thermal testing: fault location strategies",
        "volume": null,
        "issue": null,
        "startPage": "189",
        "endPage": "193",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37352118000,
                "preferredName": "J. Altet",
                "firstName": "J.",
                "lastName": "Altet"
            },
            {
                "id": 37331955500,
                "preferredName": "A. Rubio",
                "firstName": "A.",
                "lastName": "Rubio"
            },
            {
                "id": 37320670900,
                "preferredName": "E. Schaub",
                "firstName": "E.",
                "lastName": "Schaub"
            },
            {
                "id": 37443111800,
                "preferredName": "S. Dialhaire",
                "firstName": "S.",
                "lastName": "Dialhaire"
            },
            {
                "id": 37274669200,
                "preferredName": "W. Claeys",
                "firstName": "W.",
                "lastName": "Claeys"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843839",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843839",
        "articleTitle": "Test selection based on high level fault simulation for mixed-signal systems",
        "volume": null,
        "issue": null,
        "startPage": "149",
        "endPage": "154",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37275335200,
                "preferredName": "S. Ozev",
                "firstName": "S.",
                "lastName": "Ozev"
            },
            {
                "id": 37278223400,
                "preferredName": "A. Orailoglu",
                "firstName": "A.",
                "lastName": "Orailoglu"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843820",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843820",
        "articleTitle": "Validation of PowerPC/sup TM/ custom memories using symbolic simulation",
        "volume": null,
        "issue": null,
        "startPage": "9",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37271102400,
                "preferredName": "N. Krishnamurthy",
                "firstName": "N.",
                "lastName": "Krishnamurthy"
            },
            {
                "id": 37439900300,
                "preferredName": "A.K. Martin",
                "firstName": "A.K.",
                "lastName": "Martin"
            },
            {
                "id": 37271101300,
                "preferredName": "M.S. Abadir",
                "firstName": "M.S.",
                "lastName": "Abadir"
            },
            {
                "id": 37276152300,
                "preferredName": "J.A. Abraham",
                "firstName": "J.A.",
                "lastName": "Abraham"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843871",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843871",
        "articleTitle": "Crosstalk effect removal for analog measurement in analog test bus",
        "volume": null,
        "issue": null,
        "startPage": "403",
        "endPage": "408",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37086969119,
                "preferredName": "Chauchin Su",
                "firstName": null,
                "lastName": "Chauchin Su"
            },
            {
                "id": 37087260710,
                "preferredName": "Yue-Tsang Chen",
                "firstName": null,
                "lastName": "Yue-Tsang Chen"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843874",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843874",
        "articleTitle": "Testability alternatives exploration through functional testing",
        "volume": null,
        "issue": null,
        "startPage": "423",
        "endPage": "428",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37298982800,
                "preferredName": "F. Ferrandi",
                "firstName": "F.",
                "lastName": "Ferrandi"
            },
            {
                "id": 37437409400,
                "preferredName": "G. Ferrara",
                "firstName": "G.",
                "lastName": "Ferrara"
            },
            {
                "id": 37442874300,
                "preferredName": "G. Fornara",
                "firstName": "G.",
                "lastName": "Fornara"
            },
            {
                "id": 37274499900,
                "preferredName": "F. Fummi",
                "firstName": "F.",
                "lastName": "Fummi"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843869",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843869",
        "articleTitle": "P1450.1: STIL for the simulation environment",
        "volume": null,
        "issue": null,
        "startPage": "389",
        "endPage": "394",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37282286900,
                "preferredName": "P. Wohl",
                "firstName": "P.",
                "lastName": "Wohl"
            },
            {
                "id": 37444648300,
                "preferredName": "N. Biggs",
                "firstName": "N.",
                "lastName": "Biggs"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843840",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843840",
        "articleTitle": "Integrating logic BIST in VLSI designs with embedded memories",
        "volume": null,
        "issue": null,
        "startPage": "157",
        "endPage": "164",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37353170200,
                "preferredName": "V. Chickermane",
                "firstName": "V.",
                "lastName": "Chickermane"
            },
            {
                "id": 37087400259,
                "preferredName": "S. Richter",
                "firstName": "S.",
                "lastName": "Richter"
            },
            {
                "id": 37323277100,
                "preferredName": "C. Barnhart",
                "firstName": "C.",
                "lastName": "Barnhart"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843842",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843842",
        "articleTitle": "A general BIST-amenable method of test generation for iterative logic arrays",
        "volume": null,
        "issue": null,
        "startPage": "171",
        "endPage": "176",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37087400218,
                "preferredName": "I.O. Boateng",
                "firstName": "I.O.",
                "lastName": "Boateng"
            },
            {
                "id": 37278586900,
                "preferredName": "H. Takahashi",
                "firstName": "H.",
                "lastName": "Takahashi"
            },
            {
                "id": 37267185600,
                "preferredName": "Y. Takamatsu",
                "firstName": "Y.",
                "lastName": "Takamatsu"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843825",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843825",
        "articleTitle": "Silicon-on-insulator technology impacts on SRAM testing",
        "volume": null,
        "issue": null,
        "startPage": "43",
        "endPage": "47",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 38255691400,
                "preferredName": "R.D. Adams",
                "firstName": "R.D.",
                "lastName": "Adams"
            },
            {
                "id": 37443070600,
                "preferredName": "P. Shephard",
                "firstName": "P.",
                "lastName": "Shephard"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843834",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843834",
        "articleTitle": "Test data compression for system-on-a-chip using Golomb codes",
        "volume": null,
        "issue": null,
        "startPage": "113",
        "endPage": "120",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37273911300,
                "preferredName": "A. Chandra",
                "firstName": "A.",
                "lastName": "Chandra"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843853",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843853",
        "articleTitle": "DEFUSE: a deterministic functional self-test methodology for processors",
        "volume": null,
        "issue": null,
        "startPage": "255",
        "endPage": "262",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37280385300,
                "preferredName": "L. Chen",
                "firstName": "L.",
                "lastName": "Chen"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843830",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843830",
        "articleTitle": "A rapid and scalable diagnosis scheme for BIST environments with a large number of scan chains",
        "volume": null,
        "issue": null,
        "startPage": "79",
        "endPage": "85",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 38276525100,
                "preferredName": "J. Ghosh-Dastidar",
                "firstName": "J.",
                "lastName": "Ghosh-Dastidar"
            },
            {
                "id": 37273765700,
                "preferredName": "N.A. Touba",
                "firstName": "N.A.",
                "lastName": "Touba"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843857",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843857",
        "articleTitle": "Simulation-based test algorithm generation for random access memories",
        "volume": null,
        "issue": null,
        "startPage": "291",
        "endPage": "296",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37087069797,
                "preferredName": "Chi-Feng Wu",
                "firstName": null,
                "lastName": "Chi-Feng Wu"
            },
            {
                "id": 37087069660,
                "preferredName": "Chih-Tsun Huang",
                "firstName": null,
                "lastName": "Chih-Tsun Huang"
            },
            {
                "id": 37087173824,
                "preferredName": "Kuo-Liang Cheng",
                "firstName": null,
                "lastName": "Kuo-Liang Cheng"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843851",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843851",
        "articleTitle": "Characterization of a pseudo-random testing technique for analog and mixed-signal built-in-self-test",
        "volume": null,
        "issue": null,
        "startPage": "237",
        "endPage": "246",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37644817300,
                "preferredName": "J.A. Tofte",
                "firstName": "J.A.",
                "lastName": "Tofte"
            },
            {
                "id": 37087329397,
                "preferredName": "Chee-Kian Ong",
                "firstName": null,
                "lastName": "Chee-Kian Ong"
            },
            {
                "id": 37087155330,
                "preferredName": "Jiun-Lang Huang",
                "firstName": null,
                "lastName": "Jiun-Lang Huang"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843827",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843827",
        "articleTitle": "Self-checking circuits versus realistic faults in very deep submicron",
        "volume": null,
        "issue": null,
        "startPage": "55",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37274135900,
                "preferredName": "L. Anghel",
                "firstName": "L.",
                "lastName": "Anghel"
            },
            {
                "id": 37332469200,
                "preferredName": "M. Nicolaidis",
                "firstName": "M.",
                "lastName": "Nicolaidis"
            },
            {
                "id": 37087378317,
                "preferredName": "I. Alzaher-Noufal",
                "firstName": "I.",
                "lastName": "Alzaher-Noufal"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843868",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843868",
        "articleTitle": "Linear independence as evaluation criterion for two-dimensional test pattern generators",
        "volume": null,
        "issue": null,
        "startPage": "377",
        "endPage": "386",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37282711500,
                "preferredName": "G. Mrugalski",
                "firstName": "G.",
                "lastName": "Mrugalski"
            },
            {
                "id": 37282711300,
                "preferredName": "J. Tyszer",
                "firstName": "J.",
                "lastName": "Tyszer"
            },
            {
                "id": 37273805300,
                "preferredName": "J. Rajski",
                "firstName": "J.",
                "lastName": "Rajski"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843849",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843849",
        "articleTitle": "ESIM: a multimodel design error and fault simulator for logic circuits",
        "volume": null,
        "issue": null,
        "startPage": "221",
        "endPage": "228",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37299055200,
                "preferredName": "H. Al-Asaad",
                "firstName": "H.",
                "lastName": "Al-Asaad"
            },
            {
                "id": 37275743400,
                "preferredName": "J.P. Hayes",
                "firstName": "J.P.",
                "lastName": "Hayes"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843866",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843866",
        "articleTitle": "Hidden Markov and independence models with patterns for sequential BIST",
        "volume": null,
        "issue": null,
        "startPage": "359",
        "endPage": "367",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37443063800,
                "preferredName": "L. Brehelin",
                "firstName": "L.",
                "lastName": "Brehelin"
            },
            {
                "id": 37373472300,
                "preferredName": "O. Gascuel",
                "firstName": "O.",
                "lastName": "Gascuel"
            },
            {
                "id": 37087782381,
                "preferredName": "G. Caraux",
                "firstName": "G.",
                "lastName": "Caraux"
            },
            {
                "id": 37273565500,
                "preferredName": "P. Girard",
                "firstName": "P.",
                "lastName": "Girard"
            },
            {
                "id": 37295734900,
                "preferredName": "C. Landrault",
                "firstName": "C.",
                "lastName": "Landrault"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843841",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843841",
        "articleTitle": "Synthesis for arithmetic built-in self-test",
        "volume": null,
        "issue": null,
        "startPage": "165",
        "endPage": "170",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37352025200,
                "preferredName": "A.P. Stroele",
                "firstName": "A.P.",
                "lastName": "Stroele"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843846",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843846",
        "articleTitle": "Detection of CMOS defects under variable processing conditions",
        "volume": null,
        "issue": null,
        "startPage": "195",
        "endPage": "201",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37442669300,
                "preferredName": "A. Germida",
                "firstName": "A.",
                "lastName": "Germida"
            },
            {
                "id": 37330239000,
                "preferredName": "J. Plusquellic",
                "firstName": "J.",
                "lastName": "Plusquellic"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843831",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843831",
        "articleTitle": "A framework to minimize test escape and yield loss during I/sub DDQ/ testing: a case study",
        "volume": null,
        "issue": null,
        "startPage": "89",
        "endPage": "96",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37089103486,
                "preferredName": "H. Cheung",
                "firstName": "H.",
                "lastName": "Cheung"
            },
            {
                "id": 37279066900,
                "preferredName": "S.K. Gupta",
                "firstName": "S.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843875",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843875",
        "articleTitle": "Efficient diagnosis of single/double bridging faults with Delta Iddq probabilistic signatures and Viterbi algorithm",
        "volume": null,
        "issue": null,
        "startPage": "431",
        "endPage": "438",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": [
            {
                "id": 37276569100,
                "preferredName": "C. Thibeault",
                "firstName": "C.",
                "lastName": "Thibeault"
            }
        ]
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843818",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843818",
        "articleTitle": "Proceedings 18th IEEE VLSI Test Symposium [front matter]",
        "volume": null,
        "issue": null,
        "startPage": "iii",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": []
    },
    {
        "publicationNumber": "6812",
        "doi": "10.1109/VTEST.2000.843881",
        "publicationYear": "2000",
        "publicationDate": "30 April-4 May 2000",
        "articleNumber": "843881",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "477",
        "endPage": "478",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 18th IEEE VLSI Test Symposium",
        "authors": []
    }
]