Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenche_behav oi.testebenche oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rst of entity mito.convert_to_float [convert_to_float_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenche
Built simulation snapshot testebenche_behav
