// Seed: 593815696
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    input id_6,
    input id_7,
    output id_8,
    input logic id_9,
    output reg id_10,
    output id_11,
    input id_12,
    input id_13,
    input id_14,
    input logic id_15,
    output id_16,
    output id_17
);
  always @(posedge id_12 or posedge id_3) begin
    id_10 <= 1;
  end
endmodule
