Warning: There are 9 switching activity information conflicts. (PWR-19)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort high
Design : mp4
Version: R-2020.09-SP4
Date   : Thu Dec  8 14:22:59 2022
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /class/ece411/freepdk-45nm/stdcells.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mp4                    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
mp4                                    3.58e+03 2.41e+04 5.99e+06 3.36e+04 100.0
  FWD_UNIT (forwardingunit)               8.981    9.000 1.86e+03   19.843   0.1
  WB_STAGE (writeback_stage)              8.704    7.687 6.66e+03   23.048   0.1
  MEM_WB (mem_wb)                        71.366  195.548 1.28e+04  279.757   0.8
  MEM_BB (memory_blkbox)               1.86e+03 6.27e+03 3.24e+06 1.14e+04  33.8
    CA_ADPT (cacheline_adaptor)          11.710   44.506 1.92e+04   75.442   0.2
      fsm (f_s_m)                      7.52e-02    1.473 1.57e+03    3.115   0.0
    EIGHTWAY_L2 (modular_cache)        1.08e+03 5.26e+03 2.22e+06 8.56e+03  25.4
      datapath (modular_cache_datapath)
                                       1.08e+03 5.26e+03 2.22e+06 8.55e+03  25.4
        w8 (modular_data_array_0)       123.229  783.874 2.28e+05 1.13e+03   3.4
        w7 (modular_data_array_1)       124.382  629.932 2.36e+05  990.504   2.9
        w6 (modular_data_array_2)       123.468  777.038 2.26e+05 1.13e+03   3.3
        w5 (modular_data_array_3)       123.534  416.558 2.36e+05  775.939   2.3
        w4 (modular_data_array_4)       123.071  784.011 2.28e+05 1.14e+03   3.4
        w3 (modular_data_array_5)       123.957  417.307 2.36e+05  776.970   2.3
        w2 (modular_data_array_6)       125.565  561.522 2.35e+05  922.085   2.7
        w1 (modular_data_array_7)       122.958  415.601 2.36e+05  774.506   2.3
        PLRU_array (modular_array_s_index3_width7)
                                          5.297   31.836 8.00e+03   45.133   0.1
        tag_array8 (modular_array_s_index3_width24_0)
                                         10.427   49.493 2.20e+04   81.871   0.2
        tag_array7 (modular_array_s_index3_width24_1)
                                         10.378   49.486 2.14e+04   81.299   0.2
        tag_array6 (modular_array_s_index3_width24_2)
                                         10.398   48.713 2.15e+04   80.657   0.2
        tag_array5 (modular_array_s_index3_width24_3)
                                         10.374   49.446 2.15e+04   81.344   0.2
        tag_array4 (modular_array_s_index3_width24_4)
                                         10.411   49.087 2.15e+04   80.981   0.2
        tag_array3 (modular_array_s_index3_width24_5)
                                         10.368   49.471 2.14e+04   81.263   0.2
        tag_array2 (modular_array_s_index3_width24_6)
                                         10.388   49.285 2.19e+04   81.604   0.2
        tag_array1 (modular_array_s_index3_width24_7)
                                         10.372   49.472 2.14e+04   81.269   0.2
        valid_array_8 (modular_array_s_index3_width1_0)
                                       2.55e-02    2.832 1.85e+03    4.711   0.0
        valid_array_7 (modular_array_s_index3_width1_1)
                                       1.18e-02    2.788 1.84e+03    4.638   0.0
        valid_array_6 (modular_array_s_index3_width1_2)
                                       2.02e-02    2.375 1.88e+03    4.272   0.0
        valid_array_5 (modular_array_s_index3_width1_3)
                                       1.20e-02    2.782 1.87e+03    4.660   0.0
        valid_array_4 (modular_array_s_index3_width1_4)
                                       2.21e-02    2.339 1.85e+03    4.212   0.0
        valid_array_3 (modular_array_s_index3_width1_5)
                                       1.15e-02    2.783 1.85e+03    4.642   0.0
        valid_array_2 (modular_array_s_index3_width1_6)
                                       1.07e-02    2.774 1.88e+03    4.664   0.0
        valid_array_1 (modular_array_s_index3_width1_7)
                                       9.87e-03    2.782 1.83e+03    4.622   0.0
        dirty_bit_array_way_8 (modular_array_s_index3_width1_8)
                                       6.93e-03    1.263 1.76e+03    3.028   0.0
        dirty_bit_array_way_7 (modular_array_s_index3_width1_9)
                                       6.91e-03    2.782 1.75e+03    4.543   0.0
        dirty_bit_array_way_6 (modular_array_s_index3_width1_10)
                                       6.91e-03    2.782 1.75e+03    4.543   0.0
        dirty_bit_array_way_5 (modular_array_s_index3_width1_11)
                                       6.87e-03    2.782 1.75e+03    4.543   0.0
        dirty_bit_array_way_4 (modular_array_s_index3_width1_12)
                                       7.75e-03    2.782 1.77e+03    4.557   0.0
        dirty_bit_array_way_3 (modular_array_s_index3_width1_13)
                                       7.76e-03    2.782 1.77e+03    4.557   0.0
        dirty_bit_array_way_2 (modular_array_s_index3_width1_14)
                                       6.94e-03    2.782 1.75e+03    4.543   0.0
        dirty_bit_array_way_1 (modular_array_s_index3_width1_15)
                                       6.88e-03    2.782 1.75e+03    4.543   0.0
      control (modular_cache_control)  6.52e-02    3.012 3.45e+03    6.524   0.0
    ARBITER (arbiter)                     0.165    3.057 1.87e+04   21.888   0.1
    D_CACHE (twowayl1_cache_0)          540.285  607.013 5.02e+05 1.65e+03   4.9
      L1_bus_adapter (twowayl1_bus_adapter_0)
                                         21.288    4.065 4.67e+03   30.018   0.1
      L1_datapath (twowayl1_cache_datapath_0)
                                        513.927  599.166 4.96e+05 1.61e+03   4.8
        w2 (twowayl1_data_array_0)      216.031  267.613 1.89e+05  672.378   2.0
        w1 (twowayl1_data_array_1)      225.353  278.612 2.13e+05  716.721   2.1
        tag_array2 (twowayl1_array_s_index3_width24_0)
                                         14.760   15.539 2.13e+04   51.610   0.2
        tag_array1 (twowayl1_array_s_index3_width24_1)
                                         12.135   12.095 2.02e+04   44.469   0.1
        LRU_array (twowayl1_array_s_index3_width1_0)
                                          3.223    3.435 1.67e+03    8.333   0.0
        valid_array_2 (twowayl1_array_s_index3_width1_1)
                                          3.016    2.481 1.59e+03    7.083   0.0
        valid_array_1 (twowayl1_array_s_index3_width1_2)
                                          2.568    2.078 1.51e+03    6.157   0.0
        dirty_bit_array_way_2 (twowayl1_array_s_index3_width1_3)
                                          3.013    3.226 1.69e+03    7.931   0.0
        dirty_bit_array_way_1 (twowayl1_array_s_index3_width1_4)
                                          2.838    2.718 1.61e+03    7.170   0.0
      L1_control (twowayl1_cache_control_0)
                                          5.070    3.782 1.15e+03    9.999   0.0
    I_CACHE (twowayl1_cache_1)          226.835  353.791 4.75e+05 1.06e+03   3.1
      L1_bus_adapter (twowayl1_bus_adapter_1)
                                         36.625   23.372 5.12e+03   65.119   0.2
      L1_datapath (twowayl1_cache_datapath_1)
                                        188.594  328.634 4.70e+05  986.816   2.9
        w2 (twowayl1_data_array_2)       79.461  134.694 2.07e+05  421.264   1.3
        w1 (twowayl1_data_array_3)       81.873  142.123 2.06e+05  429.553   1.3
        tag_array2 (twowayl1_array_s_index3_width24_2)
                                          4.200   11.544 2.04e+04   36.135   0.1
        tag_array1 (twowayl1_array_s_index3_width24_3)
                                          4.244   11.738 2.04e+04   36.367   0.1
        LRU_array (twowayl1_array_s_index3_width1_5)
                                          4.447   11.105 1.66e+03   17.210   0.1
        valid_array_2 (twowayl1_array_s_index3_width1_6)
                                          1.101    2.519 1.67e+03    5.289   0.0
        valid_array_1 (twowayl1_array_s_index3_width1_7)
                                          1.122    2.484 1.63e+03    5.232   0.0
      L1_control (twowayl1_cache_control_1)
                                          1.614    1.785  401.424    3.800   0.0
  MEM_STAGE (mem_stage)                  12.485    6.804 6.20e+03   25.486   0.1
    BR_CHECKER (static_nt_predictor)      0.802    0.518  290.149    1.610   0.0
  EX_MEM (ex_mem)                        97.010  229.656 1.46e+04  341.261   1.0
  EXECUTE (execute)                     174.038  115.063 4.39e+04  332.987   1.0
    cmp (cmp)                             7.980    8.439 4.36e+03   20.781   0.1
    alu (alu)                           107.849   79.220 2.23e+04  209.405   0.6
  ID_EX (id_ex)                          33.427   70.465 1.71e+04  121.036   0.4
  INSTR_DECODE (instr_decode)           124.065  216.443 1.17e+05  457.881   1.4
    stall (stall)                         2.225    3.737  510.747    6.472   0.0
    WRDGEN (WordGenerator)               15.628   18.276 2.39e+03   36.290   0.1
    regfile (regfile)                    96.337  190.145 1.14e+05  400.068   1.2
  IF_ID (if_id)                          41.171  109.234 6.80e+03  157.201   0.5
  INSTR_FETCH (instr_fetch)            1.14e+03 1.68e+04 2.52e+06 2.05e+04  61.0
    BR_PREDICTOR (br_pred_blkbox)      1.10e+03 1.68e+04 2.51e+06 2.04e+04  60.6
      META_PRED (meta_pred)              73.288 1.58e+03 2.11e+05 1.87e+03   5.6
      LBR_PRED (local_br_pred)          718.342 1.26e+04 1.86e+06 1.52e+04  45.1
      GBR_PRED (global_br_pred)         309.347 2.59e+03 4.34e+05 3.33e+03   9.9
    PC (pc_register)                     25.057   50.206 3.31e+03   78.575   0.2
1
