# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../../ip_repo/UART_LITE_TX/UART_LITE_TX_1.0/src/uart_tx.v"
verilog xil_defaultlib  "../../../UART_LITE_TX_v1_0_v1_0_project.srcs/sim_1/new/tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
