
examples_c/sapi/rtos_freertos/dynamic_mem/RTOS_PJCAC/out/RTOS_PJCAC.elf:     file format elf32-littlearm
examples_c/sapi/rtos_freertos/dynamic_mem/RTOS_PJCAC/out/RTOS_PJCAC.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0003ed

Program Header:
0x70000001 off    0x00014a0c vaddr 0x1a004a0c paddr 0x1a004a0c align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00002bc8 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00004a14 memsz 0x00004a14 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a004a14 align 2**16
         filesz 0x000000ec memsz 0x000000ec flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004a08  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000ec  10000000  1a004a14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200ec  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200ec  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200ec  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200ec  2**2
                  CONTENTS
  6 .bss          00002ad8  100000f0  100000f0  000000f0  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200ec  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200ec  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200ec  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200ec  2**2
                  CONTENTS
 11 .init_array   00000004  1a004a08  1a004a08  00014a08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a004a0c  1a004a0c  00014a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200ec  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200ec  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200ec  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200ec  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200ec  2**2
                  CONTENTS
 18 .noinit       00000000  10002bc8  10002bc8  000200ec  2**2
                  CONTENTS
 19 .debug_info   00024a94  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00004ce1  00000000  00000000  00044b80  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00009fa9  00000000  00000000  00049861  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000e68  00000000  00000000  0005380a  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000f98  00000000  00000000  00054672  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  00007992  00000000  00000000  0005560a  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   00011005  00000000  00000000  0005cf9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    0002e282  00000000  00000000  0006dfa1  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      0000007f  00000000  00000000  0009c223  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000037  00000000  00000000  0009c2a2  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00002aa8  00000000  00000000  0009c2dc  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000f0 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a004a08 l    d  .init_array	00000000 .init_array
1a004a0c l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002bc8 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 RTOS_PJCAC.c
00000000 l    df *ABS*	00000000 system.c
100000f8 l     O .bss	00000004 heap_end.5778
00000000 l    df *ABS*	00000000 heap_1.c
10000100 l     O .bss	00002000 ucHeap
100000fc l     O .bss	00000004 pucAlignedHeap.11438
10002100 l     O .bss	00000004 xNextFreeByte
00000000 l    df *ABS*	00000000 queue.c
1a0005c6 l     F .text	0000001e prvIsQueueFull
1a0005e4 l     F .text	0000001a prvIsQueueEmpty
1a0005fe l     F .text	00000076 prvCopyDataToQueue
1a000674 l     F .text	00000024 prvCopyDataFromQueue
1a000698 l     F .text	0000006e prvUnlockQueue
1a00078c l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
10002104 l     O .bss	00000168 uxIdleTaskStack.10728
1000226c l     O .bss	000005a0 uxTimerTaskStack.10735
1000280c l     O .bss	00000060 xIdleTaskTCB.10727
1000286c l     O .bss	00000060 xTimerTaskTCB.10734
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a000d20 l     F .text	00000040 prvTaskIsTaskSuspended
1a000d60 l     F .text	0000002c prvResetNextTaskUnblockTime
1a000d8c l     F .text	00000092 prvInitialiseNewTask
1a000e20 l     F .text	00000068 prvInitialiseTaskLists
1a000e88 l     F .text	000000ac prvAddNewTaskToReadyList
1a000f34 l     F .text	00000038 prvDeleteTCB
1a000f6c l     F .text	0000004c prvCheckTasksWaitingTermination
1a000fb8 l     F .text	00000028 prvIdleTask
1a000fe0 l     F .text	00000098 prvAddCurrentTaskToDelayedList
100028d0 l     O .bss	00000004 pxDelayedTaskList
100028d4 l     O .bss	00000004 pxOverflowDelayedTaskList
100028d8 l     O .bss	0000008c pxReadyTasksLists
10002964 l     O .bss	00000004 uxCurrentNumberOfTasks
10002968 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
1000296c l     O .bss	00000004 uxPendedTicks
10002970 l     O .bss	00000004 uxSchedulerSuspended
10002974 l     O .bss	00000004 uxTaskNumber
10002978 l     O .bss	00000004 uxTopReadyPriority
1000297c l     O .bss	00000014 xDelayedTaskList1
10002990 l     O .bss	00000014 xDelayedTaskList2
100029a4 l     O .bss	00000004 xNextTaskUnblockTime
100029a8 l     O .bss	00000004 xNumOfOverflows
100029ac l     O .bss	00000014 xPendingReadyList
100029c0 l     O .bss	00000004 xSchedulerRunning
100029c4 l     O .bss	00000014 xSuspendedTaskList
100029d8 l     O .bss	00000014 xTasksWaitingTermination
100029ec l     O .bss	00000004 xTickCount
100029f0 l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a001a7c l     F .text	00000020 prvGetNextExpireTime
1a001a9c l     F .text	00000048 prvInsertTimerInActiveList
1a001ae4 l     F .text	00000070 prvCheckForValidListAndQueue
1a001b54 l     F .text	00000040 prvInitialiseNewTimer
1a001f24 l     F .text	00000016 prvTimerTask
1a001cb0 l     F .text	00000078 prvSwitchTimerLists
1a001d28 l     F .text	0000002c prvSampleTimeNow
1a001d54 l     F .text	00000060 prvProcessExpiredTimer
1a001db4 l     F .text	00000074 prvProcessTimerOrBlockTask
1a001e28 l     F .text	000000fc prvProcessReceivedCommands
100029f4 l     O .bss	00000004 pxCurrentTimerList
100029f8 l     O .bss	00000004 pxOverflowTimerList
100029fc l     O .bss	000000a0 ucStaticTimerQueueStorage.11828
10002a9c l     O .bss	00000014 xActiveTimerList1
10002ab0 l     O .bss	00000014 xActiveTimerList2
10002ac4 l     O .bss	00000004 xLastTime.11777
10002ac8 l     O .bss	00000050 xStaticTimerQueue.11827
10002b18 l     O .bss	00000004 xTimerQueue
10002b1c l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a001f3c l     F .text	00000040 prvTaskExitError
1a001f7c l     F .text	00000022 prvPortStartFirstTask
1a001fa4 l     F .text	0000000e vPortEnableVFP
1a002010 l       .text	00000000 pxCurrentTCBConst2
1a0020f0 l       .text	00000000 pxCurrentTCBConst
10002b20 l     O .bss	00000001 ucMaxSysCallPriority
10002b24 l     O .bss	00000004 ulMaxPRIGROUPValue
10000000 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 board.c
1a0022c4 l     F .text	00000044 Board_LED_Init
1a002308 l     F .text	00000040 Board_TEC_Init
1a002348 l     F .text	00000040 Board_GPIO_Init
1a002388 l     F .text	00000030 Board_ADC_Init
1a0023b8 l     F .text	00000038 Board_SPI_Init
1a0023f0 l     F .text	00000024 Board_I2C_Init
1a0046b4 l     O .text	00000008 GpioButtons
1a0046bc l     O .text	0000000c GpioLeds
1a0046c8 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a0046e0 l     O .text	00000004 InitClkStates
1a0046e4 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a002560 l     F .text	0000002c Chip_UART_GetIndex
1a004758 l     O .text	00000008 UART_BClock
1a004760 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0026c8 l     F .text	00000014 Chip_ADC_GetClockIndex
1a0026dc l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0027a4 l     F .text	000000a4 pll_calc_divs
1a002848 l     F .text	0000010c pll_get_frac
1a002954 l     F .text	0000004c Chip_Clock_FindBaseClock
1a002bc8 l     F .text	00000022 Chip_Clock_GetDivRate
10002b28 l     O .bss	00000008 audio_usb_pll_freq
1a004774 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0047e0 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a002e8c l     F .text	00000014 Chip_SSP_GetClockIndex
1a002ea0 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000004 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
1000003c l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_tick.c
10002b30 l     O .bss	00000004 callBackFuncParams
10002b38 l     O .bss	00000008 tickCounter
10002b40 l     O .bss	00000004 tickHookFunction
10002b44 l     O .bss	00000030 tickerObject.11826
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a003090 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10002b74 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a003414 l     F .text	00000010 clearInterrupt
1a003424 l     F .text	0000005c serveInterrupt
10000040 l     O .data	00000048 ultrasonicSensors
1a00496c l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a003900 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a004020 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 impure.c
1000008c l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a004a0c l       .init_array	00000000 __init_array_end
1a004a08 l       .bss_RAM5	00000000 __preinit_array_end
1a004a08 l       .init_array	00000000 __init_array_start
1a004a08 l       .bss_RAM5	00000000 __preinit_array_start
1a0029ec g     F .text	0000001c Chip_Clock_GetDividerSource
1a00048c g     F .text	00000012 _isatty_r
1a003c84 g     F .text	000000b8 _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a00049e g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a002058 g     F .text	0000002c vPortExitCritical
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a003c54 g     F .text	00000030 printf
1a0024a6 g     F .text	00000008 __stdio_init
1a003da6 g     F .text	00000024 __sseek
1a003980 g     F .text	00000060 __sinit
1a003dd4 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a000c08 g     F .text	00000052 vQueueWaitForMessageRestricted
1a003954 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a002782 g     F .text	0000000c Chip_ADC_SetResolution
1a00401e g     F .text	00000002 __malloc_unlock
1a0020f4 g     F .text	0000002c SysTick_Handler
1a0003e8  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a00244c g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a002090 g     F .text	00000064 PendSV_Handler
1a0009bc g     F .text	000000cc xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a004a14 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
100028cc g     O .bss	00000004 pxCurrentTCB
1a000482 g     F .text	0000000a _fstat_r
53ff74a2 g       *ABS*	00000000 __valid_user_code_checksum
1a004a14 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a001908 g     F .text	00000018 vTaskInternalSetTimeOutState
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a002c6a g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a002158 g     F .text	00000110 xPortStartScheduler
1a003adc g     F .text	00000016 memcpy
1a001814 g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a003948 g     F .text	0000000c _cleanup_r
1a002120  w    F .text	00000038 vPortSetupTimerInterrupt
1a0034a0 g     F .text	00000000 .hidden __aeabi_uldivmod
10002bc8 g       .noinit	00000000 _noinit
1a003d3c g     F .text	00000010 puts
1a0005b0 g     F .text	00000016 vPortFree
10002bc0 g     O .bss	00000004 SystemCoreClock
1a00258c g     F .text	00000054 Chip_UART_Init
1a003010 g     F .text	00000034 tickerCallback
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a002268 g     F .text	0000005c vPortValidateInterruptPriority
1a000180  w    F .text	00000002 UsageFault_Handler
1a002ce8 g     F .text	0000004c Chip_Clock_GetRate
1a000c76 g     F .text	00000018 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a0024e8 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0034d0 g     F .text	000002cc .hidden __udivmoddi4
1a000520 g     F .text	00000020 _sbrk_r
1a0046b0 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a0004a8 g     F .text	0000004e _read_r
1a000c70 g     F .text	00000006 vListInitialiseItem
1a00348a g     F .text	0000000a GPIO1_IRQHandler
1a000a88 g     F .text	00000158 xQueueReceive
10002b80 g     O .bss	00000040 xQueueRegistry
1a000d04 g     F .text	00000018 vApplicationGetTimerTaskMemory
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a004a0c g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a0049d0 g     O .text	00000004 _global_impure_ptr
1a003a94 g     F .text	00000048 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000540 g     F .text	00000070 pvPortMalloc
1a002468 g     F .text	0000002c Board_Init
1a000476  w    F .text	00000002 _init
1a000c5a g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a001358 g     F .text	0000000c xTaskGetTickCount
1a000840 g     F .text	0000017c xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10002bc8 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a0003ec g     F .text	00000088 Reset_Handler
1a003044 g     F .text	0000004c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a002f84 g     F .text	00000038 Chip_I2C_SetClockRate
1a0019cc g     F .text	000000b0 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a0029a0 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00187c g     F .text	0000008c xTaskRemoveFromEventList
1a000d1e g     F .text	00000002 vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a004970 g     O .text	00000020 __sf_fake_stderr
1a002f60 g     F .text	00000024 Chip_I2C_Init
1a001150 g     F .text	000000e0 vTaskDelete
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a002b5c g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a004834 g     O .text	00000136 gpioPinsInit
1a002eb8 g     F .text	00000012 Chip_SSP_SetClockRate
1a00404e g     F .text	00000024 __sfputs_r
1a003494 g     F .text	0000000a GPIO2_IRQHandler
1a0045b0 g     F .text	00000000 memchr
1a001920 g     F .text	00000080 xTaskCheckForTimeOut
1a003b04 g     F .text	0000009c _free_r
1a002c44 g     F .text	00000026 Chip_Clock_GetBaseClock
100000f0 g       .bss	00000000 _bss
1a002750 g     F .text	00000032 Chip_ADC_SetSampleRate
1a001348 g     F .text	00000010 vTaskSuspendAll
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a002eca g     F .text	0000003e Chip_SSP_SetBitRate
1a000cc2 g     F .text	00000028 uxListRemove
1a002e88 g     F .text	00000002 Chip_GPIO_Init
1a0046dc g     O .text	00000004 OscRateIn
100000f0 g     O .bss	00000004 myTask1Handle
1a001078 g     F .text	00000072 xTaskCreateStatic
10002bc8 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a001230 g     F .text	00000084 vTaskResume
1a001660 g     F .text	000000c8 vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a0007ae g     F .text	00000090 xQueueGenericCreateStatic
1a001844 g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a000478 g     F .text	0000000a _close_r
1a0030c4 g     F .text	00000194 gpioInit
1a000cec g     F .text	00000018 vApplicationGetIdleTaskMemory
1a001c44 g     F .text	0000006c xTimerGenericCommand
1a003e78 g     F .text	000000dc __swsetup_r
1a000d1c g     F .text	00000002 vApplicationStackOverflowHook
1a00379c  w    F .text	00000002 .hidden __aeabi_ldiv0
1a001728 g     F .text	000000ec vTaskSuspend
1a0039e0 g     F .text	00000078 __sfp
1a003d4c g     F .text	00000022 __sread
1a003304 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a00401c g     F .text	00000002 __malloc_lock
1a002438 g     F .text	00000014 Board_UARTPutChar
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a0038ac g     F .text	00000054 _fflush_r
1a004990 g     O .text	00000020 __sf_fake_stdin
1a002a08 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a003af2 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000390 g     F .text	00000058 main
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a000c8e g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a001ff0 g     F .text	00000024 SVC_Handler
1a003dca g     F .text	00000008 __sclose
1a001b94 g     F .text	00000064 xTimerCreateTimerTask
1a000300 g     F .text	00000058 myTask1
1a003ba0 g     F .text	000000b4 _malloc_r
1a001570 g     F .text	000000a4 vTaskDelayUntil
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a002c78 g     F .text	0000003c Chip_Clock_EnableOpts
1a00249e g     F .text	00000008 __stdio_getchar
1a002a24 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a002adc g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a002fbc g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a003258 g     F .text	00000056 gpioWrite
1a000474  w    F .text	00000002 _fini
1a003c54 g     F .text	00000030 iprintf
1a00147c g     F .text	000000f4 xTaskResumeAll
1a0012b4 g     F .text	00000094 vTaskStartScheduler
1a002710 g     F .text	00000040 Chip_ADC_Init
10002bc4 g     O .bss	00000004 g_pUsbApi
1a0024b0 g     F .text	00000038 Board_SetupMuxing
1a0025e0 g     F .text	000000e8 Chip_UART_SetBaudFDR
1a0004f6 g     F .text	00000028 _write_r
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a0042a0 g     F .text	000000ea _printf_common
10000088 g     O .data	00000004 _impure_ptr
1a0037a0 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a0019a0 g     F .text	0000000c vTaskMissedYield
10002bc8 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a002f08 g     F .text	00000038 Chip_SSP_Init
1a000be0 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a001364 g     F .text	00000118 xTaskIncrementTick
100000f4 g     O .bss	00000004 myTask2Handle
1a003f54 g     F .text	00000048 __swhatbuf_r
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a002414 g     F .text	00000024 Board_Debug_Init
1a002494 g     F .text	0000000a __stdio_putchar
1a000708 g     F .text	00000084 xQueueGenericReset
100000ec g       .data	00000000 _edata
1a002f40 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a0010ea g     F .text	00000066 xTaskCreate
1a002d34 g     F .text	00000154 Chip_SetupCoreClock
1a003d6e g     F .text	00000038 __swrite
1a003480 g     F .text	0000000a GPIO0_IRQHandler
1a000358 g     F .text	00000038 myTask2
1a004074 g     F .text	0000022c _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a003a58 g     F .text	0000003c _fwalk_reent
1a002790 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a001614 g     F .text	0000004c vTaskDelay
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0049b0 g     O .text	00000020 __sf_fake_stdout
1a0019ac g     F .text	00000020 xTaskGetSchedulerState
1a00379c  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a003f9c g     F .text	00000080 __smakebuf_r
1a001fb8 g     F .text	0000002c pxPortInitialiseStack
1a00438c g     F .text	00000224 _printf_i
1a002cb4 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10002b7c g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a001bf8 g     F .text	0000004c xTimerCreateStatic
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a0032ae g     F .text	00000054 gpioRead
1a003320 g     F .text	000000f4 boardInit
1a002014 g     F .text	00000044 vPortEnterCritical
10002b78 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a004074 g     F .text	0000022c _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a002bec g     F .text	00000058 Chip_Clock_SetBaseClock
1a002ff4 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a002554 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 ed 03 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a a2 74 ff 53     }............t.S
	...
1a00002c:	f1 1f 00 1a 85 01 00 1a 00 00 00 00 91 20 00 1a     ............. ..
1a00003c:	f5 20 00 1a                                         . ..

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	05 33 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     .3..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	81 34 00 1a 8b 34 00 1a 95 34 00 1a bb 01 00 1a     .4...4...4......
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a004a14 	.word	0x1a004a14
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000ec 	.word	0x000000ec
1a000120:	1a004a14 	.word	0x1a004a14
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a004a14 	.word	0x1a004a14
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a004a14 	.word	0x1a004a14
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a004a14 	.word	0x1a004a14
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000f0 	.word	0x100000f0
1a000154:	00002ad8 	.word	0x00002ad8
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
        __asm__ volatile("wfi");
    }
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b2:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    CAN0_IRQHandler,          // 67
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <myTask1>:
#include "sapi.h"               // <= sAPI header

TaskHandle_t myTask1Handle = NULL;
TaskHandle_t myTask2Handle = NULL;

void myTask1(void *p){
1a000300:	b530      	push	{r4, r5, lr}
1a000302:	b083      	sub	sp, #12
1a000304:	4604      	mov	r4, r0
	//int count = 0;
	int count = (int*) p;

	TickType_t myLastUnblock;
	myLastUnblock = xTaskGetTickCount();
1a000306:	f001 f827 	bl	1a001358 <xTaskGetTickCount>
1a00030a:	9001      	str	r0, [sp, #4]
1a00030c:	e000      	b.n	1a000310 <myTask1+0x10>
void myTask1(void *p){
1a00030e:	462c      	mov	r4, r5

	while( 1 ){
		printf ( "Hello World! : %d\n", count++ );
1a000310:	1c65      	adds	r5, r4, #1
1a000312:	4621      	mov	r1, r4
1a000314:	480d      	ldr	r0, [pc, #52]	; (1a00034c <myTask1+0x4c>)
1a000316:	f003 fc9d 	bl	1a003c54 <iprintf>
		gpioWrite( LED1, !gpioRead( LED1 ) );
1a00031a:	202b      	movs	r0, #43	; 0x2b
1a00031c:	f002 ffc7 	bl	1a0032ae <gpioRead>
1a000320:	fab0 f180 	clz	r1, r0
1a000324:	0949      	lsrs	r1, r1, #5
1a000326:	202b      	movs	r0, #43	; 0x2b
1a000328:	f002 ff96 	bl	1a003258 <gpioWrite>

		//vTaskDelay( 1000* configTICK_RATE_HZ/ 1000 ); //poco confiables
		//vTaskDelay( 1000 / portTICK_RATE_MS );		//poco confiables
		//vTaskDelay( pdMS_TO_TICKS( 1000 ) );      //uso esta aproximadamente
		vTaskDelayUntil( &myLastUnblock, pdMS_TO_TICKS( 1000 ) );      //o uso esta Exatamente
1a00032c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
1a000330:	a801      	add	r0, sp, #4
1a000332:	f001 f91d 	bl	1a001570 <vTaskDelayUntil>

		if (count == 30){
1a000336:	2d1e      	cmp	r5, #30
1a000338:	d1e9      	bne.n	1a00030e <myTask1+0xe>
			puts ( "Borrando!");
1a00033a:	4805      	ldr	r0, [pc, #20]	; (1a000350 <myTask1+0x50>)
1a00033c:	f003 fcfe 	bl	1a003d3c <puts>
			vTaskDelete( myTask1Handle );
1a000340:	4b04      	ldr	r3, [pc, #16]	; (1a000354 <myTask1+0x54>)
1a000342:	6818      	ldr	r0, [r3, #0]
1a000344:	f000 ff04 	bl	1a001150 <vTaskDelete>
1a000348:	e7e1      	b.n	1a00030e <myTask1+0xe>
1a00034a:	bf00      	nop
1a00034c:	1a004678 	.word	0x1a004678
1a000350:	1a00468c 	.word	0x1a00468c
1a000354:	100000f0 	.word	0x100000f0

1a000358 <myTask2>:
		}
	}
}

void myTask2(void *p){
1a000358:	b508      	push	{r3, lr}

	while( 1 ){
		gpioWrite( LED2, !gpioRead( LED2 ) );
1a00035a:	202c      	movs	r0, #44	; 0x2c
1a00035c:	f002 ffa7 	bl	1a0032ae <gpioRead>
1a000360:	fab0 f180 	clz	r1, r0
1a000364:	0949      	lsrs	r1, r1, #5
1a000366:	202c      	movs	r0, #44	; 0x2c
1a000368:	f002 ff76 	bl	1a003258 <gpioWrite>

		vTaskDelay( pdMS_TO_TICKS( 5000 ) );
1a00036c:	f241 3088 	movw	r0, #5000	; 0x1388
1a000370:	f001 f950 	bl	1a001614 <vTaskDelay>
		vTaskSuspend( myTask1Handle );
1a000374:	4c05      	ldr	r4, [pc, #20]	; (1a00038c <myTask2+0x34>)
1a000376:	6820      	ldr	r0, [r4, #0]
1a000378:	f001 f9d6 	bl	1a001728 <vTaskSuspend>
		vTaskDelay( pdMS_TO_TICKS( 5000 ) );
1a00037c:	f241 3088 	movw	r0, #5000	; 0x1388
1a000380:	f001 f948 	bl	1a001614 <vTaskDelay>
		vTaskResume ( myTask1Handle );
1a000384:	6820      	ldr	r0, [r4, #0]
1a000386:	f000 ff53 	bl	1a001230 <vTaskResume>
1a00038a:	e7e6      	b.n	1a00035a <myTask2+0x2>
1a00038c:	100000f0 	.word	0x100000f0

1a000390 <main>:

void task1 (void*);
void task2 (void*);

/* FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE RESET. */
int main(void){
1a000390:	b510      	push	{r4, lr}
1a000392:	b082      	sub	sp, #8
   /* ------------- INICIALIZACIONES ------------- */

   // Inicializaci√≥n del Board de la CIAA
   boardConfig();
1a000394:	f002 ffc4 	bl	1a003320 <boardInit>
   //LCD_I2C_SET_ADDRESS_1234( 0x66, 22);
   //LCD_I2C_WRITE_DATA_1234_STRING( 0x66, "Hola Mundo", 10);
   //print_lcd( "    RTOS - PJCAC", 16 );

   // Mensaje probando el puerto serie a la PC
   printf("Inicializando PJCAC\r\n" );
1a000398:	480c      	ldr	r0, [pc, #48]	; (1a0003cc <main+0x3c>)
1a00039a:	f003 fccf 	bl	1a003d3c <puts>

//   xTaskCreate( vATask,          (const char *) "sender_Task",   configMINIMAL_STACK_SIZE*2, NULL, 1, NULL );
//   xTaskCreate( vADifferentTask, (const char *) "receiver_Task", configMINIMAL_STACK_SIZE*2, NULL, 1, NULL );

   	 int pass = 10;
     xTaskCreate( myTask1, (const char *) "Task1",   configMINIMAL_STACK_SIZE*2, (void*)pass, tskIDLE_PRIORITY + 1, &myTask1Handle );
1a00039e:	4b0c      	ldr	r3, [pc, #48]	; (1a0003d0 <main+0x40>)
1a0003a0:	9301      	str	r3, [sp, #4]
1a0003a2:	2401      	movs	r4, #1
1a0003a4:	9400      	str	r4, [sp, #0]
1a0003a6:	230a      	movs	r3, #10
1a0003a8:	22b4      	movs	r2, #180	; 0xb4
1a0003aa:	490a      	ldr	r1, [pc, #40]	; (1a0003d4 <main+0x44>)
1a0003ac:	480a      	ldr	r0, [pc, #40]	; (1a0003d8 <main+0x48>)
1a0003ae:	f000 fe9c 	bl	1a0010ea <xTaskCreate>
     xTaskCreate( myTask2, (const char *) "Task2",   configMINIMAL_STACK_SIZE*2, (void*)pass, tskIDLE_PRIORITY + 1, &myTask2Handle );
1a0003b2:	4b0a      	ldr	r3, [pc, #40]	; (1a0003dc <main+0x4c>)
1a0003b4:	9301      	str	r3, [sp, #4]
1a0003b6:	9400      	str	r4, [sp, #0]
1a0003b8:	230a      	movs	r3, #10
1a0003ba:	22b4      	movs	r2, #180	; 0xb4
1a0003bc:	4908      	ldr	r1, [pc, #32]	; (1a0003e0 <main+0x50>)
1a0003be:	4809      	ldr	r0, [pc, #36]	; (1a0003e4 <main+0x54>)
1a0003c0:	f000 fe93 	bl	1a0010ea <xTaskCreate>


   // Iniciar scheduler
    vTaskStartScheduler();
1a0003c4:	f000 ff76 	bl	1a0012b4 <vTaskStartScheduler>
1a0003c8:	e7fe      	b.n	1a0003c8 <main+0x38>
1a0003ca:	bf00      	nop
1a0003cc:	1a004650 	.word	0x1a004650
1a0003d0:	100000f0 	.word	0x100000f0
1a0003d4:	1a004668 	.word	0x1a004668
1a0003d8:	1a000301 	.word	0x1a000301
1a0003dc:	100000f4 	.word	0x100000f4
1a0003e0:	1a004670 	.word	0x1a004670
1a0003e4:	1a000359 	.word	0x1a000359

1a0003e8 <initialise_monitor_handles>:
}
1a0003e8:	4770      	bx	lr
1a0003ea:	Address 0x000000001a0003ea is out of bounds.


1a0003ec <Reset_Handler>:
void Reset_Handler(void) {
1a0003ec:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0003ee:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0003f0:	4b19      	ldr	r3, [pc, #100]	; (1a000458 <Reset_Handler+0x6c>)
1a0003f2:	4a1a      	ldr	r2, [pc, #104]	; (1a00045c <Reset_Handler+0x70>)
1a0003f4:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0003f6:	3304      	adds	r3, #4
1a0003f8:	4a19      	ldr	r2, [pc, #100]	; (1a000460 <Reset_Handler+0x74>)
1a0003fa:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0003fc:	2300      	movs	r3, #0
1a0003fe:	e005      	b.n	1a00040c <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000400:	4a18      	ldr	r2, [pc, #96]	; (1a000464 <Reset_Handler+0x78>)
1a000402:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000406:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00040a:	3301      	adds	r3, #1
1a00040c:	2b07      	cmp	r3, #7
1a00040e:	d9f7      	bls.n	1a000400 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a000410:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a000412:	4b15      	ldr	r3, [pc, #84]	; (1a000468 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000414:	e007      	b.n	1a000426 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a000416:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a00041a:	689a      	ldr	r2, [r3, #8]
1a00041c:	6859      	ldr	r1, [r3, #4]
1a00041e:	6818      	ldr	r0, [r3, #0]
1a000420:	f7ff feb3 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000424:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000426:	4a11      	ldr	r2, [pc, #68]	; (1a00046c <Reset_Handler+0x80>)
1a000428:	4293      	cmp	r3, r2
1a00042a:	d3f4      	bcc.n	1a000416 <Reset_Handler+0x2a>
1a00042c:	e006      	b.n	1a00043c <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a00042e:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000430:	6859      	ldr	r1, [r3, #4]
1a000432:	f854 0b08 	ldr.w	r0, [r4], #8
1a000436:	f7ff feb7 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a00043a:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a00043c:	4a0c      	ldr	r2, [pc, #48]	; (1a000470 <Reset_Handler+0x84>)
1a00043e:	4293      	cmp	r3, r2
1a000440:	d3f5      	bcc.n	1a00042e <Reset_Handler+0x42>
    SystemInit();
1a000442:	f002 fdbb 	bl	1a002fbc <SystemInit>
    __libc_init_array();
1a000446:	f003 fb25 	bl	1a003a94 <__libc_init_array>
    initialise_monitor_handles();
1a00044a:	f7ff ffcd 	bl	1a0003e8 <initialise_monitor_handles>
    main();
1a00044e:	f7ff ff9f 	bl	1a000390 <main>
        __asm__ volatile("wfi");
1a000452:	bf30      	wfi
1a000454:	e7fd      	b.n	1a000452 <Reset_Handler+0x66>
1a000456:	bf00      	nop
1a000458:	40053100 	.word	0x40053100
1a00045c:	10df1000 	.word	0x10df1000
1a000460:	01dff7ff 	.word	0x01dff7ff
1a000464:	e000e280 	.word	0xe000e280
1a000468:	1a000114 	.word	0x1a000114
1a00046c:	1a000150 	.word	0x1a000150
1a000470:	1a000178 	.word	0x1a000178

1a000474 <_fini>:
void _fini(void) {}
1a000474:	4770      	bx	lr

1a000476 <_init>:
void _init(void) {}
1a000476:	4770      	bx	lr

1a000478 <_close_r>:
   (void) __params__;
}

int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000478:	2309      	movs	r3, #9
1a00047a:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00047c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000480:	4770      	bx	lr

1a000482 <_fstat_r>:
}

int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a000482:	2358      	movs	r3, #88	; 0x58
1a000484:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000486:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00048a:	4770      	bx	lr

1a00048c <_isatty_r>:
   UNUSED(r);
   return 1;
}

int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a00048c:	2902      	cmp	r1, #2
1a00048e:	d801      	bhi.n	1a000494 <_isatty_r+0x8>
   case 0:
   case 1:
   case 2:
       return 1;
1a000490:	2001      	movs	r0, #1
   default:
       SET_ERR(EBADF);
       return -1;
   }
}
1a000492:	4770      	bx	lr
       SET_ERR(EBADF);
1a000494:	2309      	movs	r3, #9
1a000496:	6003      	str	r3, [r0, #0]
       return -1;
1a000498:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00049c:	4770      	bx	lr

1a00049e <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a00049e:	2358      	movs	r3, #88	; 0x58
1a0004a0:	6003      	str	r3, [r0, #0]
   return -1;
}
1a0004a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0004a6:	4770      	bx	lr

1a0004a8 <_read_r>:
   }
}
*/
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a0004a8:	2902      	cmp	r1, #2
1a0004aa:	d81f      	bhi.n	1a0004ec <_read_r+0x44>
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a0004ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0004b0:	461d      	mov	r5, r3
1a0004b2:	4617      	mov	r7, r2
1a0004b4:	4606      	mov	r6, r0
  size_t i = 0;
1a0004b6:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a0004b8:	42ac      	cmp	r4, r5
1a0004ba:	d211      	bcs.n	1a0004e0 <_read_r+0x38>
         int c = __stdio_getchar();
1a0004bc:	f001 ffef 	bl	1a00249e <__stdio_getchar>
         if( c != -1 ){
1a0004c0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0004c4:	d0f8      	beq.n	1a0004b8 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a0004c6:	f104 0801 	add.w	r8, r4, #1
1a0004ca:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a0004cc:	280d      	cmp	r0, #13
1a0004ce:	d003      	beq.n	1a0004d8 <_read_r+0x30>
1a0004d0:	280a      	cmp	r0, #10
1a0004d2:	d001      	beq.n	1a0004d8 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a0004d4:	4644      	mov	r4, r8
1a0004d6:	e7ef      	b.n	1a0004b8 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a0004d8:	f001 ffe1 	bl	1a00249e <__stdio_getchar>
               return i;
1a0004dc:	4640      	mov	r0, r8
1a0004de:	e003      	b.n	1a0004e8 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a0004e0:	2313      	movs	r3, #19
1a0004e2:	6033      	str	r3, [r6, #0]
      return -1;
1a0004e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a0004e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a0004ec:	2313      	movs	r3, #19
1a0004ee:	6003      	str	r3, [r0, #0]
      return -1;
1a0004f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a0004f4:	4770      	bx	lr

1a0004f6 <_write_r>:
   return -1;
}

_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a0004f6:	2902      	cmp	r1, #2
1a0004f8:	d80c      	bhi.n	1a000514 <_write_r+0x1e>
_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a0004fa:	b570      	push	{r4, r5, r6, lr}
1a0004fc:	461d      	mov	r5, r3
1a0004fe:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a000500:	2400      	movs	r4, #0
1a000502:	e003      	b.n	1a00050c <_write_r+0x16>
           __stdio_putchar(((char*) b)[i]);
1a000504:	5d30      	ldrb	r0, [r6, r4]
1a000506:	f001 ffc5 	bl	1a002494 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a00050a:	3401      	adds	r4, #1
1a00050c:	42ac      	cmp	r4, r5
1a00050e:	d3f9      	bcc.n	1a000504 <_write_r+0xe>
       return n;
1a000510:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a000512:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a000514:	2313      	movs	r3, #19
1a000516:	6003      	str	r3, [r0, #0]
       return -1;
1a000518:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a00051c:	4770      	bx	lr
1a00051e:	Address 0x000000001a00051e is out of bounds.


1a000520 <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a000520:	4b05      	ldr	r3, [pc, #20]	; (1a000538 <_sbrk_r+0x18>)
1a000522:	681b      	ldr	r3, [r3, #0]
1a000524:	b123      	cbz	r3, 1a000530 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a000526:	4b04      	ldr	r3, [pc, #16]	; (1a000538 <_sbrk_r+0x18>)
1a000528:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a00052a:	4401      	add	r1, r0
1a00052c:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a00052e:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000530:	4b01      	ldr	r3, [pc, #4]	; (1a000538 <_sbrk_r+0x18>)
1a000532:	4a02      	ldr	r2, [pc, #8]	; (1a00053c <_sbrk_r+0x1c>)
1a000534:	601a      	str	r2, [r3, #0]
1a000536:	e7f6      	b.n	1a000526 <_sbrk_r+0x6>
1a000538:	100000f8 	.word	0x100000f8
1a00053c:	10002bc8 	.word	0x10002bc8

1a000540 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
1a000540:	b538      	push	{r3, r4, r5, lr}
1a000542:	4604      	mov	r4, r0
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
1a000544:	f010 0f07 	tst.w	r0, #7
1a000548:	d002      	beq.n	1a000550 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a00054a:	f020 0407 	bic.w	r4, r0, #7
1a00054e:	3408      	adds	r4, #8
		}
	}
	#endif

	vTaskSuspendAll();
1a000550:	f000 fefa 	bl	1a001348 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
1a000554:	4b13      	ldr	r3, [pc, #76]	; (1a0005a4 <pvPortMalloc+0x64>)
1a000556:	681b      	ldr	r3, [r3, #0]
1a000558:	b17b      	cbz	r3, 1a00057a <pvPortMalloc+0x3a>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
1a00055a:	4b13      	ldr	r3, [pc, #76]	; (1a0005a8 <pvPortMalloc+0x68>)
1a00055c:	681b      	ldr	r3, [r3, #0]
1a00055e:	441c      	add	r4, r3
1a000560:	f641 72f7 	movw	r2, #8183	; 0x1ff7
1a000564:	4294      	cmp	r4, r2
1a000566:	d80e      	bhi.n	1a000586 <pvPortMalloc+0x46>
1a000568:	42a3      	cmp	r3, r4
1a00056a:	d310      	bcc.n	1a00058e <pvPortMalloc+0x4e>
			xNextFreeByte += xWantedSize;
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
1a00056c:	f000 ff86 	bl	1a00147c <xTaskResumeAll>
void *pvReturn = NULL;
1a000570:	2500      	movs	r5, #0
	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
1a000572:	f000 fbd4 	bl	1a000d1e <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
}
1a000576:	4628      	mov	r0, r5
1a000578:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
1a00057a:	4b0c      	ldr	r3, [pc, #48]	; (1a0005ac <pvPortMalloc+0x6c>)
1a00057c:	f023 0307 	bic.w	r3, r3, #7
1a000580:	4a08      	ldr	r2, [pc, #32]	; (1a0005a4 <pvPortMalloc+0x64>)
1a000582:	6013      	str	r3, [r2, #0]
1a000584:	e7e9      	b.n	1a00055a <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
1a000586:	f000 ff79 	bl	1a00147c <xTaskResumeAll>
void *pvReturn = NULL;
1a00058a:	2500      	movs	r5, #0
1a00058c:	e7f1      	b.n	1a000572 <pvPortMalloc+0x32>
			pvReturn = pucAlignedHeap + xNextFreeByte;
1a00058e:	4a05      	ldr	r2, [pc, #20]	; (1a0005a4 <pvPortMalloc+0x64>)
1a000590:	6815      	ldr	r5, [r2, #0]
1a000592:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
1a000594:	4b04      	ldr	r3, [pc, #16]	; (1a0005a8 <pvPortMalloc+0x68>)
1a000596:	601c      	str	r4, [r3, #0]
	( void ) xTaskResumeAll();
1a000598:	f000 ff70 	bl	1a00147c <xTaskResumeAll>
		if( pvReturn == NULL )
1a00059c:	2d00      	cmp	r5, #0
1a00059e:	d1ea      	bne.n	1a000576 <pvPortMalloc+0x36>
1a0005a0:	e7e7      	b.n	1a000572 <pvPortMalloc+0x32>
1a0005a2:	bf00      	nop
1a0005a4:	100000fc 	.word	0x100000fc
1a0005a8:	10002100 	.word	0x10002100
1a0005ac:	10000108 	.word	0x10000108

1a0005b0 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
1a0005b0:	b140      	cbz	r0, 1a0005c4 <vPortFree+0x14>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a0005b2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0005b6:	f383 8811 	msr	BASEPRI, r3
1a0005ba:	f3bf 8f6f 	isb	sy
1a0005be:	f3bf 8f4f 	dsb	sy
1a0005c2:	e7fe      	b.n	1a0005c2 <vPortFree+0x12>
}
1a0005c4:	4770      	bx	lr

1a0005c6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a0005c6:	b510      	push	{r4, lr}
1a0005c8:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a0005ca:	f001 fd23 	bl	1a002014 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a0005ce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a0005d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a0005d2:	429a      	cmp	r2, r3
1a0005d4:	d004      	beq.n	1a0005e0 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a0005d6:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a0005d8:	f001 fd3e 	bl	1a002058 <vPortExitCritical>

	return xReturn;
}
1a0005dc:	4620      	mov	r0, r4
1a0005de:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a0005e0:	2401      	movs	r4, #1
1a0005e2:	e7f9      	b.n	1a0005d8 <prvIsQueueFull+0x12>

1a0005e4 <prvIsQueueEmpty>:
{
1a0005e4:	b510      	push	{r4, lr}
1a0005e6:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a0005e8:	f001 fd14 	bl	1a002014 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a0005ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a0005ee:	b123      	cbz	r3, 1a0005fa <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
1a0005f0:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a0005f2:	f001 fd31 	bl	1a002058 <vPortExitCritical>
}
1a0005f6:	4620      	mov	r0, r4
1a0005f8:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a0005fa:	2401      	movs	r4, #1
1a0005fc:	e7f9      	b.n	1a0005f2 <prvIsQueueEmpty+0xe>

1a0005fe <prvCopyDataToQueue>:
{
1a0005fe:	b570      	push	{r4, r5, r6, lr}
1a000600:	4604      	mov	r4, r0
1a000602:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000604:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a000606:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000608:	b95a      	cbnz	r2, 1a000622 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a00060a:	6803      	ldr	r3, [r0, #0]
1a00060c:	b11b      	cbz	r3, 1a000616 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a00060e:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a000610:	3501      	adds	r5, #1
1a000612:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a000614:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a000616:	6840      	ldr	r0, [r0, #4]
1a000618:	f001 f9d8 	bl	1a0019cc <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a00061c:	2300      	movs	r3, #0
1a00061e:	6063      	str	r3, [r4, #4]
1a000620:	e7f6      	b.n	1a000610 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a000622:	b96e      	cbnz	r6, 1a000640 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a000624:	6880      	ldr	r0, [r0, #8]
1a000626:	f003 fa59 	bl	1a003adc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a00062a:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a00062c:	68a3      	ldr	r3, [r4, #8]
1a00062e:	4413      	add	r3, r2
1a000630:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000632:	6862      	ldr	r2, [r4, #4]
1a000634:	4293      	cmp	r3, r2
1a000636:	d319      	bcc.n	1a00066c <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a000638:	6823      	ldr	r3, [r4, #0]
1a00063a:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a00063c:	2000      	movs	r0, #0
1a00063e:	e7e7      	b.n	1a000610 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000640:	68c0      	ldr	r0, [r0, #12]
1a000642:	f003 fa4b 	bl	1a003adc <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a000646:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000648:	4252      	negs	r2, r2
1a00064a:	68e3      	ldr	r3, [r4, #12]
1a00064c:	4413      	add	r3, r2
1a00064e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000650:	6821      	ldr	r1, [r4, #0]
1a000652:	428b      	cmp	r3, r1
1a000654:	d202      	bcs.n	1a00065c <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a000656:	6863      	ldr	r3, [r4, #4]
1a000658:	441a      	add	r2, r3
1a00065a:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a00065c:	2e02      	cmp	r6, #2
1a00065e:	d001      	beq.n	1a000664 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a000660:	2000      	movs	r0, #0
1a000662:	e7d5      	b.n	1a000610 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000664:	b125      	cbz	r5, 1a000670 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a000666:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a000668:	2000      	movs	r0, #0
1a00066a:	e7d1      	b.n	1a000610 <prvCopyDataToQueue+0x12>
1a00066c:	2000      	movs	r0, #0
1a00066e:	e7cf      	b.n	1a000610 <prvCopyDataToQueue+0x12>
1a000670:	2000      	movs	r0, #0
1a000672:	e7cd      	b.n	1a000610 <prvCopyDataToQueue+0x12>

1a000674 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a000674:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000676:	b172      	cbz	r2, 1a000696 <prvCopyDataFromQueue+0x22>
{
1a000678:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a00067a:	68c3      	ldr	r3, [r0, #12]
1a00067c:	4413      	add	r3, r2
1a00067e:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a000680:	6844      	ldr	r4, [r0, #4]
1a000682:	42a3      	cmp	r3, r4
1a000684:	d301      	bcc.n	1a00068a <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a000686:	6803      	ldr	r3, [r0, #0]
1a000688:	60c3      	str	r3, [r0, #12]
1a00068a:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a00068c:	68c1      	ldr	r1, [r0, #12]
1a00068e:	4620      	mov	r0, r4
1a000690:	f003 fa24 	bl	1a003adc <memcpy>
}
1a000694:	bd10      	pop	{r4, pc}
1a000696:	4770      	bx	lr

1a000698 <prvUnlockQueue>:
{
1a000698:	b538      	push	{r3, r4, r5, lr}
1a00069a:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a00069c:	f001 fcba 	bl	1a002014 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a0006a0:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a0006a4:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a0006a6:	e003      	b.n	1a0006b0 <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a0006a8:	f001 f97a 	bl	1a0019a0 <vTaskMissedYield>
			--cTxLock;
1a0006ac:	3c01      	subs	r4, #1
1a0006ae:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a0006b0:	2c00      	cmp	r4, #0
1a0006b2:	dd08      	ble.n	1a0006c6 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a0006b4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a0006b6:	b133      	cbz	r3, 1a0006c6 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a0006b8:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a0006bc:	f001 f8de 	bl	1a00187c <xTaskRemoveFromEventList>
1a0006c0:	2800      	cmp	r0, #0
1a0006c2:	d0f3      	beq.n	1a0006ac <prvUnlockQueue+0x14>
1a0006c4:	e7f0      	b.n	1a0006a8 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a0006c6:	23ff      	movs	r3, #255	; 0xff
1a0006c8:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a0006cc:	f001 fcc4 	bl	1a002058 <vPortExitCritical>
	taskENTER_CRITICAL();
1a0006d0:	f001 fca0 	bl	1a002014 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a0006d4:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a0006d8:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a0006da:	e003      	b.n	1a0006e4 <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a0006dc:	f001 f960 	bl	1a0019a0 <vTaskMissedYield>
				--cRxLock;
1a0006e0:	3c01      	subs	r4, #1
1a0006e2:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a0006e4:	2c00      	cmp	r4, #0
1a0006e6:	dd08      	ble.n	1a0006fa <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a0006e8:	692b      	ldr	r3, [r5, #16]
1a0006ea:	b133      	cbz	r3, 1a0006fa <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a0006ec:	f105 0010 	add.w	r0, r5, #16
1a0006f0:	f001 f8c4 	bl	1a00187c <xTaskRemoveFromEventList>
1a0006f4:	2800      	cmp	r0, #0
1a0006f6:	d0f3      	beq.n	1a0006e0 <prvUnlockQueue+0x48>
1a0006f8:	e7f0      	b.n	1a0006dc <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a0006fa:	23ff      	movs	r3, #255	; 0xff
1a0006fc:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a000700:	f001 fcaa 	bl	1a002058 <vPortExitCritical>
}
1a000704:	bd38      	pop	{r3, r4, r5, pc}
1a000706:	Address 0x000000001a000706 is out of bounds.


1a000708 <xQueueGenericReset>:
{
1a000708:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a00070a:	b940      	cbnz	r0, 1a00071e <xQueueGenericReset+0x16>
1a00070c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000710:	f383 8811 	msr	BASEPRI, r3
1a000714:	f3bf 8f6f 	isb	sy
1a000718:	f3bf 8f4f 	dsb	sy
1a00071c:	e7fe      	b.n	1a00071c <xQueueGenericReset+0x14>
1a00071e:	4604      	mov	r4, r0
1a000720:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a000722:	f001 fc77 	bl	1a002014 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a000726:	6821      	ldr	r1, [r4, #0]
1a000728:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a00072a:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a00072c:	fb03 1002 	mla	r0, r3, r2, r1
1a000730:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a000732:	2000      	movs	r0, #0
1a000734:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a000736:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a000738:	3a01      	subs	r2, #1
1a00073a:	fb02 1303 	mla	r3, r2, r3, r1
1a00073e:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a000740:	23ff      	movs	r3, #255	; 0xff
1a000742:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a000746:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a00074a:	b9a5      	cbnz	r5, 1a000776 <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a00074c:	6923      	ldr	r3, [r4, #16]
1a00074e:	b91b      	cbnz	r3, 1a000758 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a000750:	f001 fc82 	bl	1a002058 <vPortExitCritical>
}
1a000754:	2001      	movs	r0, #1
1a000756:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000758:	f104 0010 	add.w	r0, r4, #16
1a00075c:	f001 f88e 	bl	1a00187c <xTaskRemoveFromEventList>
1a000760:	2800      	cmp	r0, #0
1a000762:	d0f5      	beq.n	1a000750 <xQueueGenericReset+0x48>
					queueYIELD_IF_USING_PREEMPTION();
1a000764:	4b08      	ldr	r3, [pc, #32]	; (1a000788 <xQueueGenericReset+0x80>)
1a000766:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00076a:	601a      	str	r2, [r3, #0]
1a00076c:	f3bf 8f4f 	dsb	sy
1a000770:	f3bf 8f6f 	isb	sy
1a000774:	e7ec      	b.n	1a000750 <xQueueGenericReset+0x48>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a000776:	f104 0010 	add.w	r0, r4, #16
1a00077a:	f000 fa6e 	bl	1a000c5a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a00077e:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000782:	f000 fa6a 	bl	1a000c5a <vListInitialise>
1a000786:	e7e3      	b.n	1a000750 <xQueueGenericReset+0x48>
1a000788:	e000ed04 	.word	0xe000ed04

1a00078c <prvInitialiseNewQueue>:
{
1a00078c:	b538      	push	{r3, r4, r5, lr}
1a00078e:	461d      	mov	r5, r3
1a000790:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a000792:	460b      	mov	r3, r1
1a000794:	b149      	cbz	r1, 1a0007aa <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a000796:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a000798:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a00079a:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a00079c:	2101      	movs	r1, #1
1a00079e:	4620      	mov	r0, r4
1a0007a0:	f7ff ffb2 	bl	1a000708 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a0007a4:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a0007a8:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a0007aa:	6024      	str	r4, [r4, #0]
1a0007ac:	e7f4      	b.n	1a000798 <prvInitialiseNewQueue+0xc>

1a0007ae <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a0007ae:	b940      	cbnz	r0, 1a0007c2 <xQueueGenericCreateStatic+0x14>
1a0007b0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007b4:	f383 8811 	msr	BASEPRI, r3
1a0007b8:	f3bf 8f6f 	isb	sy
1a0007bc:	f3bf 8f4f 	dsb	sy
1a0007c0:	e7fe      	b.n	1a0007c0 <xQueueGenericCreateStatic+0x12>
	{
1a0007c2:	b510      	push	{r4, lr}
1a0007c4:	b084      	sub	sp, #16
1a0007c6:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
1a0007c8:	b153      	cbz	r3, 1a0007e0 <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a0007ca:	b192      	cbz	r2, 1a0007f2 <xQueueGenericCreateStatic+0x44>
1a0007cc:	b989      	cbnz	r1, 1a0007f2 <xQueueGenericCreateStatic+0x44>
1a0007ce:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007d2:	f383 8811 	msr	BASEPRI, r3
1a0007d6:	f3bf 8f6f 	isb	sy
1a0007da:	f3bf 8f4f 	dsb	sy
1a0007de:	e7fe      	b.n	1a0007de <xQueueGenericCreateStatic+0x30>
1a0007e0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007e4:	f383 8811 	msr	BASEPRI, r3
1a0007e8:	f3bf 8f6f 	isb	sy
1a0007ec:	f3bf 8f4f 	dsb	sy
1a0007f0:	e7fe      	b.n	1a0007f0 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a0007f2:	b94a      	cbnz	r2, 1a000808 <xQueueGenericCreateStatic+0x5a>
1a0007f4:	b141      	cbz	r1, 1a000808 <xQueueGenericCreateStatic+0x5a>
1a0007f6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007fa:	f383 8811 	msr	BASEPRI, r3
1a0007fe:	f3bf 8f6f 	isb	sy
1a000802:	f3bf 8f4f 	dsb	sy
1a000806:	e7fe      	b.n	1a000806 <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
1a000808:	2050      	movs	r0, #80	; 0x50
1a00080a:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a00080c:	9803      	ldr	r0, [sp, #12]
1a00080e:	2850      	cmp	r0, #80	; 0x50
1a000810:	d008      	beq.n	1a000824 <xQueueGenericCreateStatic+0x76>
1a000812:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000816:	f383 8811 	msr	BASEPRI, r3
1a00081a:	f3bf 8f6f 	isb	sy
1a00081e:	f3bf 8f4f 	dsb	sy
1a000822:	e7fe      	b.n	1a000822 <xQueueGenericCreateStatic+0x74>
1a000824:	4620      	mov	r0, r4
1a000826:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a000828:	2301      	movs	r3, #1
1a00082a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a00082e:	9400      	str	r4, [sp, #0]
1a000830:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a000834:	f7ff ffaa 	bl	1a00078c <prvInitialiseNewQueue>
	}
1a000838:	4620      	mov	r0, r4
1a00083a:	b004      	add	sp, #16
1a00083c:	bd10      	pop	{r4, pc}
1a00083e:	Address 0x000000001a00083e is out of bounds.


1a000840 <xQueueGenericSend>:
{
1a000840:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000842:	b085      	sub	sp, #20
1a000844:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a000846:	b160      	cbz	r0, 1a000862 <xQueueGenericSend+0x22>
1a000848:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a00084a:	b999      	cbnz	r1, 1a000874 <xQueueGenericSend+0x34>
1a00084c:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a00084e:	b18a      	cbz	r2, 1a000874 <xQueueGenericSend+0x34>
1a000850:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000854:	f383 8811 	msr	BASEPRI, r3
1a000858:	f3bf 8f6f 	isb	sy
1a00085c:	f3bf 8f4f 	dsb	sy
1a000860:	e7fe      	b.n	1a000860 <xQueueGenericSend+0x20>
1a000862:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000866:	f383 8811 	msr	BASEPRI, r3
1a00086a:	f3bf 8f6f 	isb	sy
1a00086e:	f3bf 8f4f 	dsb	sy
1a000872:	e7fe      	b.n	1a000872 <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000874:	2b02      	cmp	r3, #2
1a000876:	d10b      	bne.n	1a000890 <xQueueGenericSend+0x50>
1a000878:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a00087a:	2a01      	cmp	r2, #1
1a00087c:	d008      	beq.n	1a000890 <xQueueGenericSend+0x50>
1a00087e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000882:	f383 8811 	msr	BASEPRI, r3
1a000886:	f3bf 8f6f 	isb	sy
1a00088a:	f3bf 8f4f 	dsb	sy
1a00088e:	e7fe      	b.n	1a00088e <xQueueGenericSend+0x4e>
1a000890:	461e      	mov	r6, r3
1a000892:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000894:	f001 f88a 	bl	1a0019ac <xTaskGetSchedulerState>
1a000898:	b950      	cbnz	r0, 1a0008b0 <xQueueGenericSend+0x70>
1a00089a:	9b01      	ldr	r3, [sp, #4]
1a00089c:	b153      	cbz	r3, 1a0008b4 <xQueueGenericSend+0x74>
1a00089e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0008a2:	f383 8811 	msr	BASEPRI, r3
1a0008a6:	f3bf 8f6f 	isb	sy
1a0008aa:	f3bf 8f4f 	dsb	sy
1a0008ae:	e7fe      	b.n	1a0008ae <xQueueGenericSend+0x6e>
1a0008b0:	2500      	movs	r5, #0
1a0008b2:	e03a      	b.n	1a00092a <xQueueGenericSend+0xea>
1a0008b4:	2500      	movs	r5, #0
1a0008b6:	e038      	b.n	1a00092a <xQueueGenericSend+0xea>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a0008b8:	4632      	mov	r2, r6
1a0008ba:	4639      	mov	r1, r7
1a0008bc:	4620      	mov	r0, r4
1a0008be:	f7ff fe9e 	bl	1a0005fe <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a0008c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0008c4:	b94b      	cbnz	r3, 1a0008da <xQueueGenericSend+0x9a>
					else if( xYieldRequired != pdFALSE )
1a0008c6:	b1a8      	cbz	r0, 1a0008f4 <xQueueGenericSend+0xb4>
						queueYIELD_IF_USING_PREEMPTION();
1a0008c8:	4b3b      	ldr	r3, [pc, #236]	; (1a0009b8 <xQueueGenericSend+0x178>)
1a0008ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0008ce:	601a      	str	r2, [r3, #0]
1a0008d0:	f3bf 8f4f 	dsb	sy
1a0008d4:	f3bf 8f6f 	isb	sy
1a0008d8:	e00c      	b.n	1a0008f4 <xQueueGenericSend+0xb4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a0008da:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0008de:	f000 ffcd 	bl	1a00187c <xTaskRemoveFromEventList>
1a0008e2:	b138      	cbz	r0, 1a0008f4 <xQueueGenericSend+0xb4>
							queueYIELD_IF_USING_PREEMPTION();
1a0008e4:	4b34      	ldr	r3, [pc, #208]	; (1a0009b8 <xQueueGenericSend+0x178>)
1a0008e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0008ea:	601a      	str	r2, [r3, #0]
1a0008ec:	f3bf 8f4f 	dsb	sy
1a0008f0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a0008f4:	f001 fbb0 	bl	1a002058 <vPortExitCritical>
				return pdPASS;
1a0008f8:	2001      	movs	r0, #1
}
1a0008fa:	b005      	add	sp, #20
1a0008fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
1a0008fe:	f001 fbab 	bl	1a002058 <vPortExitCritical>
					return errQUEUE_FULL;
1a000902:	2000      	movs	r0, #0
1a000904:	e7f9      	b.n	1a0008fa <xQueueGenericSend+0xba>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000906:	a802      	add	r0, sp, #8
1a000908:	f000 fffe 	bl	1a001908 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a00090c:	2501      	movs	r5, #1
1a00090e:	e019      	b.n	1a000944 <xQueueGenericSend+0x104>
		prvLockQueue( pxQueue );
1a000910:	2300      	movs	r3, #0
1a000912:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000916:	e021      	b.n	1a00095c <xQueueGenericSend+0x11c>
1a000918:	2300      	movs	r3, #0
1a00091a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00091e:	e023      	b.n	1a000968 <xQueueGenericSend+0x128>
				prvUnlockQueue( pxQueue );
1a000920:	4620      	mov	r0, r4
1a000922:	f7ff feb9 	bl	1a000698 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000926:	f000 fda9 	bl	1a00147c <xTaskResumeAll>
		taskENTER_CRITICAL();
1a00092a:	f001 fb73 	bl	1a002014 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a00092e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000930:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000932:	429a      	cmp	r2, r3
1a000934:	d3c0      	bcc.n	1a0008b8 <xQueueGenericSend+0x78>
1a000936:	2e02      	cmp	r6, #2
1a000938:	d0be      	beq.n	1a0008b8 <xQueueGenericSend+0x78>
				if( xTicksToWait == ( TickType_t ) 0 )
1a00093a:	9b01      	ldr	r3, [sp, #4]
1a00093c:	2b00      	cmp	r3, #0
1a00093e:	d0de      	beq.n	1a0008fe <xQueueGenericSend+0xbe>
				else if( xEntryTimeSet == pdFALSE )
1a000940:	2d00      	cmp	r5, #0
1a000942:	d0e0      	beq.n	1a000906 <xQueueGenericSend+0xc6>
		taskEXIT_CRITICAL();
1a000944:	f001 fb88 	bl	1a002058 <vPortExitCritical>
		vTaskSuspendAll();
1a000948:	f000 fcfe 	bl	1a001348 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a00094c:	f001 fb62 	bl	1a002014 <vPortEnterCritical>
1a000950:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000954:	b25b      	sxtb	r3, r3
1a000956:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00095a:	d0d9      	beq.n	1a000910 <xQueueGenericSend+0xd0>
1a00095c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000960:	b25b      	sxtb	r3, r3
1a000962:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000966:	d0d7      	beq.n	1a000918 <xQueueGenericSend+0xd8>
1a000968:	f001 fb76 	bl	1a002058 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a00096c:	a901      	add	r1, sp, #4
1a00096e:	a802      	add	r0, sp, #8
1a000970:	f000 ffd6 	bl	1a001920 <xTaskCheckForTimeOut>
1a000974:	b9c8      	cbnz	r0, 1a0009aa <xQueueGenericSend+0x16a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a000976:	4620      	mov	r0, r4
1a000978:	f7ff fe25 	bl	1a0005c6 <prvIsQueueFull>
1a00097c:	2800      	cmp	r0, #0
1a00097e:	d0cf      	beq.n	1a000920 <xQueueGenericSend+0xe0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a000980:	9901      	ldr	r1, [sp, #4]
1a000982:	f104 0010 	add.w	r0, r4, #16
1a000986:	f000 ff45 	bl	1a001814 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a00098a:	4620      	mov	r0, r4
1a00098c:	f7ff fe84 	bl	1a000698 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000990:	f000 fd74 	bl	1a00147c <xTaskResumeAll>
1a000994:	2800      	cmp	r0, #0
1a000996:	d1c8      	bne.n	1a00092a <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
1a000998:	4b07      	ldr	r3, [pc, #28]	; (1a0009b8 <xQueueGenericSend+0x178>)
1a00099a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00099e:	601a      	str	r2, [r3, #0]
1a0009a0:	f3bf 8f4f 	dsb	sy
1a0009a4:	f3bf 8f6f 	isb	sy
1a0009a8:	e7bf      	b.n	1a00092a <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
1a0009aa:	4620      	mov	r0, r4
1a0009ac:	f7ff fe74 	bl	1a000698 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a0009b0:	f000 fd64 	bl	1a00147c <xTaskResumeAll>
			return errQUEUE_FULL;
1a0009b4:	2000      	movs	r0, #0
1a0009b6:	e7a0      	b.n	1a0008fa <xQueueGenericSend+0xba>
1a0009b8:	e000ed04 	.word	0xe000ed04

1a0009bc <xQueueGenericSendFromISR>:
{
1a0009bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a0009c0:	b160      	cbz	r0, 1a0009dc <xQueueGenericSendFromISR+0x20>
1a0009c2:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0009c4:	b999      	cbnz	r1, 1a0009ee <xQueueGenericSendFromISR+0x32>
1a0009c6:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a0009c8:	b188      	cbz	r0, 1a0009ee <xQueueGenericSendFromISR+0x32>
1a0009ca:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009ce:	f383 8811 	msr	BASEPRI, r3
1a0009d2:	f3bf 8f6f 	isb	sy
1a0009d6:	f3bf 8f4f 	dsb	sy
1a0009da:	e7fe      	b.n	1a0009da <xQueueGenericSendFromISR+0x1e>
1a0009dc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009e0:	f383 8811 	msr	BASEPRI, r3
1a0009e4:	f3bf 8f6f 	isb	sy
1a0009e8:	f3bf 8f4f 	dsb	sy
1a0009ec:	e7fe      	b.n	1a0009ec <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a0009ee:	2b02      	cmp	r3, #2
1a0009f0:	d10b      	bne.n	1a000a0a <xQueueGenericSendFromISR+0x4e>
1a0009f2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a0009f4:	2801      	cmp	r0, #1
1a0009f6:	d008      	beq.n	1a000a0a <xQueueGenericSendFromISR+0x4e>
1a0009f8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009fc:	f383 8811 	msr	BASEPRI, r3
1a000a00:	f3bf 8f6f 	isb	sy
1a000a04:	f3bf 8f4f 	dsb	sy
1a000a08:	e7fe      	b.n	1a000a08 <xQueueGenericSendFromISR+0x4c>
1a000a0a:	461f      	mov	r7, r3
1a000a0c:	4690      	mov	r8, r2
1a000a0e:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a000a10:	f001 fc2a 	bl	1a002268 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a000a14:	f3ef 8611 	mrs	r6, BASEPRI
1a000a18:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a1c:	f383 8811 	msr	BASEPRI, r3
1a000a20:	f3bf 8f6f 	isb	sy
1a000a24:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000a28:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000a2a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000a2c:	429a      	cmp	r2, r3
1a000a2e:	d303      	bcc.n	1a000a38 <xQueueGenericSendFromISR+0x7c>
1a000a30:	2f02      	cmp	r7, #2
1a000a32:	d001      	beq.n	1a000a38 <xQueueGenericSendFromISR+0x7c>
			xReturn = errQUEUE_FULL;
1a000a34:	2000      	movs	r0, #0
1a000a36:	e00f      	b.n	1a000a58 <xQueueGenericSendFromISR+0x9c>
			const int8_t cTxLock = pxQueue->cTxLock;
1a000a38:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a000a3c:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000a3e:	463a      	mov	r2, r7
1a000a40:	4649      	mov	r1, r9
1a000a42:	4620      	mov	r0, r4
1a000a44:	f7ff fddb 	bl	1a0005fe <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a000a48:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a000a4c:	d008      	beq.n	1a000a60 <xQueueGenericSendFromISR+0xa4>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a000a4e:	1c6b      	adds	r3, r5, #1
1a000a50:	b25b      	sxtb	r3, r3
1a000a52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a000a56:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a000a58:	f386 8811 	msr	BASEPRI, r6
}
1a000a5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000a60:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000a62:	b15b      	cbz	r3, 1a000a7c <xQueueGenericSendFromISR+0xc0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000a64:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000a68:	f000 ff08 	bl	1a00187c <xTaskRemoveFromEventList>
1a000a6c:	b140      	cbz	r0, 1a000a80 <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
1a000a6e:	f1b8 0f00 	cmp.w	r8, #0
1a000a72:	d007      	beq.n	1a000a84 <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a000a74:	2001      	movs	r0, #1
1a000a76:	f8c8 0000 	str.w	r0, [r8]
1a000a7a:	e7ed      	b.n	1a000a58 <xQueueGenericSendFromISR+0x9c>
			xReturn = pdPASS;
1a000a7c:	2001      	movs	r0, #1
1a000a7e:	e7eb      	b.n	1a000a58 <xQueueGenericSendFromISR+0x9c>
1a000a80:	2001      	movs	r0, #1
1a000a82:	e7e9      	b.n	1a000a58 <xQueueGenericSendFromISR+0x9c>
1a000a84:	2001      	movs	r0, #1
1a000a86:	e7e7      	b.n	1a000a58 <xQueueGenericSendFromISR+0x9c>

1a000a88 <xQueueReceive>:
{
1a000a88:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000a8a:	b085      	sub	sp, #20
1a000a8c:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a000a8e:	b160      	cbz	r0, 1a000aaa <xQueueReceive+0x22>
1a000a90:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000a92:	b999      	cbnz	r1, 1a000abc <xQueueReceive+0x34>
1a000a94:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000a96:	b18b      	cbz	r3, 1a000abc <xQueueReceive+0x34>
	__asm volatile
1a000a98:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a9c:	f383 8811 	msr	BASEPRI, r3
1a000aa0:	f3bf 8f6f 	isb	sy
1a000aa4:	f3bf 8f4f 	dsb	sy
1a000aa8:	e7fe      	b.n	1a000aa8 <xQueueReceive+0x20>
1a000aaa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000aae:	f383 8811 	msr	BASEPRI, r3
1a000ab2:	f3bf 8f6f 	isb	sy
1a000ab6:	f3bf 8f4f 	dsb	sy
1a000aba:	e7fe      	b.n	1a000aba <xQueueReceive+0x32>
1a000abc:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000abe:	f000 ff75 	bl	1a0019ac <xTaskGetSchedulerState>
1a000ac2:	b950      	cbnz	r0, 1a000ada <xQueueReceive+0x52>
1a000ac4:	9b01      	ldr	r3, [sp, #4]
1a000ac6:	b153      	cbz	r3, 1a000ade <xQueueReceive+0x56>
1a000ac8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000acc:	f383 8811 	msr	BASEPRI, r3
1a000ad0:	f3bf 8f6f 	isb	sy
1a000ad4:	f3bf 8f4f 	dsb	sy
1a000ad8:	e7fe      	b.n	1a000ad8 <xQueueReceive+0x50>
1a000ada:	2600      	movs	r6, #0
1a000adc:	e03e      	b.n	1a000b5c <xQueueReceive+0xd4>
1a000ade:	2600      	movs	r6, #0
1a000ae0:	e03c      	b.n	1a000b5c <xQueueReceive+0xd4>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a000ae2:	4639      	mov	r1, r7
1a000ae4:	4620      	mov	r0, r4
1a000ae6:	f7ff fdc5 	bl	1a000674 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a000aea:	3d01      	subs	r5, #1
1a000aec:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000aee:	6923      	ldr	r3, [r4, #16]
1a000af0:	b923      	cbnz	r3, 1a000afc <xQueueReceive+0x74>
				taskEXIT_CRITICAL();
1a000af2:	f001 fab1 	bl	1a002058 <vPortExitCritical>
				return pdPASS;
1a000af6:	2001      	movs	r0, #1
}
1a000af8:	b005      	add	sp, #20
1a000afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000afc:	f104 0010 	add.w	r0, r4, #16
1a000b00:	f000 febc 	bl	1a00187c <xTaskRemoveFromEventList>
1a000b04:	2800      	cmp	r0, #0
1a000b06:	d0f4      	beq.n	1a000af2 <xQueueReceive+0x6a>
						queueYIELD_IF_USING_PREEMPTION();
1a000b08:	4b34      	ldr	r3, [pc, #208]	; (1a000bdc <xQueueReceive+0x154>)
1a000b0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000b0e:	601a      	str	r2, [r3, #0]
1a000b10:	f3bf 8f4f 	dsb	sy
1a000b14:	f3bf 8f6f 	isb	sy
1a000b18:	e7eb      	b.n	1a000af2 <xQueueReceive+0x6a>
					taskEXIT_CRITICAL();
1a000b1a:	f001 fa9d 	bl	1a002058 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a000b1e:	2000      	movs	r0, #0
1a000b20:	e7ea      	b.n	1a000af8 <xQueueReceive+0x70>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000b22:	a802      	add	r0, sp, #8
1a000b24:	f000 fef0 	bl	1a001908 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000b28:	2601      	movs	r6, #1
1a000b2a:	e021      	b.n	1a000b70 <xQueueReceive+0xe8>
		prvLockQueue( pxQueue );
1a000b2c:	2300      	movs	r3, #0
1a000b2e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000b32:	e029      	b.n	1a000b88 <xQueueReceive+0x100>
1a000b34:	2300      	movs	r3, #0
1a000b36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000b3a:	e02b      	b.n	1a000b94 <xQueueReceive+0x10c>
				prvUnlockQueue( pxQueue );
1a000b3c:	4620      	mov	r0, r4
1a000b3e:	f7ff fdab 	bl	1a000698 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000b42:	f000 fc9b 	bl	1a00147c <xTaskResumeAll>
1a000b46:	e009      	b.n	1a000b5c <xQueueReceive+0xd4>
			prvUnlockQueue( pxQueue );
1a000b48:	4620      	mov	r0, r4
1a000b4a:	f7ff fda5 	bl	1a000698 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000b4e:	f000 fc95 	bl	1a00147c <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000b52:	4620      	mov	r0, r4
1a000b54:	f7ff fd46 	bl	1a0005e4 <prvIsQueueEmpty>
1a000b58:	2800      	cmp	r0, #0
1a000b5a:	d13d      	bne.n	1a000bd8 <xQueueReceive+0x150>
		taskENTER_CRITICAL();
1a000b5c:	f001 fa5a 	bl	1a002014 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000b60:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000b62:	2d00      	cmp	r5, #0
1a000b64:	d1bd      	bne.n	1a000ae2 <xQueueReceive+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000b66:	9b01      	ldr	r3, [sp, #4]
1a000b68:	2b00      	cmp	r3, #0
1a000b6a:	d0d6      	beq.n	1a000b1a <xQueueReceive+0x92>
				else if( xEntryTimeSet == pdFALSE )
1a000b6c:	2e00      	cmp	r6, #0
1a000b6e:	d0d8      	beq.n	1a000b22 <xQueueReceive+0x9a>
		taskEXIT_CRITICAL();
1a000b70:	f001 fa72 	bl	1a002058 <vPortExitCritical>
		vTaskSuspendAll();
1a000b74:	f000 fbe8 	bl	1a001348 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000b78:	f001 fa4c 	bl	1a002014 <vPortEnterCritical>
1a000b7c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000b80:	b25b      	sxtb	r3, r3
1a000b82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000b86:	d0d1      	beq.n	1a000b2c <xQueueReceive+0xa4>
1a000b88:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000b8c:	b25b      	sxtb	r3, r3
1a000b8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000b92:	d0cf      	beq.n	1a000b34 <xQueueReceive+0xac>
1a000b94:	f001 fa60 	bl	1a002058 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000b98:	a901      	add	r1, sp, #4
1a000b9a:	a802      	add	r0, sp, #8
1a000b9c:	f000 fec0 	bl	1a001920 <xTaskCheckForTimeOut>
1a000ba0:	2800      	cmp	r0, #0
1a000ba2:	d1d1      	bne.n	1a000b48 <xQueueReceive+0xc0>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000ba4:	4620      	mov	r0, r4
1a000ba6:	f7ff fd1d 	bl	1a0005e4 <prvIsQueueEmpty>
1a000baa:	2800      	cmp	r0, #0
1a000bac:	d0c6      	beq.n	1a000b3c <xQueueReceive+0xb4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a000bae:	9901      	ldr	r1, [sp, #4]
1a000bb0:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000bb4:	f000 fe2e 	bl	1a001814 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000bb8:	4620      	mov	r0, r4
1a000bba:	f7ff fd6d 	bl	1a000698 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000bbe:	f000 fc5d 	bl	1a00147c <xTaskResumeAll>
1a000bc2:	2800      	cmp	r0, #0
1a000bc4:	d1ca      	bne.n	1a000b5c <xQueueReceive+0xd4>
					portYIELD_WITHIN_API();
1a000bc6:	4b05      	ldr	r3, [pc, #20]	; (1a000bdc <xQueueReceive+0x154>)
1a000bc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000bcc:	601a      	str	r2, [r3, #0]
1a000bce:	f3bf 8f4f 	dsb	sy
1a000bd2:	f3bf 8f6f 	isb	sy
1a000bd6:	e7c1      	b.n	1a000b5c <xQueueReceive+0xd4>
				return errQUEUE_EMPTY;
1a000bd8:	2000      	movs	r0, #0
1a000bda:	e78d      	b.n	1a000af8 <xQueueReceive+0x70>
1a000bdc:	e000ed04 	.word	0xe000ed04

1a000be0 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a000be0:	2300      	movs	r3, #0
1a000be2:	2b07      	cmp	r3, #7
1a000be4:	d80c      	bhi.n	1a000c00 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a000be6:	4a07      	ldr	r2, [pc, #28]	; (1a000c04 <vQueueAddToRegistry+0x24>)
1a000be8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a000bec:	b10a      	cbz	r2, 1a000bf2 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a000bee:	3301      	adds	r3, #1
1a000bf0:	e7f7      	b.n	1a000be2 <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a000bf2:	4a04      	ldr	r2, [pc, #16]	; (1a000c04 <vQueueAddToRegistry+0x24>)
1a000bf4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a000bf8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a000bfc:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a000bfe:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a000c00:	4770      	bx	lr
1a000c02:	bf00      	nop
1a000c04:	10002b80 	.word	0x10002b80

1a000c08 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a000c08:	b570      	push	{r4, r5, r6, lr}
1a000c0a:	4604      	mov	r4, r0
1a000c0c:	460d      	mov	r5, r1
1a000c0e:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a000c10:	f001 fa00 	bl	1a002014 <vPortEnterCritical>
1a000c14:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000c18:	b25b      	sxtb	r3, r3
1a000c1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000c1e:	d00d      	beq.n	1a000c3c <vQueueWaitForMessageRestricted+0x34>
1a000c20:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000c24:	b25b      	sxtb	r3, r3
1a000c26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000c2a:	d00b      	beq.n	1a000c44 <vQueueWaitForMessageRestricted+0x3c>
1a000c2c:	f001 fa14 	bl	1a002058 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a000c30:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a000c32:	b15b      	cbz	r3, 1a000c4c <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a000c34:	4620      	mov	r0, r4
1a000c36:	f7ff fd2f 	bl	1a000698 <prvUnlockQueue>
	}
1a000c3a:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a000c3c:	2300      	movs	r3, #0
1a000c3e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000c42:	e7ed      	b.n	1a000c20 <vQueueWaitForMessageRestricted+0x18>
1a000c44:	2300      	movs	r3, #0
1a000c46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000c4a:	e7ef      	b.n	1a000c2c <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a000c4c:	4632      	mov	r2, r6
1a000c4e:	4629      	mov	r1, r5
1a000c50:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000c54:	f000 fdf6 	bl	1a001844 <vTaskPlaceOnEventListRestricted>
1a000c58:	e7ec      	b.n	1a000c34 <vQueueWaitForMessageRestricted+0x2c>

1a000c5a <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000c5a:	f100 0308 	add.w	r3, r0, #8
1a000c5e:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a000c60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000c64:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000c66:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000c68:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a000c6a:	2300      	movs	r3, #0
1a000c6c:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a000c6e:	4770      	bx	lr

1a000c70 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a000c70:	2300      	movs	r3, #0
1a000c72:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a000c74:	4770      	bx	lr

1a000c76 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a000c76:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a000c78:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a000c7a:	689a      	ldr	r2, [r3, #8]
1a000c7c:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a000c7e:	689a      	ldr	r2, [r3, #8]
1a000c80:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a000c82:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a000c84:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a000c86:	6803      	ldr	r3, [r0, #0]
1a000c88:	3301      	adds	r3, #1
1a000c8a:	6003      	str	r3, [r0, #0]
}
1a000c8c:	4770      	bx	lr

1a000c8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a000c8e:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a000c90:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a000c92:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a000c96:	d002      	beq.n	1a000c9e <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000c98:	f100 0208 	add.w	r2, r0, #8
1a000c9c:	e002      	b.n	1a000ca4 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a000c9e:	6902      	ldr	r2, [r0, #16]
1a000ca0:	e004      	b.n	1a000cac <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000ca2:	461a      	mov	r2, r3
1a000ca4:	6853      	ldr	r3, [r2, #4]
1a000ca6:	681c      	ldr	r4, [r3, #0]
1a000ca8:	42ac      	cmp	r4, r5
1a000caa:	d9fa      	bls.n	1a000ca2 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a000cac:	6853      	ldr	r3, [r2, #4]
1a000cae:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a000cb0:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a000cb2:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a000cb4:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a000cb6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a000cb8:	6803      	ldr	r3, [r0, #0]
1a000cba:	3301      	adds	r3, #1
1a000cbc:	6003      	str	r3, [r0, #0]
}
1a000cbe:	bc30      	pop	{r4, r5}
1a000cc0:	4770      	bx	lr

1a000cc2 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a000cc2:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a000cc4:	6842      	ldr	r2, [r0, #4]
1a000cc6:	6881      	ldr	r1, [r0, #8]
1a000cc8:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a000cca:	6882      	ldr	r2, [r0, #8]
1a000ccc:	6841      	ldr	r1, [r0, #4]
1a000cce:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a000cd0:	685a      	ldr	r2, [r3, #4]
1a000cd2:	4282      	cmp	r2, r0
1a000cd4:	d006      	beq.n	1a000ce4 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a000cd6:	2200      	movs	r2, #0
1a000cd8:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a000cda:	681a      	ldr	r2, [r3, #0]
1a000cdc:	3a01      	subs	r2, #1
1a000cde:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a000ce0:	6818      	ldr	r0, [r3, #0]
}
1a000ce2:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a000ce4:	6882      	ldr	r2, [r0, #8]
1a000ce6:	605a      	str	r2, [r3, #4]
1a000ce8:	e7f5      	b.n	1a000cd6 <uxListRemove+0x14>
1a000cea:	Address 0x000000001a000cea is out of bounds.


1a000cec <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a000cec:	4b03      	ldr	r3, [pc, #12]	; (1a000cfc <vApplicationGetIdleTaskMemory+0x10>)
1a000cee:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a000cf0:	4b03      	ldr	r3, [pc, #12]	; (1a000d00 <vApplicationGetIdleTaskMemory+0x14>)
1a000cf2:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a000cf4:	235a      	movs	r3, #90	; 0x5a
1a000cf6:	6013      	str	r3, [r2, #0]
}
1a000cf8:	4770      	bx	lr
1a000cfa:	bf00      	nop
1a000cfc:	1000280c 	.word	0x1000280c
1a000d00:	10002104 	.word	0x10002104

1a000d04 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a000d04:	4b03      	ldr	r3, [pc, #12]	; (1a000d14 <vApplicationGetTimerTaskMemory+0x10>)
1a000d06:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a000d08:	4b03      	ldr	r3, [pc, #12]	; (1a000d18 <vApplicationGetTimerTaskMemory+0x14>)
1a000d0a:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a000d0c:	f44f 73b4 	mov.w	r3, #360	; 0x168
1a000d10:	6013      	str	r3, [r2, #0]
1a000d12:	4770      	bx	lr
1a000d14:	1000286c 	.word	0x1000286c
1a000d18:	1000226c 	.word	0x1000226c

1a000d1c <vApplicationStackOverflowHook>:
#include <FreeRTOS.h>
#include <task.h>

void vApplicationStackOverflowHook(TaskHandle_t xTask,
                                   signed char *pcTaskName)
{
1a000d1c:	e7fe      	b.n	1a000d1c <vApplicationStackOverflowHook>

1a000d1e <vApplicationMallocFailedHook>:
    while(1)
        ;
}

void vApplicationMallocFailedHook( void )
{
1a000d1e:	e7fe      	b.n	1a000d1e <vApplicationMallocFailedHook>

1a000d20 <prvTaskIsTaskSuspended>:

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
1a000d20:	b150      	cbz	r0, 1a000d38 <prvTaskIsTaskSuspended+0x18>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
1a000d22:	6941      	ldr	r1, [r0, #20]
1a000d24:	4a0c      	ldr	r2, [pc, #48]	; (1a000d58 <prvTaskIsTaskSuspended+0x38>)
1a000d26:	4291      	cmp	r1, r2
1a000d28:	d10f      	bne.n	1a000d4a <prvTaskIsTaskSuspended+0x2a>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
1a000d2a:	6a83      	ldr	r3, [r0, #40]	; 0x28
1a000d2c:	4a0b      	ldr	r2, [pc, #44]	; (1a000d5c <prvTaskIsTaskSuspended+0x3c>)
1a000d2e:	4293      	cmp	r3, r2
1a000d30:	d00d      	beq.n	1a000d4e <prvTaskIsTaskSuspended+0x2e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
1a000d32:	b173      	cbz	r3, 1a000d52 <prvTaskIsTaskSuspended+0x32>
	BaseType_t xReturn = pdFALSE;
1a000d34:	2000      	movs	r0, #0
1a000d36:	4770      	bx	lr
1a000d38:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d3c:	f383 8811 	msr	BASEPRI, r3
1a000d40:	f3bf 8f6f 	isb	sy
1a000d44:	f3bf 8f4f 	dsb	sy
1a000d48:	e7fe      	b.n	1a000d48 <prvTaskIsTaskSuspended+0x28>
1a000d4a:	2000      	movs	r0, #0
1a000d4c:	4770      	bx	lr
1a000d4e:	2000      	movs	r0, #0
1a000d50:	4770      	bx	lr
				{
					xReturn = pdTRUE;
1a000d52:	2001      	movs	r0, #1
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
1a000d54:	4770      	bx	lr
1a000d56:	bf00      	nop
1a000d58:	100029c4 	.word	0x100029c4
1a000d5c:	100029ac 	.word	0x100029ac

1a000d60 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a000d60:	4b08      	ldr	r3, [pc, #32]	; (1a000d84 <prvResetNextTaskUnblockTime+0x24>)
1a000d62:	681b      	ldr	r3, [r3, #0]
1a000d64:	681b      	ldr	r3, [r3, #0]
1a000d66:	b13b      	cbz	r3, 1a000d78 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a000d68:	4b06      	ldr	r3, [pc, #24]	; (1a000d84 <prvResetNextTaskUnblockTime+0x24>)
1a000d6a:	681b      	ldr	r3, [r3, #0]
1a000d6c:	68db      	ldr	r3, [r3, #12]
1a000d6e:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a000d70:	685a      	ldr	r2, [r3, #4]
1a000d72:	4b05      	ldr	r3, [pc, #20]	; (1a000d88 <prvResetNextTaskUnblockTime+0x28>)
1a000d74:	601a      	str	r2, [r3, #0]
	}
}
1a000d76:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
1a000d78:	4b03      	ldr	r3, [pc, #12]	; (1a000d88 <prvResetNextTaskUnblockTime+0x28>)
1a000d7a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000d7e:	601a      	str	r2, [r3, #0]
1a000d80:	4770      	bx	lr
1a000d82:	bf00      	nop
1a000d84:	100028d0 	.word	0x100028d0
1a000d88:	100029a4 	.word	0x100029a4

1a000d8c <prvInitialiseNewTask>:
{
1a000d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a000d90:	4681      	mov	r9, r0
1a000d92:	460d      	mov	r5, r1
1a000d94:	4617      	mov	r7, r2
1a000d96:	469a      	mov	sl, r3
1a000d98:	9e08      	ldr	r6, [sp, #32]
1a000d9a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a000d9e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a000da0:	0092      	lsls	r2, r2, #2
1a000da2:	21a5      	movs	r1, #165	; 0xa5
1a000da4:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a000da6:	f002 fea4 	bl	1a003af2 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a000daa:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a000dac:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a000db0:	3a01      	subs	r2, #1
1a000db2:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a000db6:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a000dba:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000dbc:	2300      	movs	r3, #0
1a000dbe:	2b0f      	cmp	r3, #15
1a000dc0:	d807      	bhi.n	1a000dd2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a000dc2:	5ce9      	ldrb	r1, [r5, r3]
1a000dc4:	18e2      	adds	r2, r4, r3
1a000dc6:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a000dca:	5cea      	ldrb	r2, [r5, r3]
1a000dcc:	b10a      	cbz	r2, 1a000dd2 <prvInitialiseNewTask+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000dce:	3301      	adds	r3, #1
1a000dd0:	e7f5      	b.n	1a000dbe <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a000dd2:	2300      	movs	r3, #0
1a000dd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a000dd8:	2e06      	cmp	r6, #6
1a000dda:	d900      	bls.n	1a000dde <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a000ddc:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a000dde:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a000de0:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a000de2:	2500      	movs	r5, #0
1a000de4:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a000de6:	1d20      	adds	r0, r4, #4
1a000de8:	f7ff ff42 	bl	1a000c70 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a000dec:	f104 0018 	add.w	r0, r4, #24
1a000df0:	f7ff ff3e 	bl	1a000c70 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a000df4:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000df6:	f1c6 0607 	rsb	r6, r6, #7
1a000dfa:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a000dfc:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a000dfe:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a000e00:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a000e04:	4652      	mov	r2, sl
1a000e06:	4649      	mov	r1, r9
1a000e08:	4638      	mov	r0, r7
1a000e0a:	f001 f8d5 	bl	1a001fb8 <pxPortInitialiseStack>
1a000e0e:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a000e10:	f1b8 0f00 	cmp.w	r8, #0
1a000e14:	d001      	beq.n	1a000e1a <prvInitialiseNewTask+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a000e16:	f8c8 4000 	str.w	r4, [r8]
}
1a000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a000e1e:	Address 0x000000001a000e1e is out of bounds.


1a000e20 <prvInitialiseTaskLists>:
{
1a000e20:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000e22:	2400      	movs	r4, #0
1a000e24:	e007      	b.n	1a000e36 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a000e26:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a000e2a:	0093      	lsls	r3, r2, #2
1a000e2c:	480e      	ldr	r0, [pc, #56]	; (1a000e68 <prvInitialiseTaskLists+0x48>)
1a000e2e:	4418      	add	r0, r3
1a000e30:	f7ff ff13 	bl	1a000c5a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000e34:	3401      	adds	r4, #1
1a000e36:	2c06      	cmp	r4, #6
1a000e38:	d9f5      	bls.n	1a000e26 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
1a000e3a:	4d0c      	ldr	r5, [pc, #48]	; (1a000e6c <prvInitialiseTaskLists+0x4c>)
1a000e3c:	4628      	mov	r0, r5
1a000e3e:	f7ff ff0c 	bl	1a000c5a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a000e42:	4c0b      	ldr	r4, [pc, #44]	; (1a000e70 <prvInitialiseTaskLists+0x50>)
1a000e44:	4620      	mov	r0, r4
1a000e46:	f7ff ff08 	bl	1a000c5a <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a000e4a:	480a      	ldr	r0, [pc, #40]	; (1a000e74 <prvInitialiseTaskLists+0x54>)
1a000e4c:	f7ff ff05 	bl	1a000c5a <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a000e50:	4809      	ldr	r0, [pc, #36]	; (1a000e78 <prvInitialiseTaskLists+0x58>)
1a000e52:	f7ff ff02 	bl	1a000c5a <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a000e56:	4809      	ldr	r0, [pc, #36]	; (1a000e7c <prvInitialiseTaskLists+0x5c>)
1a000e58:	f7ff feff 	bl	1a000c5a <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a000e5c:	4b08      	ldr	r3, [pc, #32]	; (1a000e80 <prvInitialiseTaskLists+0x60>)
1a000e5e:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a000e60:	4b08      	ldr	r3, [pc, #32]	; (1a000e84 <prvInitialiseTaskLists+0x64>)
1a000e62:	601c      	str	r4, [r3, #0]
}
1a000e64:	bd38      	pop	{r3, r4, r5, pc}
1a000e66:	bf00      	nop
1a000e68:	100028d8 	.word	0x100028d8
1a000e6c:	1000297c 	.word	0x1000297c
1a000e70:	10002990 	.word	0x10002990
1a000e74:	100029ac 	.word	0x100029ac
1a000e78:	100029d8 	.word	0x100029d8
1a000e7c:	100029c4 	.word	0x100029c4
1a000e80:	100028d0 	.word	0x100028d0
1a000e84:	100028d4 	.word	0x100028d4

1a000e88 <prvAddNewTaskToReadyList>:
{
1a000e88:	b510      	push	{r4, lr}
1a000e8a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000e8c:	f001 f8c2 	bl	1a002014 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a000e90:	4a21      	ldr	r2, [pc, #132]	; (1a000f18 <prvAddNewTaskToReadyList+0x90>)
1a000e92:	6813      	ldr	r3, [r2, #0]
1a000e94:	3301      	adds	r3, #1
1a000e96:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a000e98:	4b20      	ldr	r3, [pc, #128]	; (1a000f1c <prvAddNewTaskToReadyList+0x94>)
1a000e9a:	681b      	ldr	r3, [r3, #0]
1a000e9c:	b15b      	cbz	r3, 1a000eb6 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a000e9e:	4b20      	ldr	r3, [pc, #128]	; (1a000f20 <prvAddNewTaskToReadyList+0x98>)
1a000ea0:	681b      	ldr	r3, [r3, #0]
1a000ea2:	b96b      	cbnz	r3, 1a000ec0 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a000ea4:	4b1d      	ldr	r3, [pc, #116]	; (1a000f1c <prvAddNewTaskToReadyList+0x94>)
1a000ea6:	681b      	ldr	r3, [r3, #0]
1a000ea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a000eaa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000eac:	429a      	cmp	r2, r3
1a000eae:	d807      	bhi.n	1a000ec0 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a000eb0:	4b1a      	ldr	r3, [pc, #104]	; (1a000f1c <prvAddNewTaskToReadyList+0x94>)
1a000eb2:	601c      	str	r4, [r3, #0]
1a000eb4:	e004      	b.n	1a000ec0 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a000eb6:	4b19      	ldr	r3, [pc, #100]	; (1a000f1c <prvAddNewTaskToReadyList+0x94>)
1a000eb8:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a000eba:	6813      	ldr	r3, [r2, #0]
1a000ebc:	2b01      	cmp	r3, #1
1a000ebe:	d027      	beq.n	1a000f10 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a000ec0:	4a18      	ldr	r2, [pc, #96]	; (1a000f24 <prvAddNewTaskToReadyList+0x9c>)
1a000ec2:	6813      	ldr	r3, [r2, #0]
1a000ec4:	3301      	adds	r3, #1
1a000ec6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a000ec8:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a000eca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000ecc:	2201      	movs	r2, #1
1a000ece:	409a      	lsls	r2, r3
1a000ed0:	4915      	ldr	r1, [pc, #84]	; (1a000f28 <prvAddNewTaskToReadyList+0xa0>)
1a000ed2:	6808      	ldr	r0, [r1, #0]
1a000ed4:	4302      	orrs	r2, r0
1a000ed6:	600a      	str	r2, [r1, #0]
1a000ed8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a000edc:	009a      	lsls	r2, r3, #2
1a000ede:	1d21      	adds	r1, r4, #4
1a000ee0:	4812      	ldr	r0, [pc, #72]	; (1a000f2c <prvAddNewTaskToReadyList+0xa4>)
1a000ee2:	4410      	add	r0, r2
1a000ee4:	f7ff fec7 	bl	1a000c76 <vListInsertEnd>
	taskEXIT_CRITICAL();
1a000ee8:	f001 f8b6 	bl	1a002058 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a000eec:	4b0c      	ldr	r3, [pc, #48]	; (1a000f20 <prvAddNewTaskToReadyList+0x98>)
1a000eee:	681b      	ldr	r3, [r3, #0]
1a000ef0:	b16b      	cbz	r3, 1a000f0e <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a000ef2:	4b0a      	ldr	r3, [pc, #40]	; (1a000f1c <prvAddNewTaskToReadyList+0x94>)
1a000ef4:	681b      	ldr	r3, [r3, #0]
1a000ef6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a000ef8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000efa:	429a      	cmp	r2, r3
1a000efc:	d207      	bcs.n	1a000f0e <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a000efe:	4b0c      	ldr	r3, [pc, #48]	; (1a000f30 <prvAddNewTaskToReadyList+0xa8>)
1a000f00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000f04:	601a      	str	r2, [r3, #0]
1a000f06:	f3bf 8f4f 	dsb	sy
1a000f0a:	f3bf 8f6f 	isb	sy
}
1a000f0e:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a000f10:	f7ff ff86 	bl	1a000e20 <prvInitialiseTaskLists>
1a000f14:	e7d4      	b.n	1a000ec0 <prvAddNewTaskToReadyList+0x38>
1a000f16:	bf00      	nop
1a000f18:	10002964 	.word	0x10002964
1a000f1c:	100028cc 	.word	0x100028cc
1a000f20:	100029c0 	.word	0x100029c0
1a000f24:	10002974 	.word	0x10002974
1a000f28:	10002978 	.word	0x10002978
1a000f2c:	100028d8 	.word	0x100028d8
1a000f30:	e000ed04 	.word	0xe000ed04

1a000f34 <prvDeleteTCB>:
	{
1a000f34:	b510      	push	{r4, lr}
1a000f36:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a000f38:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a000f3c:	b933      	cbnz	r3, 1a000f4c <prvDeleteTCB+0x18>
				vPortFree( pxTCB->pxStack );
1a000f3e:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a000f40:	f7ff fb36 	bl	1a0005b0 <vPortFree>
				vPortFree( pxTCB );
1a000f44:	4620      	mov	r0, r4
1a000f46:	f7ff fb33 	bl	1a0005b0 <vPortFree>
	}
1a000f4a:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a000f4c:	2b01      	cmp	r3, #1
1a000f4e:	d00a      	beq.n	1a000f66 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a000f50:	2b02      	cmp	r3, #2
1a000f52:	d0fa      	beq.n	1a000f4a <prvDeleteTCB+0x16>
1a000f54:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f58:	f383 8811 	msr	BASEPRI, r3
1a000f5c:	f3bf 8f6f 	isb	sy
1a000f60:	f3bf 8f4f 	dsb	sy
1a000f64:	e7fe      	b.n	1a000f64 <prvDeleteTCB+0x30>
				vPortFree( pxTCB );
1a000f66:	f7ff fb23 	bl	1a0005b0 <vPortFree>
1a000f6a:	e7ee      	b.n	1a000f4a <prvDeleteTCB+0x16>

1a000f6c <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a000f6c:	4b0f      	ldr	r3, [pc, #60]	; (1a000fac <prvCheckTasksWaitingTermination+0x40>)
1a000f6e:	681b      	ldr	r3, [r3, #0]
1a000f70:	b1d3      	cbz	r3, 1a000fa8 <prvCheckTasksWaitingTermination+0x3c>
{
1a000f72:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a000f74:	f001 f84e 	bl	1a002014 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a000f78:	4b0d      	ldr	r3, [pc, #52]	; (1a000fb0 <prvCheckTasksWaitingTermination+0x44>)
1a000f7a:	68db      	ldr	r3, [r3, #12]
1a000f7c:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a000f7e:	1d20      	adds	r0, r4, #4
1a000f80:	f7ff fe9f 	bl	1a000cc2 <uxListRemove>
				--uxCurrentNumberOfTasks;
1a000f84:	4a0b      	ldr	r2, [pc, #44]	; (1a000fb4 <prvCheckTasksWaitingTermination+0x48>)
1a000f86:	6813      	ldr	r3, [r2, #0]
1a000f88:	3b01      	subs	r3, #1
1a000f8a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a000f8c:	4a07      	ldr	r2, [pc, #28]	; (1a000fac <prvCheckTasksWaitingTermination+0x40>)
1a000f8e:	6813      	ldr	r3, [r2, #0]
1a000f90:	3b01      	subs	r3, #1
1a000f92:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a000f94:	f001 f860 	bl	1a002058 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a000f98:	4620      	mov	r0, r4
1a000f9a:	f7ff ffcb 	bl	1a000f34 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a000f9e:	4b03      	ldr	r3, [pc, #12]	; (1a000fac <prvCheckTasksWaitingTermination+0x40>)
1a000fa0:	681b      	ldr	r3, [r3, #0]
1a000fa2:	2b00      	cmp	r3, #0
1a000fa4:	d1e6      	bne.n	1a000f74 <prvCheckTasksWaitingTermination+0x8>
}
1a000fa6:	bd10      	pop	{r4, pc}
1a000fa8:	4770      	bx	lr
1a000faa:	bf00      	nop
1a000fac:	10002968 	.word	0x10002968
1a000fb0:	100029d8 	.word	0x100029d8
1a000fb4:	10002964 	.word	0x10002964

1a000fb8 <prvIdleTask>:
{
1a000fb8:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a000fba:	f7ff ffd7 	bl	1a000f6c <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a000fbe:	4b06      	ldr	r3, [pc, #24]	; (1a000fd8 <prvIdleTask+0x20>)
1a000fc0:	681b      	ldr	r3, [r3, #0]
1a000fc2:	2b01      	cmp	r3, #1
1a000fc4:	d9f9      	bls.n	1a000fba <prvIdleTask+0x2>
				taskYIELD();
1a000fc6:	4b05      	ldr	r3, [pc, #20]	; (1a000fdc <prvIdleTask+0x24>)
1a000fc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000fcc:	601a      	str	r2, [r3, #0]
1a000fce:	f3bf 8f4f 	dsb	sy
1a000fd2:	f3bf 8f6f 	isb	sy
1a000fd6:	e7f0      	b.n	1a000fba <prvIdleTask+0x2>
1a000fd8:	100028d8 	.word	0x100028d8
1a000fdc:	e000ed04 	.word	0xe000ed04

1a000fe0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a000fe0:	b570      	push	{r4, r5, r6, lr}
1a000fe2:	4604      	mov	r4, r0
1a000fe4:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a000fe6:	4b1d      	ldr	r3, [pc, #116]	; (1a00105c <prvAddCurrentTaskToDelayedList+0x7c>)
1a000fe8:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a000fea:	4b1d      	ldr	r3, [pc, #116]	; (1a001060 <prvAddCurrentTaskToDelayedList+0x80>)
1a000fec:	6818      	ldr	r0, [r3, #0]
1a000fee:	3004      	adds	r0, #4
1a000ff0:	f7ff fe67 	bl	1a000cc2 <uxListRemove>
1a000ff4:	b950      	cbnz	r0, 1a00100c <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a000ff6:	4b1a      	ldr	r3, [pc, #104]	; (1a001060 <prvAddCurrentTaskToDelayedList+0x80>)
1a000ff8:	681b      	ldr	r3, [r3, #0]
1a000ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a000ffc:	2301      	movs	r3, #1
1a000ffe:	fa03 f202 	lsl.w	r2, r3, r2
1a001002:	4918      	ldr	r1, [pc, #96]	; (1a001064 <prvAddCurrentTaskToDelayedList+0x84>)
1a001004:	680b      	ldr	r3, [r1, #0]
1a001006:	ea23 0302 	bic.w	r3, r3, r2
1a00100a:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a00100c:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
1a001010:	d013      	beq.n	1a00103a <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a001012:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a001014:	4b12      	ldr	r3, [pc, #72]	; (1a001060 <prvAddCurrentTaskToDelayedList+0x80>)
1a001016:	681b      	ldr	r3, [r3, #0]
1a001018:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a00101a:	42a5      	cmp	r5, r4
1a00101c:	d816      	bhi.n	1a00104c <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a00101e:	4b12      	ldr	r3, [pc, #72]	; (1a001068 <prvAddCurrentTaskToDelayedList+0x88>)
1a001020:	6818      	ldr	r0, [r3, #0]
1a001022:	4b0f      	ldr	r3, [pc, #60]	; (1a001060 <prvAddCurrentTaskToDelayedList+0x80>)
1a001024:	6819      	ldr	r1, [r3, #0]
1a001026:	3104      	adds	r1, #4
1a001028:	f7ff fe31 	bl	1a000c8e <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
1a00102c:	4b0f      	ldr	r3, [pc, #60]	; (1a00106c <prvAddCurrentTaskToDelayedList+0x8c>)
1a00102e:	681b      	ldr	r3, [r3, #0]
1a001030:	42a3      	cmp	r3, r4
1a001032:	d912      	bls.n	1a00105a <prvAddCurrentTaskToDelayedList+0x7a>
				{
					xNextTaskUnblockTime = xTimeToWake;
1a001034:	4b0d      	ldr	r3, [pc, #52]	; (1a00106c <prvAddCurrentTaskToDelayedList+0x8c>)
1a001036:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a001038:	e00f      	b.n	1a00105a <prvAddCurrentTaskToDelayedList+0x7a>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a00103a:	2e00      	cmp	r6, #0
1a00103c:	d0e9      	beq.n	1a001012 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a00103e:	4b08      	ldr	r3, [pc, #32]	; (1a001060 <prvAddCurrentTaskToDelayedList+0x80>)
1a001040:	6819      	ldr	r1, [r3, #0]
1a001042:	3104      	adds	r1, #4
1a001044:	480a      	ldr	r0, [pc, #40]	; (1a001070 <prvAddCurrentTaskToDelayedList+0x90>)
1a001046:	f7ff fe16 	bl	1a000c76 <vListInsertEnd>
1a00104a:	e006      	b.n	1a00105a <prvAddCurrentTaskToDelayedList+0x7a>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a00104c:	4b09      	ldr	r3, [pc, #36]	; (1a001074 <prvAddCurrentTaskToDelayedList+0x94>)
1a00104e:	6818      	ldr	r0, [r3, #0]
1a001050:	4b03      	ldr	r3, [pc, #12]	; (1a001060 <prvAddCurrentTaskToDelayedList+0x80>)
1a001052:	6819      	ldr	r1, [r3, #0]
1a001054:	3104      	adds	r1, #4
1a001056:	f7ff fe1a 	bl	1a000c8e <vListInsert>
}
1a00105a:	bd70      	pop	{r4, r5, r6, pc}
1a00105c:	100029ec 	.word	0x100029ec
1a001060:	100028cc 	.word	0x100028cc
1a001064:	10002978 	.word	0x10002978
1a001068:	100028d0 	.word	0x100028d0
1a00106c:	100029a4 	.word	0x100029a4
1a001070:	100029c4 	.word	0x100029c4
1a001074:	100028d4 	.word	0x100028d4

1a001078 <xTaskCreateStatic>:
	{
1a001078:	b570      	push	{r4, r5, r6, lr}
1a00107a:	b086      	sub	sp, #24
1a00107c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a00107e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
1a001080:	b945      	cbnz	r5, 1a001094 <xTaskCreateStatic+0x1c>
1a001082:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001086:	f383 8811 	msr	BASEPRI, r3
1a00108a:	f3bf 8f6f 	isb	sy
1a00108e:	f3bf 8f4f 	dsb	sy
1a001092:	e7fe      	b.n	1a001092 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
1a001094:	b944      	cbnz	r4, 1a0010a8 <xTaskCreateStatic+0x30>
1a001096:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00109a:	f383 8811 	msr	BASEPRI, r3
1a00109e:	f3bf 8f6f 	isb	sy
1a0010a2:	f3bf 8f4f 	dsb	sy
1a0010a6:	e7fe      	b.n	1a0010a6 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
1a0010a8:	2660      	movs	r6, #96	; 0x60
1a0010aa:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a0010ac:	9e04      	ldr	r6, [sp, #16]
1a0010ae:	2e60      	cmp	r6, #96	; 0x60
1a0010b0:	d008      	beq.n	1a0010c4 <xTaskCreateStatic+0x4c>
1a0010b2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010b6:	f383 8811 	msr	BASEPRI, r3
1a0010ba:	f3bf 8f6f 	isb	sy
1a0010be:	f3bf 8f4f 	dsb	sy
1a0010c2:	e7fe      	b.n	1a0010c2 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a0010c4:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a0010c6:	2502      	movs	r5, #2
1a0010c8:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a0010cc:	2500      	movs	r5, #0
1a0010ce:	9503      	str	r5, [sp, #12]
1a0010d0:	9402      	str	r4, [sp, #8]
1a0010d2:	ad05      	add	r5, sp, #20
1a0010d4:	9501      	str	r5, [sp, #4]
1a0010d6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a0010d8:	9500      	str	r5, [sp, #0]
1a0010da:	f7ff fe57 	bl	1a000d8c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a0010de:	4620      	mov	r0, r4
1a0010e0:	f7ff fed2 	bl	1a000e88 <prvAddNewTaskToReadyList>
	}
1a0010e4:	9805      	ldr	r0, [sp, #20]
1a0010e6:	b006      	add	sp, #24
1a0010e8:	bd70      	pop	{r4, r5, r6, pc}

1a0010ea <xTaskCreate>:
	{
1a0010ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a0010ee:	b085      	sub	sp, #20
1a0010f0:	4607      	mov	r7, r0
1a0010f2:	4688      	mov	r8, r1
1a0010f4:	4615      	mov	r5, r2
1a0010f6:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0010f8:	0090      	lsls	r0, r2, #2
1a0010fa:	f7ff fa21 	bl	1a000540 <pvPortMalloc>
			if( pxStack != NULL )
1a0010fe:	b308      	cbz	r0, 1a001144 <xTaskCreate+0x5a>
1a001100:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a001102:	2060      	movs	r0, #96	; 0x60
1a001104:	f7ff fa1c 	bl	1a000540 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a001108:	4604      	mov	r4, r0
1a00110a:	b1b8      	cbz	r0, 1a00113c <xTaskCreate+0x52>
					pxNewTCB->pxStack = pxStack;
1a00110c:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a00110e:	b1e4      	cbz	r4, 1a00114a <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a001110:	2300      	movs	r3, #0
1a001112:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a001116:	9303      	str	r3, [sp, #12]
1a001118:	9402      	str	r4, [sp, #8]
1a00111a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a00111c:	9301      	str	r3, [sp, #4]
1a00111e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a001120:	9300      	str	r3, [sp, #0]
1a001122:	464b      	mov	r3, r9
1a001124:	462a      	mov	r2, r5
1a001126:	4641      	mov	r1, r8
1a001128:	4638      	mov	r0, r7
1a00112a:	f7ff fe2f 	bl	1a000d8c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a00112e:	4620      	mov	r0, r4
1a001130:	f7ff feaa 	bl	1a000e88 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a001134:	2001      	movs	r0, #1
	}
1a001136:	b005      	add	sp, #20
1a001138:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
1a00113c:	4630      	mov	r0, r6
1a00113e:	f7ff fa37 	bl	1a0005b0 <vPortFree>
1a001142:	e7e4      	b.n	1a00110e <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a001144:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a001148:	e7f5      	b.n	1a001136 <xTaskCreate+0x4c>
1a00114a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
1a00114e:	e7f2      	b.n	1a001136 <xTaskCreate+0x4c>

1a001150 <vTaskDelete>:
	{
1a001150:	b538      	push	{r3, r4, r5, lr}
1a001152:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
1a001154:	f000 ff5e 	bl	1a002014 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
1a001158:	2c00      	cmp	r4, #0
1a00115a:	d034      	beq.n	1a0011c6 <vTaskDelete+0x76>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a00115c:	1d25      	adds	r5, r4, #4
1a00115e:	4628      	mov	r0, r5
1a001160:	f7ff fdaf 	bl	1a000cc2 <uxListRemove>
1a001164:	b970      	cbnz	r0, 1a001184 <vTaskDelete+0x34>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001166:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001168:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a00116c:	008b      	lsls	r3, r1, #2
1a00116e:	4926      	ldr	r1, [pc, #152]	; (1a001208 <vTaskDelete+0xb8>)
1a001170:	58cb      	ldr	r3, [r1, r3]
1a001172:	b93b      	cbnz	r3, 1a001184 <vTaskDelete+0x34>
1a001174:	2301      	movs	r3, #1
1a001176:	fa03 f202 	lsl.w	r2, r3, r2
1a00117a:	4924      	ldr	r1, [pc, #144]	; (1a00120c <vTaskDelete+0xbc>)
1a00117c:	680b      	ldr	r3, [r1, #0]
1a00117e:	ea23 0302 	bic.w	r3, r3, r2
1a001182:	600b      	str	r3, [r1, #0]
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a001184:	6aa3      	ldr	r3, [r4, #40]	; 0x28
1a001186:	b11b      	cbz	r3, 1a001190 <vTaskDelete+0x40>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001188:	f104 0018 	add.w	r0, r4, #24
1a00118c:	f7ff fd99 	bl	1a000cc2 <uxListRemove>
			uxTaskNumber++;
1a001190:	4a1f      	ldr	r2, [pc, #124]	; (1a001210 <vTaskDelete+0xc0>)
1a001192:	6813      	ldr	r3, [r2, #0]
1a001194:	3301      	adds	r3, #1
1a001196:	6013      	str	r3, [r2, #0]
			if( pxTCB == pxCurrentTCB )
1a001198:	4b1e      	ldr	r3, [pc, #120]	; (1a001214 <vTaskDelete+0xc4>)
1a00119a:	681b      	ldr	r3, [r3, #0]
1a00119c:	42a3      	cmp	r3, r4
1a00119e:	d015      	beq.n	1a0011cc <vTaskDelete+0x7c>
				--uxCurrentNumberOfTasks;
1a0011a0:	4a1d      	ldr	r2, [pc, #116]	; (1a001218 <vTaskDelete+0xc8>)
1a0011a2:	6813      	ldr	r3, [r2, #0]
1a0011a4:	3b01      	subs	r3, #1
1a0011a6:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
1a0011a8:	4620      	mov	r0, r4
1a0011aa:	f7ff fec3 	bl	1a000f34 <prvDeleteTCB>
				prvResetNextTaskUnblockTime();
1a0011ae:	f7ff fdd7 	bl	1a000d60 <prvResetNextTaskUnblockTime>
		taskEXIT_CRITICAL();
1a0011b2:	f000 ff51 	bl	1a002058 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
1a0011b6:	4b19      	ldr	r3, [pc, #100]	; (1a00121c <vTaskDelete+0xcc>)
1a0011b8:	681b      	ldr	r3, [r3, #0]
1a0011ba:	b11b      	cbz	r3, 1a0011c4 <vTaskDelete+0x74>
			if( pxTCB == pxCurrentTCB )
1a0011bc:	4b15      	ldr	r3, [pc, #84]	; (1a001214 <vTaskDelete+0xc4>)
1a0011be:	681b      	ldr	r3, [r3, #0]
1a0011c0:	42a3      	cmp	r3, r4
1a0011c2:	d00c      	beq.n	1a0011de <vTaskDelete+0x8e>
	}
1a0011c4:	bd38      	pop	{r3, r4, r5, pc}
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
1a0011c6:	4b13      	ldr	r3, [pc, #76]	; (1a001214 <vTaskDelete+0xc4>)
1a0011c8:	681c      	ldr	r4, [r3, #0]
1a0011ca:	e7c7      	b.n	1a00115c <vTaskDelete+0xc>
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
1a0011cc:	4629      	mov	r1, r5
1a0011ce:	4814      	ldr	r0, [pc, #80]	; (1a001220 <vTaskDelete+0xd0>)
1a0011d0:	f7ff fd51 	bl	1a000c76 <vListInsertEnd>
				++uxDeletedTasksWaitingCleanUp;
1a0011d4:	4a13      	ldr	r2, [pc, #76]	; (1a001224 <vTaskDelete+0xd4>)
1a0011d6:	6813      	ldr	r3, [r2, #0]
1a0011d8:	3301      	adds	r3, #1
1a0011da:	6013      	str	r3, [r2, #0]
1a0011dc:	e7e9      	b.n	1a0011b2 <vTaskDelete+0x62>
				configASSERT( uxSchedulerSuspended == 0 );
1a0011de:	4b12      	ldr	r3, [pc, #72]	; (1a001228 <vTaskDelete+0xd8>)
1a0011e0:	681b      	ldr	r3, [r3, #0]
1a0011e2:	b143      	cbz	r3, 1a0011f6 <vTaskDelete+0xa6>
1a0011e4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0011e8:	f383 8811 	msr	BASEPRI, r3
1a0011ec:	f3bf 8f6f 	isb	sy
1a0011f0:	f3bf 8f4f 	dsb	sy
1a0011f4:	e7fe      	b.n	1a0011f4 <vTaskDelete+0xa4>
				portYIELD_WITHIN_API();
1a0011f6:	4b0d      	ldr	r3, [pc, #52]	; (1a00122c <vTaskDelete+0xdc>)
1a0011f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0011fc:	601a      	str	r2, [r3, #0]
1a0011fe:	f3bf 8f4f 	dsb	sy
1a001202:	f3bf 8f6f 	isb	sy
	}
1a001206:	e7dd      	b.n	1a0011c4 <vTaskDelete+0x74>
1a001208:	100028d8 	.word	0x100028d8
1a00120c:	10002978 	.word	0x10002978
1a001210:	10002974 	.word	0x10002974
1a001214:	100028cc 	.word	0x100028cc
1a001218:	10002964 	.word	0x10002964
1a00121c:	100029c0 	.word	0x100029c0
1a001220:	100029d8 	.word	0x100029d8
1a001224:	10002968 	.word	0x10002968
1a001228:	10002970 	.word	0x10002970
1a00122c:	e000ed04 	.word	0xe000ed04

1a001230 <vTaskResume>:
	{
1a001230:	b538      	push	{r3, r4, r5, lr}
		configASSERT( xTaskToResume );
1a001232:	b168      	cbz	r0, 1a001250 <vTaskResume+0x20>
1a001234:	4604      	mov	r4, r0
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
1a001236:	4b1b      	ldr	r3, [pc, #108]	; (1a0012a4 <vTaskResume+0x74>)
1a001238:	681b      	ldr	r3, [r3, #0]
1a00123a:	4283      	cmp	r3, r0
1a00123c:	d007      	beq.n	1a00124e <vTaskResume+0x1e>
			taskENTER_CRITICAL();
1a00123e:	f000 fee9 	bl	1a002014 <vPortEnterCritical>
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
1a001242:	4620      	mov	r0, r4
1a001244:	f7ff fd6c 	bl	1a000d20 <prvTaskIsTaskSuspended>
1a001248:	b958      	cbnz	r0, 1a001262 <vTaskResume+0x32>
			taskEXIT_CRITICAL();
1a00124a:	f000 ff05 	bl	1a002058 <vPortExitCritical>
	}
1a00124e:	bd38      	pop	{r3, r4, r5, pc}
1a001250:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001254:	f383 8811 	msr	BASEPRI, r3
1a001258:	f3bf 8f6f 	isb	sy
1a00125c:	f3bf 8f4f 	dsb	sy
1a001260:	e7fe      	b.n	1a001260 <vTaskResume+0x30>
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
1a001262:	1d25      	adds	r5, r4, #4
1a001264:	4628      	mov	r0, r5
1a001266:	f7ff fd2c 	bl	1a000cc2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a00126a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00126c:	2301      	movs	r3, #1
1a00126e:	4093      	lsls	r3, r2
1a001270:	490d      	ldr	r1, [pc, #52]	; (1a0012a8 <vTaskResume+0x78>)
1a001272:	6808      	ldr	r0, [r1, #0]
1a001274:	4303      	orrs	r3, r0
1a001276:	600b      	str	r3, [r1, #0]
1a001278:	4629      	mov	r1, r5
1a00127a:	4b0c      	ldr	r3, [pc, #48]	; (1a0012ac <vTaskResume+0x7c>)
1a00127c:	2014      	movs	r0, #20
1a00127e:	fb00 3002 	mla	r0, r0, r2, r3
1a001282:	f7ff fcf8 	bl	1a000c76 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001286:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001288:	4b06      	ldr	r3, [pc, #24]	; (1a0012a4 <vTaskResume+0x74>)
1a00128a:	681b      	ldr	r3, [r3, #0]
1a00128c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00128e:	429a      	cmp	r2, r3
1a001290:	d3db      	bcc.n	1a00124a <vTaskResume+0x1a>
						taskYIELD_IF_USING_PREEMPTION();
1a001292:	4b07      	ldr	r3, [pc, #28]	; (1a0012b0 <vTaskResume+0x80>)
1a001294:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001298:	601a      	str	r2, [r3, #0]
1a00129a:	f3bf 8f4f 	dsb	sy
1a00129e:	f3bf 8f6f 	isb	sy
1a0012a2:	e7d2      	b.n	1a00124a <vTaskResume+0x1a>
1a0012a4:	100028cc 	.word	0x100028cc
1a0012a8:	10002978 	.word	0x10002978
1a0012ac:	100028d8 	.word	0x100028d8
1a0012b0:	e000ed04 	.word	0xe000ed04

1a0012b4 <vTaskStartScheduler>:
{
1a0012b4:	b510      	push	{r4, lr}
1a0012b6:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a0012b8:	2400      	movs	r4, #0
1a0012ba:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a0012bc:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a0012be:	aa07      	add	r2, sp, #28
1a0012c0:	a906      	add	r1, sp, #24
1a0012c2:	a805      	add	r0, sp, #20
1a0012c4:	f7ff fd12 	bl	1a000cec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a0012c8:	9b05      	ldr	r3, [sp, #20]
1a0012ca:	9302      	str	r3, [sp, #8]
1a0012cc:	9b06      	ldr	r3, [sp, #24]
1a0012ce:	9301      	str	r3, [sp, #4]
1a0012d0:	9400      	str	r4, [sp, #0]
1a0012d2:	4623      	mov	r3, r4
1a0012d4:	9a07      	ldr	r2, [sp, #28]
1a0012d6:	4917      	ldr	r1, [pc, #92]	; (1a001334 <vTaskStartScheduler+0x80>)
1a0012d8:	4817      	ldr	r0, [pc, #92]	; (1a001338 <vTaskStartScheduler+0x84>)
1a0012da:	f7ff fecd 	bl	1a001078 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
1a0012de:	b140      	cbz	r0, 1a0012f2 <vTaskStartScheduler+0x3e>
			xReturn = xTimerCreateTimerTask();
1a0012e0:	f000 fc58 	bl	1a001b94 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
1a0012e4:	2801      	cmp	r0, #1
1a0012e6:	d006      	beq.n	1a0012f6 <vTaskStartScheduler+0x42>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a0012e8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0012ec:	d018      	beq.n	1a001320 <vTaskStartScheduler+0x6c>
}
1a0012ee:	b008      	add	sp, #32
1a0012f0:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
1a0012f2:	2000      	movs	r0, #0
1a0012f4:	e7f6      	b.n	1a0012e4 <vTaskStartScheduler+0x30>
1a0012f6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0012fa:	f383 8811 	msr	BASEPRI, r3
1a0012fe:	f3bf 8f6f 	isb	sy
1a001302:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a001306:	4b0d      	ldr	r3, [pc, #52]	; (1a00133c <vTaskStartScheduler+0x88>)
1a001308:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00130c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a00130e:	4b0c      	ldr	r3, [pc, #48]	; (1a001340 <vTaskStartScheduler+0x8c>)
1a001310:	2201      	movs	r2, #1
1a001312:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a001314:	4b0b      	ldr	r3, [pc, #44]	; (1a001344 <vTaskStartScheduler+0x90>)
1a001316:	2200      	movs	r2, #0
1a001318:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a00131a:	f000 ff1d 	bl	1a002158 <xPortStartScheduler>
1a00131e:	e7e6      	b.n	1a0012ee <vTaskStartScheduler+0x3a>
1a001320:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001324:	f383 8811 	msr	BASEPRI, r3
1a001328:	f3bf 8f6f 	isb	sy
1a00132c:	f3bf 8f4f 	dsb	sy
1a001330:	e7fe      	b.n	1a001330 <vTaskStartScheduler+0x7c>
1a001332:	bf00      	nop
1a001334:	1a004698 	.word	0x1a004698
1a001338:	1a000fb9 	.word	0x1a000fb9
1a00133c:	100029a4 	.word	0x100029a4
1a001340:	100029c0 	.word	0x100029c0
1a001344:	100029ec 	.word	0x100029ec

1a001348 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a001348:	4a02      	ldr	r2, [pc, #8]	; (1a001354 <vTaskSuspendAll+0xc>)
1a00134a:	6813      	ldr	r3, [r2, #0]
1a00134c:	3301      	adds	r3, #1
1a00134e:	6013      	str	r3, [r2, #0]
}
1a001350:	4770      	bx	lr
1a001352:	bf00      	nop
1a001354:	10002970 	.word	0x10002970

1a001358 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a001358:	4b01      	ldr	r3, [pc, #4]	; (1a001360 <xTaskGetTickCount+0x8>)
1a00135a:	6818      	ldr	r0, [r3, #0]
}
1a00135c:	4770      	bx	lr
1a00135e:	bf00      	nop
1a001360:	100029ec 	.word	0x100029ec

1a001364 <xTaskIncrementTick>:
{
1a001364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001366:	4b3a      	ldr	r3, [pc, #232]	; (1a001450 <xTaskIncrementTick+0xec>)
1a001368:	681b      	ldr	r3, [r3, #0]
1a00136a:	2b00      	cmp	r3, #0
1a00136c:	d164      	bne.n	1a001438 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a00136e:	4b39      	ldr	r3, [pc, #228]	; (1a001454 <xTaskIncrementTick+0xf0>)
1a001370:	681d      	ldr	r5, [r3, #0]
1a001372:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a001374:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a001376:	b9c5      	cbnz	r5, 1a0013aa <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a001378:	4b37      	ldr	r3, [pc, #220]	; (1a001458 <xTaskIncrementTick+0xf4>)
1a00137a:	681b      	ldr	r3, [r3, #0]
1a00137c:	681b      	ldr	r3, [r3, #0]
1a00137e:	b143      	cbz	r3, 1a001392 <xTaskIncrementTick+0x2e>
1a001380:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001384:	f383 8811 	msr	BASEPRI, r3
1a001388:	f3bf 8f6f 	isb	sy
1a00138c:	f3bf 8f4f 	dsb	sy
1a001390:	e7fe      	b.n	1a001390 <xTaskIncrementTick+0x2c>
1a001392:	4a31      	ldr	r2, [pc, #196]	; (1a001458 <xTaskIncrementTick+0xf4>)
1a001394:	6811      	ldr	r1, [r2, #0]
1a001396:	4b31      	ldr	r3, [pc, #196]	; (1a00145c <xTaskIncrementTick+0xf8>)
1a001398:	6818      	ldr	r0, [r3, #0]
1a00139a:	6010      	str	r0, [r2, #0]
1a00139c:	6019      	str	r1, [r3, #0]
1a00139e:	4a30      	ldr	r2, [pc, #192]	; (1a001460 <xTaskIncrementTick+0xfc>)
1a0013a0:	6813      	ldr	r3, [r2, #0]
1a0013a2:	3301      	adds	r3, #1
1a0013a4:	6013      	str	r3, [r2, #0]
1a0013a6:	f7ff fcdb 	bl	1a000d60 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a0013aa:	4b2e      	ldr	r3, [pc, #184]	; (1a001464 <xTaskIncrementTick+0x100>)
1a0013ac:	681b      	ldr	r3, [r3, #0]
1a0013ae:	42ab      	cmp	r3, r5
1a0013b0:	d938      	bls.n	1a001424 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a0013b2:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a0013b4:	4b2c      	ldr	r3, [pc, #176]	; (1a001468 <xTaskIncrementTick+0x104>)
1a0013b6:	681b      	ldr	r3, [r3, #0]
1a0013b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0013ba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0013be:	009a      	lsls	r2, r3, #2
1a0013c0:	4b2a      	ldr	r3, [pc, #168]	; (1a00146c <xTaskIncrementTick+0x108>)
1a0013c2:	589b      	ldr	r3, [r3, r2]
1a0013c4:	2b01      	cmp	r3, #1
1a0013c6:	d93c      	bls.n	1a001442 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a0013c8:	2401      	movs	r4, #1
1a0013ca:	e03a      	b.n	1a001442 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a0013cc:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a0013ce:	4b22      	ldr	r3, [pc, #136]	; (1a001458 <xTaskIncrementTick+0xf4>)
1a0013d0:	681b      	ldr	r3, [r3, #0]
1a0013d2:	681b      	ldr	r3, [r3, #0]
1a0013d4:	b343      	cbz	r3, 1a001428 <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a0013d6:	4b20      	ldr	r3, [pc, #128]	; (1a001458 <xTaskIncrementTick+0xf4>)
1a0013d8:	681b      	ldr	r3, [r3, #0]
1a0013da:	68db      	ldr	r3, [r3, #12]
1a0013dc:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a0013de:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a0013e0:	429d      	cmp	r5, r3
1a0013e2:	d326      	bcc.n	1a001432 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0013e4:	1d37      	adds	r7, r6, #4
1a0013e6:	4638      	mov	r0, r7
1a0013e8:	f7ff fc6b 	bl	1a000cc2 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a0013ec:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a0013ee:	b11b      	cbz	r3, 1a0013f8 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a0013f0:	f106 0018 	add.w	r0, r6, #24
1a0013f4:	f7ff fc65 	bl	1a000cc2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a0013f8:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a0013fa:	2201      	movs	r2, #1
1a0013fc:	409a      	lsls	r2, r3
1a0013fe:	491c      	ldr	r1, [pc, #112]	; (1a001470 <xTaskIncrementTick+0x10c>)
1a001400:	6808      	ldr	r0, [r1, #0]
1a001402:	4302      	orrs	r2, r0
1a001404:	600a      	str	r2, [r1, #0]
1a001406:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00140a:	009a      	lsls	r2, r3, #2
1a00140c:	4639      	mov	r1, r7
1a00140e:	4817      	ldr	r0, [pc, #92]	; (1a00146c <xTaskIncrementTick+0x108>)
1a001410:	4410      	add	r0, r2
1a001412:	f7ff fc30 	bl	1a000c76 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001416:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a001418:	4b13      	ldr	r3, [pc, #76]	; (1a001468 <xTaskIncrementTick+0x104>)
1a00141a:	681b      	ldr	r3, [r3, #0]
1a00141c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00141e:	429a      	cmp	r2, r3
1a001420:	d2d4      	bcs.n	1a0013cc <xTaskIncrementTick+0x68>
1a001422:	e7d4      	b.n	1a0013ce <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a001424:	2400      	movs	r4, #0
1a001426:	e7d2      	b.n	1a0013ce <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001428:	4b0e      	ldr	r3, [pc, #56]	; (1a001464 <xTaskIncrementTick+0x100>)
1a00142a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00142e:	601a      	str	r2, [r3, #0]
					break;
1a001430:	e7c0      	b.n	1a0013b4 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a001432:	4a0c      	ldr	r2, [pc, #48]	; (1a001464 <xTaskIncrementTick+0x100>)
1a001434:	6013      	str	r3, [r2, #0]
						break;
1a001436:	e7bd      	b.n	1a0013b4 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a001438:	4a0e      	ldr	r2, [pc, #56]	; (1a001474 <xTaskIncrementTick+0x110>)
1a00143a:	6813      	ldr	r3, [r2, #0]
1a00143c:	3301      	adds	r3, #1
1a00143e:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a001440:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a001442:	4b0d      	ldr	r3, [pc, #52]	; (1a001478 <xTaskIncrementTick+0x114>)
1a001444:	681b      	ldr	r3, [r3, #0]
1a001446:	b103      	cbz	r3, 1a00144a <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a001448:	2401      	movs	r4, #1
}
1a00144a:	4620      	mov	r0, r4
1a00144c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00144e:	bf00      	nop
1a001450:	10002970 	.word	0x10002970
1a001454:	100029ec 	.word	0x100029ec
1a001458:	100028d0 	.word	0x100028d0
1a00145c:	100028d4 	.word	0x100028d4
1a001460:	100029a8 	.word	0x100029a8
1a001464:	100029a4 	.word	0x100029a4
1a001468:	100028cc 	.word	0x100028cc
1a00146c:	100028d8 	.word	0x100028d8
1a001470:	10002978 	.word	0x10002978
1a001474:	1000296c 	.word	0x1000296c
1a001478:	100029f0 	.word	0x100029f0

1a00147c <xTaskResumeAll>:
{
1a00147c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a00147e:	4b33      	ldr	r3, [pc, #204]	; (1a00154c <xTaskResumeAll+0xd0>)
1a001480:	681b      	ldr	r3, [r3, #0]
1a001482:	b943      	cbnz	r3, 1a001496 <xTaskResumeAll+0x1a>
1a001484:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001488:	f383 8811 	msr	BASEPRI, r3
1a00148c:	f3bf 8f6f 	isb	sy
1a001490:	f3bf 8f4f 	dsb	sy
1a001494:	e7fe      	b.n	1a001494 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a001496:	f000 fdbd 	bl	1a002014 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a00149a:	4b2c      	ldr	r3, [pc, #176]	; (1a00154c <xTaskResumeAll+0xd0>)
1a00149c:	681a      	ldr	r2, [r3, #0]
1a00149e:	3a01      	subs	r2, #1
1a0014a0:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0014a2:	681b      	ldr	r3, [r3, #0]
1a0014a4:	2b00      	cmp	r3, #0
1a0014a6:	d14d      	bne.n	1a001544 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a0014a8:	4b29      	ldr	r3, [pc, #164]	; (1a001550 <xTaskResumeAll+0xd4>)
1a0014aa:	681b      	ldr	r3, [r3, #0]
1a0014ac:	b923      	cbnz	r3, 1a0014b8 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
1a0014ae:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a0014b0:	f000 fdd2 	bl	1a002058 <vPortExitCritical>
}
1a0014b4:	4620      	mov	r0, r4
1a0014b6:	bd38      	pop	{r3, r4, r5, pc}
TCB_t *pxTCB = NULL;
1a0014b8:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a0014ba:	4b26      	ldr	r3, [pc, #152]	; (1a001554 <xTaskResumeAll+0xd8>)
1a0014bc:	681b      	ldr	r3, [r3, #0]
1a0014be:	b31b      	cbz	r3, 1a001508 <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a0014c0:	4b24      	ldr	r3, [pc, #144]	; (1a001554 <xTaskResumeAll+0xd8>)
1a0014c2:	68db      	ldr	r3, [r3, #12]
1a0014c4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a0014c6:	f104 0018 	add.w	r0, r4, #24
1a0014ca:	f7ff fbfa 	bl	1a000cc2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0014ce:	1d25      	adds	r5, r4, #4
1a0014d0:	4628      	mov	r0, r5
1a0014d2:	f7ff fbf6 	bl	1a000cc2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a0014d6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0014d8:	2201      	movs	r2, #1
1a0014da:	409a      	lsls	r2, r3
1a0014dc:	491e      	ldr	r1, [pc, #120]	; (1a001558 <xTaskResumeAll+0xdc>)
1a0014de:	6808      	ldr	r0, [r1, #0]
1a0014e0:	4302      	orrs	r2, r0
1a0014e2:	600a      	str	r2, [r1, #0]
1a0014e4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0014e8:	009a      	lsls	r2, r3, #2
1a0014ea:	4629      	mov	r1, r5
1a0014ec:	481b      	ldr	r0, [pc, #108]	; (1a00155c <xTaskResumeAll+0xe0>)
1a0014ee:	4410      	add	r0, r2
1a0014f0:	f7ff fbc1 	bl	1a000c76 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a0014f4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0014f6:	4b1a      	ldr	r3, [pc, #104]	; (1a001560 <xTaskResumeAll+0xe4>)
1a0014f8:	681b      	ldr	r3, [r3, #0]
1a0014fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0014fc:	429a      	cmp	r2, r3
1a0014fe:	d3dc      	bcc.n	1a0014ba <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
1a001500:	4b18      	ldr	r3, [pc, #96]	; (1a001564 <xTaskResumeAll+0xe8>)
1a001502:	2201      	movs	r2, #1
1a001504:	601a      	str	r2, [r3, #0]
1a001506:	e7d8      	b.n	1a0014ba <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
1a001508:	b10c      	cbz	r4, 1a00150e <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
1a00150a:	f7ff fc29 	bl	1a000d60 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a00150e:	4b16      	ldr	r3, [pc, #88]	; (1a001568 <xTaskResumeAll+0xec>)
1a001510:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a001512:	b154      	cbz	r4, 1a00152a <xTaskResumeAll+0xae>
							if( xTaskIncrementTick() != pdFALSE )
1a001514:	f7ff ff26 	bl	1a001364 <xTaskIncrementTick>
1a001518:	b110      	cbz	r0, 1a001520 <xTaskResumeAll+0xa4>
								xYieldPending = pdTRUE;
1a00151a:	4b12      	ldr	r3, [pc, #72]	; (1a001564 <xTaskResumeAll+0xe8>)
1a00151c:	2201      	movs	r2, #1
1a00151e:	601a      	str	r2, [r3, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a001520:	3c01      	subs	r4, #1
1a001522:	d1f7      	bne.n	1a001514 <xTaskResumeAll+0x98>
						uxPendedTicks = 0;
1a001524:	4b10      	ldr	r3, [pc, #64]	; (1a001568 <xTaskResumeAll+0xec>)
1a001526:	2200      	movs	r2, #0
1a001528:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
1a00152a:	4b0e      	ldr	r3, [pc, #56]	; (1a001564 <xTaskResumeAll+0xe8>)
1a00152c:	681b      	ldr	r3, [r3, #0]
1a00152e:	b15b      	cbz	r3, 1a001548 <xTaskResumeAll+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
1a001530:	4b0e      	ldr	r3, [pc, #56]	; (1a00156c <xTaskResumeAll+0xf0>)
1a001532:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001536:	601a      	str	r2, [r3, #0]
1a001538:	f3bf 8f4f 	dsb	sy
1a00153c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a001540:	2401      	movs	r4, #1
1a001542:	e7b5      	b.n	1a0014b0 <xTaskResumeAll+0x34>
BaseType_t xAlreadyYielded = pdFALSE;
1a001544:	2400      	movs	r4, #0
1a001546:	e7b3      	b.n	1a0014b0 <xTaskResumeAll+0x34>
1a001548:	2400      	movs	r4, #0
1a00154a:	e7b1      	b.n	1a0014b0 <xTaskResumeAll+0x34>
1a00154c:	10002970 	.word	0x10002970
1a001550:	10002964 	.word	0x10002964
1a001554:	100029ac 	.word	0x100029ac
1a001558:	10002978 	.word	0x10002978
1a00155c:	100028d8 	.word	0x100028d8
1a001560:	100028cc 	.word	0x100028cc
1a001564:	100029f0 	.word	0x100029f0
1a001568:	1000296c 	.word	0x1000296c
1a00156c:	e000ed04 	.word	0xe000ed04

1a001570 <vTaskDelayUntil>:
	{
1a001570:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxPreviousWakeTime );
1a001572:	b150      	cbz	r0, 1a00158a <vTaskDelayUntil+0x1a>
1a001574:	4605      	mov	r5, r0
		configASSERT( ( xTimeIncrement > 0U ) );
1a001576:	b989      	cbnz	r1, 1a00159c <vTaskDelayUntil+0x2c>
1a001578:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00157c:	f383 8811 	msr	BASEPRI, r3
1a001580:	f3bf 8f6f 	isb	sy
1a001584:	f3bf 8f4f 	dsb	sy
1a001588:	e7fe      	b.n	1a001588 <vTaskDelayUntil+0x18>
1a00158a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00158e:	f383 8811 	msr	BASEPRI, r3
1a001592:	f3bf 8f6f 	isb	sy
1a001596:	f3bf 8f4f 	dsb	sy
1a00159a:	e7fe      	b.n	1a00159a <vTaskDelayUntil+0x2a>
		configASSERT( uxSchedulerSuspended == 0 );
1a00159c:	4b1a      	ldr	r3, [pc, #104]	; (1a001608 <vTaskDelayUntil+0x98>)
1a00159e:	681b      	ldr	r3, [r3, #0]
1a0015a0:	b143      	cbz	r3, 1a0015b4 <vTaskDelayUntil+0x44>
1a0015a2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015a6:	f383 8811 	msr	BASEPRI, r3
1a0015aa:	f3bf 8f6f 	isb	sy
1a0015ae:	f3bf 8f4f 	dsb	sy
1a0015b2:	e7fe      	b.n	1a0015b2 <vTaskDelayUntil+0x42>
1a0015b4:	460c      	mov	r4, r1
		vTaskSuspendAll();
1a0015b6:	f7ff fec7 	bl	1a001348 <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
1a0015ba:	4b14      	ldr	r3, [pc, #80]	; (1a00160c <vTaskDelayUntil+0x9c>)
1a0015bc:	6818      	ldr	r0, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
1a0015be:	682a      	ldr	r2, [r5, #0]
1a0015c0:	4414      	add	r4, r2
			if( xConstTickCount < *pxPreviousWakeTime )
1a0015c2:	4282      	cmp	r2, r0
1a0015c4:	d918      	bls.n	1a0015f8 <vTaskDelayUntil+0x88>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a0015c6:	42a2      	cmp	r2, r4
1a0015c8:	d80c      	bhi.n	1a0015e4 <vTaskDelayUntil+0x74>
			*pxPreviousWakeTime = xTimeToWake;
1a0015ca:	602c      	str	r4, [r5, #0]
		xAlreadyYielded = xTaskResumeAll();
1a0015cc:	f7ff ff56 	bl	1a00147c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a0015d0:	b938      	cbnz	r0, 1a0015e2 <vTaskDelayUntil+0x72>
			portYIELD_WITHIN_API();
1a0015d2:	4b0f      	ldr	r3, [pc, #60]	; (1a001610 <vTaskDelayUntil+0xa0>)
1a0015d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0015d8:	601a      	str	r2, [r3, #0]
1a0015da:	f3bf 8f4f 	dsb	sy
1a0015de:	f3bf 8f6f 	isb	sy
	}
1a0015e2:	bd38      	pop	{r3, r4, r5, pc}
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a0015e4:	42a0      	cmp	r0, r4
1a0015e6:	d301      	bcc.n	1a0015ec <vTaskDelayUntil+0x7c>
			*pxPreviousWakeTime = xTimeToWake;
1a0015e8:	602c      	str	r4, [r5, #0]
1a0015ea:	e7ef      	b.n	1a0015cc <vTaskDelayUntil+0x5c>
1a0015ec:	602c      	str	r4, [r5, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
1a0015ee:	2100      	movs	r1, #0
1a0015f0:	1a20      	subs	r0, r4, r0
1a0015f2:	f7ff fcf5 	bl	1a000fe0 <prvAddCurrentTaskToDelayedList>
1a0015f6:	e7e9      	b.n	1a0015cc <vTaskDelayUntil+0x5c>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
1a0015f8:	42a2      	cmp	r2, r4
1a0015fa:	d801      	bhi.n	1a001600 <vTaskDelayUntil+0x90>
1a0015fc:	42a0      	cmp	r0, r4
1a0015fe:	d201      	bcs.n	1a001604 <vTaskDelayUntil+0x94>
			*pxPreviousWakeTime = xTimeToWake;
1a001600:	602c      	str	r4, [r5, #0]
1a001602:	e7f4      	b.n	1a0015ee <vTaskDelayUntil+0x7e>
1a001604:	602c      	str	r4, [r5, #0]
1a001606:	e7e1      	b.n	1a0015cc <vTaskDelayUntil+0x5c>
1a001608:	10002970 	.word	0x10002970
1a00160c:	100029ec 	.word	0x100029ec
1a001610:	e000ed04 	.word	0xe000ed04

1a001614 <vTaskDelay>:
	{
1a001614:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
1a001616:	b1a8      	cbz	r0, 1a001644 <vTaskDelay+0x30>
1a001618:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
1a00161a:	4b0f      	ldr	r3, [pc, #60]	; (1a001658 <vTaskDelay+0x44>)
1a00161c:	681b      	ldr	r3, [r3, #0]
1a00161e:	b143      	cbz	r3, 1a001632 <vTaskDelay+0x1e>
1a001620:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001624:	f383 8811 	msr	BASEPRI, r3
1a001628:	f3bf 8f6f 	isb	sy
1a00162c:	f3bf 8f4f 	dsb	sy
1a001630:	e7fe      	b.n	1a001630 <vTaskDelay+0x1c>
			vTaskSuspendAll();
1a001632:	f7ff fe89 	bl	1a001348 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
1a001636:	2100      	movs	r1, #0
1a001638:	4620      	mov	r0, r4
1a00163a:	f7ff fcd1 	bl	1a000fe0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
1a00163e:	f7ff ff1d 	bl	1a00147c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a001642:	b938      	cbnz	r0, 1a001654 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
1a001644:	4b05      	ldr	r3, [pc, #20]	; (1a00165c <vTaskDelay+0x48>)
1a001646:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00164a:	601a      	str	r2, [r3, #0]
1a00164c:	f3bf 8f4f 	dsb	sy
1a001650:	f3bf 8f6f 	isb	sy
	}
1a001654:	bd10      	pop	{r4, pc}
1a001656:	bf00      	nop
1a001658:	10002970 	.word	0x10002970
1a00165c:	e000ed04 	.word	0xe000ed04

1a001660 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a001660:	4b2c      	ldr	r3, [pc, #176]	; (1a001714 <vTaskSwitchContext+0xb4>)
1a001662:	681b      	ldr	r3, [r3, #0]
1a001664:	b11b      	cbz	r3, 1a00166e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a001666:	4b2c      	ldr	r3, [pc, #176]	; (1a001718 <vTaskSwitchContext+0xb8>)
1a001668:	2201      	movs	r2, #1
1a00166a:	601a      	str	r2, [r3, #0]
1a00166c:	4770      	bx	lr
{
1a00166e:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a001670:	4b29      	ldr	r3, [pc, #164]	; (1a001718 <vTaskSwitchContext+0xb8>)
1a001672:	2200      	movs	r2, #0
1a001674:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a001676:	4b29      	ldr	r3, [pc, #164]	; (1a00171c <vTaskSwitchContext+0xbc>)
1a001678:	681b      	ldr	r3, [r3, #0]
1a00167a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a00167c:	681a      	ldr	r2, [r3, #0]
1a00167e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001682:	d103      	bne.n	1a00168c <vTaskSwitchContext+0x2c>
1a001684:	685a      	ldr	r2, [r3, #4]
1a001686:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a00168a:	d01b      	beq.n	1a0016c4 <vTaskSwitchContext+0x64>
1a00168c:	4b23      	ldr	r3, [pc, #140]	; (1a00171c <vTaskSwitchContext+0xbc>)
1a00168e:	6818      	ldr	r0, [r3, #0]
1a001690:	6819      	ldr	r1, [r3, #0]
1a001692:	3134      	adds	r1, #52	; 0x34
1a001694:	f7ff fb42 	bl	1a000d1c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001698:	4b21      	ldr	r3, [pc, #132]	; (1a001720 <vTaskSwitchContext+0xc0>)
1a00169a:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a00169c:	fab3 f383 	clz	r3, r3
1a0016a0:	b2db      	uxtb	r3, r3
1a0016a2:	f1c3 031f 	rsb	r3, r3, #31
1a0016a6:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a0016aa:	008a      	lsls	r2, r1, #2
1a0016ac:	491d      	ldr	r1, [pc, #116]	; (1a001724 <vTaskSwitchContext+0xc4>)
1a0016ae:	588a      	ldr	r2, [r1, r2]
1a0016b0:	b98a      	cbnz	r2, 1a0016d6 <vTaskSwitchContext+0x76>
	__asm volatile
1a0016b2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016b6:	f383 8811 	msr	BASEPRI, r3
1a0016ba:	f3bf 8f6f 	isb	sy
1a0016be:	f3bf 8f4f 	dsb	sy
1a0016c2:	e7fe      	b.n	1a0016c2 <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a0016c4:	689a      	ldr	r2, [r3, #8]
1a0016c6:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0016ca:	d1df      	bne.n	1a00168c <vTaskSwitchContext+0x2c>
1a0016cc:	68db      	ldr	r3, [r3, #12]
1a0016ce:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a0016d2:	d1db      	bne.n	1a00168c <vTaskSwitchContext+0x2c>
1a0016d4:	e7e0      	b.n	1a001698 <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0016d6:	4813      	ldr	r0, [pc, #76]	; (1a001724 <vTaskSwitchContext+0xc4>)
1a0016d8:	009a      	lsls	r2, r3, #2
1a0016da:	18d4      	adds	r4, r2, r3
1a0016dc:	00a1      	lsls	r1, r4, #2
1a0016de:	4401      	add	r1, r0
1a0016e0:	684c      	ldr	r4, [r1, #4]
1a0016e2:	6864      	ldr	r4, [r4, #4]
1a0016e4:	604c      	str	r4, [r1, #4]
1a0016e6:	441a      	add	r2, r3
1a0016e8:	0091      	lsls	r1, r2, #2
1a0016ea:	3108      	adds	r1, #8
1a0016ec:	4408      	add	r0, r1
1a0016ee:	4284      	cmp	r4, r0
1a0016f0:	d009      	beq.n	1a001706 <vTaskSwitchContext+0xa6>
1a0016f2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0016f6:	009a      	lsls	r2, r3, #2
1a0016f8:	4b0a      	ldr	r3, [pc, #40]	; (1a001724 <vTaskSwitchContext+0xc4>)
1a0016fa:	4413      	add	r3, r2
1a0016fc:	685b      	ldr	r3, [r3, #4]
1a0016fe:	68da      	ldr	r2, [r3, #12]
1a001700:	4b06      	ldr	r3, [pc, #24]	; (1a00171c <vTaskSwitchContext+0xbc>)
1a001702:	601a      	str	r2, [r3, #0]
}
1a001704:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001706:	6861      	ldr	r1, [r4, #4]
1a001708:	4806      	ldr	r0, [pc, #24]	; (1a001724 <vTaskSwitchContext+0xc4>)
1a00170a:	2214      	movs	r2, #20
1a00170c:	fb02 0203 	mla	r2, r2, r3, r0
1a001710:	6051      	str	r1, [r2, #4]
1a001712:	e7ee      	b.n	1a0016f2 <vTaskSwitchContext+0x92>
1a001714:	10002970 	.word	0x10002970
1a001718:	100029f0 	.word	0x100029f0
1a00171c:	100028cc 	.word	0x100028cc
1a001720:	10002978 	.word	0x10002978
1a001724:	100028d8 	.word	0x100028d8

1a001728 <vTaskSuspend>:
	{
1a001728:	b538      	push	{r3, r4, r5, lr}
1a00172a:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
1a00172c:	f000 fc72 	bl	1a002014 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
1a001730:	b364      	cbz	r4, 1a00178c <vTaskSuspend+0x64>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001732:	1d25      	adds	r5, r4, #4
1a001734:	4628      	mov	r0, r5
1a001736:	f7ff fac4 	bl	1a000cc2 <uxListRemove>
1a00173a:	b970      	cbnz	r0, 1a00175a <vTaskSuspend+0x32>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a00173c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00173e:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a001742:	008b      	lsls	r3, r1, #2
1a001744:	492b      	ldr	r1, [pc, #172]	; (1a0017f4 <vTaskSuspend+0xcc>)
1a001746:	58cb      	ldr	r3, [r1, r3]
1a001748:	b93b      	cbnz	r3, 1a00175a <vTaskSuspend+0x32>
1a00174a:	2301      	movs	r3, #1
1a00174c:	fa03 f202 	lsl.w	r2, r3, r2
1a001750:	4929      	ldr	r1, [pc, #164]	; (1a0017f8 <vTaskSuspend+0xd0>)
1a001752:	680b      	ldr	r3, [r1, #0]
1a001754:	ea23 0302 	bic.w	r3, r3, r2
1a001758:	600b      	str	r3, [r1, #0]
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a00175a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
1a00175c:	b11b      	cbz	r3, 1a001766 <vTaskSuspend+0x3e>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a00175e:	f104 0018 	add.w	r0, r4, #24
1a001762:	f7ff faae 	bl	1a000cc2 <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
1a001766:	4629      	mov	r1, r5
1a001768:	4824      	ldr	r0, [pc, #144]	; (1a0017fc <vTaskSuspend+0xd4>)
1a00176a:	f7ff fa84 	bl	1a000c76 <vListInsertEnd>
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
1a00176e:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
1a001772:	b2db      	uxtb	r3, r3
1a001774:	2b01      	cmp	r3, #1
1a001776:	d00c      	beq.n	1a001792 <vTaskSuspend+0x6a>
		taskEXIT_CRITICAL();
1a001778:	f000 fc6e 	bl	1a002058 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
1a00177c:	4b20      	ldr	r3, [pc, #128]	; (1a001800 <vTaskSuspend+0xd8>)
1a00177e:	681b      	ldr	r3, [r3, #0]
1a001780:	b95b      	cbnz	r3, 1a00179a <vTaskSuspend+0x72>
		if( pxTCB == pxCurrentTCB )
1a001782:	4b20      	ldr	r3, [pc, #128]	; (1a001804 <vTaskSuspend+0xdc>)
1a001784:	681b      	ldr	r3, [r3, #0]
1a001786:	42a3      	cmp	r3, r4
1a001788:	d00e      	beq.n	1a0017a8 <vTaskSuspend+0x80>
	}
1a00178a:	bd38      	pop	{r3, r4, r5, pc}
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
1a00178c:	4b1d      	ldr	r3, [pc, #116]	; (1a001804 <vTaskSuspend+0xdc>)
1a00178e:	681c      	ldr	r4, [r3, #0]
1a001790:	e7cf      	b.n	1a001732 <vTaskSuspend+0xa>
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a001792:	2300      	movs	r3, #0
1a001794:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
1a001798:	e7ee      	b.n	1a001778 <vTaskSuspend+0x50>
			taskENTER_CRITICAL();
1a00179a:	f000 fc3b 	bl	1a002014 <vPortEnterCritical>
				prvResetNextTaskUnblockTime();
1a00179e:	f7ff fadf 	bl	1a000d60 <prvResetNextTaskUnblockTime>
			taskEXIT_CRITICAL();
1a0017a2:	f000 fc59 	bl	1a002058 <vPortExitCritical>
1a0017a6:	e7ec      	b.n	1a001782 <vTaskSuspend+0x5a>
			if( xSchedulerRunning != pdFALSE )
1a0017a8:	4b15      	ldr	r3, [pc, #84]	; (1a001800 <vTaskSuspend+0xd8>)
1a0017aa:	681b      	ldr	r3, [r3, #0]
1a0017ac:	b1a3      	cbz	r3, 1a0017d8 <vTaskSuspend+0xb0>
				configASSERT( uxSchedulerSuspended == 0 );
1a0017ae:	4b16      	ldr	r3, [pc, #88]	; (1a001808 <vTaskSuspend+0xe0>)
1a0017b0:	681b      	ldr	r3, [r3, #0]
1a0017b2:	b143      	cbz	r3, 1a0017c6 <vTaskSuspend+0x9e>
1a0017b4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017b8:	f383 8811 	msr	BASEPRI, r3
1a0017bc:	f3bf 8f6f 	isb	sy
1a0017c0:	f3bf 8f4f 	dsb	sy
1a0017c4:	e7fe      	b.n	1a0017c4 <vTaskSuspend+0x9c>
				portYIELD_WITHIN_API();
1a0017c6:	4b11      	ldr	r3, [pc, #68]	; (1a00180c <vTaskSuspend+0xe4>)
1a0017c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0017cc:	601a      	str	r2, [r3, #0]
1a0017ce:	f3bf 8f4f 	dsb	sy
1a0017d2:	f3bf 8f6f 	isb	sy
1a0017d6:	e7d8      	b.n	1a00178a <vTaskSuspend+0x62>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
1a0017d8:	4b08      	ldr	r3, [pc, #32]	; (1a0017fc <vTaskSuspend+0xd4>)
1a0017da:	681a      	ldr	r2, [r3, #0]
1a0017dc:	4b0c      	ldr	r3, [pc, #48]	; (1a001810 <vTaskSuspend+0xe8>)
1a0017de:	681b      	ldr	r3, [r3, #0]
1a0017e0:	429a      	cmp	r2, r3
1a0017e2:	d103      	bne.n	1a0017ec <vTaskSuspend+0xc4>
					pxCurrentTCB = NULL;
1a0017e4:	4b07      	ldr	r3, [pc, #28]	; (1a001804 <vTaskSuspend+0xdc>)
1a0017e6:	2200      	movs	r2, #0
1a0017e8:	601a      	str	r2, [r3, #0]
1a0017ea:	e7ce      	b.n	1a00178a <vTaskSuspend+0x62>
					vTaskSwitchContext();
1a0017ec:	f7ff ff38 	bl	1a001660 <vTaskSwitchContext>
	}
1a0017f0:	e7cb      	b.n	1a00178a <vTaskSuspend+0x62>
1a0017f2:	bf00      	nop
1a0017f4:	100028d8 	.word	0x100028d8
1a0017f8:	10002978 	.word	0x10002978
1a0017fc:	100029c4 	.word	0x100029c4
1a001800:	100029c0 	.word	0x100029c0
1a001804:	100028cc 	.word	0x100028cc
1a001808:	10002970 	.word	0x10002970
1a00180c:	e000ed04 	.word	0xe000ed04
1a001810:	10002964 	.word	0x10002964

1a001814 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a001814:	b940      	cbnz	r0, 1a001828 <vTaskPlaceOnEventList+0x14>
1a001816:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00181a:	f383 8811 	msr	BASEPRI, r3
1a00181e:	f3bf 8f6f 	isb	sy
1a001822:	f3bf 8f4f 	dsb	sy
1a001826:	e7fe      	b.n	1a001826 <vTaskPlaceOnEventList+0x12>
{
1a001828:	b510      	push	{r4, lr}
1a00182a:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a00182c:	4b04      	ldr	r3, [pc, #16]	; (1a001840 <vTaskPlaceOnEventList+0x2c>)
1a00182e:	6819      	ldr	r1, [r3, #0]
1a001830:	3118      	adds	r1, #24
1a001832:	f7ff fa2c 	bl	1a000c8e <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a001836:	2101      	movs	r1, #1
1a001838:	4620      	mov	r0, r4
1a00183a:	f7ff fbd1 	bl	1a000fe0 <prvAddCurrentTaskToDelayedList>
}
1a00183e:	bd10      	pop	{r4, pc}
1a001840:	100028cc 	.word	0x100028cc

1a001844 <vTaskPlaceOnEventListRestricted>:
	{
1a001844:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a001846:	b940      	cbnz	r0, 1a00185a <vTaskPlaceOnEventListRestricted+0x16>
1a001848:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00184c:	f383 8811 	msr	BASEPRI, r3
1a001850:	f3bf 8f6f 	isb	sy
1a001854:	f3bf 8f4f 	dsb	sy
1a001858:	e7fe      	b.n	1a001858 <vTaskPlaceOnEventListRestricted+0x14>
1a00185a:	460c      	mov	r4, r1
1a00185c:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a00185e:	4a06      	ldr	r2, [pc, #24]	; (1a001878 <vTaskPlaceOnEventListRestricted+0x34>)
1a001860:	6811      	ldr	r1, [r2, #0]
1a001862:	3118      	adds	r1, #24
1a001864:	f7ff fa07 	bl	1a000c76 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a001868:	b10d      	cbz	r5, 1a00186e <vTaskPlaceOnEventListRestricted+0x2a>
			xTicksToWait = portMAX_DELAY;
1a00186a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a00186e:	4629      	mov	r1, r5
1a001870:	4620      	mov	r0, r4
1a001872:	f7ff fbb5 	bl	1a000fe0 <prvAddCurrentTaskToDelayedList>
	}
1a001876:	bd38      	pop	{r3, r4, r5, pc}
1a001878:	100028cc 	.word	0x100028cc

1a00187c <xTaskRemoveFromEventList>:
{
1a00187c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a00187e:	68c3      	ldr	r3, [r0, #12]
1a001880:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a001882:	b944      	cbnz	r4, 1a001896 <xTaskRemoveFromEventList+0x1a>
1a001884:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001888:	f383 8811 	msr	BASEPRI, r3
1a00188c:	f3bf 8f6f 	isb	sy
1a001890:	f3bf 8f4f 	dsb	sy
1a001894:	e7fe      	b.n	1a001894 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a001896:	f104 0518 	add.w	r5, r4, #24
1a00189a:	4628      	mov	r0, r5
1a00189c:	f7ff fa11 	bl	1a000cc2 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0018a0:	4b13      	ldr	r3, [pc, #76]	; (1a0018f0 <xTaskRemoveFromEventList+0x74>)
1a0018a2:	681b      	ldr	r3, [r3, #0]
1a0018a4:	b9e3      	cbnz	r3, 1a0018e0 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a0018a6:	1d25      	adds	r5, r4, #4
1a0018a8:	4628      	mov	r0, r5
1a0018aa:	f7ff fa0a 	bl	1a000cc2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a0018ae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0018b0:	2201      	movs	r2, #1
1a0018b2:	409a      	lsls	r2, r3
1a0018b4:	490f      	ldr	r1, [pc, #60]	; (1a0018f4 <xTaskRemoveFromEventList+0x78>)
1a0018b6:	6808      	ldr	r0, [r1, #0]
1a0018b8:	4302      	orrs	r2, r0
1a0018ba:	600a      	str	r2, [r1, #0]
1a0018bc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0018c0:	009a      	lsls	r2, r3, #2
1a0018c2:	4629      	mov	r1, r5
1a0018c4:	480c      	ldr	r0, [pc, #48]	; (1a0018f8 <xTaskRemoveFromEventList+0x7c>)
1a0018c6:	4410      	add	r0, r2
1a0018c8:	f7ff f9d5 	bl	1a000c76 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a0018cc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0018ce:	4b0b      	ldr	r3, [pc, #44]	; (1a0018fc <xTaskRemoveFromEventList+0x80>)
1a0018d0:	681b      	ldr	r3, [r3, #0]
1a0018d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0018d4:	429a      	cmp	r2, r3
1a0018d6:	d908      	bls.n	1a0018ea <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a0018d8:	2001      	movs	r0, #1
1a0018da:	4b09      	ldr	r3, [pc, #36]	; (1a001900 <xTaskRemoveFromEventList+0x84>)
1a0018dc:	6018      	str	r0, [r3, #0]
}
1a0018de:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a0018e0:	4629      	mov	r1, r5
1a0018e2:	4808      	ldr	r0, [pc, #32]	; (1a001904 <xTaskRemoveFromEventList+0x88>)
1a0018e4:	f7ff f9c7 	bl	1a000c76 <vListInsertEnd>
1a0018e8:	e7f0      	b.n	1a0018cc <xTaskRemoveFromEventList+0x50>
		xReturn = pdFALSE;
1a0018ea:	2000      	movs	r0, #0
	return xReturn;
1a0018ec:	e7f7      	b.n	1a0018de <xTaskRemoveFromEventList+0x62>
1a0018ee:	bf00      	nop
1a0018f0:	10002970 	.word	0x10002970
1a0018f4:	10002978 	.word	0x10002978
1a0018f8:	100028d8 	.word	0x100028d8
1a0018fc:	100028cc 	.word	0x100028cc
1a001900:	100029f0 	.word	0x100029f0
1a001904:	100029ac 	.word	0x100029ac

1a001908 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a001908:	4b03      	ldr	r3, [pc, #12]	; (1a001918 <vTaskInternalSetTimeOutState+0x10>)
1a00190a:	681b      	ldr	r3, [r3, #0]
1a00190c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a00190e:	4b03      	ldr	r3, [pc, #12]	; (1a00191c <vTaskInternalSetTimeOutState+0x14>)
1a001910:	681b      	ldr	r3, [r3, #0]
1a001912:	6043      	str	r3, [r0, #4]
}
1a001914:	4770      	bx	lr
1a001916:	bf00      	nop
1a001918:	100029a8 	.word	0x100029a8
1a00191c:	100029ec 	.word	0x100029ec

1a001920 <xTaskCheckForTimeOut>:
{
1a001920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a001922:	b150      	cbz	r0, 1a00193a <xTaskCheckForTimeOut+0x1a>
1a001924:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a001926:	b989      	cbnz	r1, 1a00194c <xTaskCheckForTimeOut+0x2c>
1a001928:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00192c:	f383 8811 	msr	BASEPRI, r3
1a001930:	f3bf 8f6f 	isb	sy
1a001934:	f3bf 8f4f 	dsb	sy
1a001938:	e7fe      	b.n	1a001938 <xTaskCheckForTimeOut+0x18>
1a00193a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00193e:	f383 8811 	msr	BASEPRI, r3
1a001942:	f3bf 8f6f 	isb	sy
1a001946:	f3bf 8f4f 	dsb	sy
1a00194a:	e7fe      	b.n	1a00194a <xTaskCheckForTimeOut+0x2a>
1a00194c:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a00194e:	f000 fb61 	bl	1a002014 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a001952:	4b11      	ldr	r3, [pc, #68]	; (1a001998 <xTaskCheckForTimeOut+0x78>)
1a001954:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a001956:	6868      	ldr	r0, [r5, #4]
1a001958:	1a0a      	subs	r2, r1, r0
			if( *pxTicksToWait == portMAX_DELAY )
1a00195a:	6823      	ldr	r3, [r4, #0]
1a00195c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001960:	d016      	beq.n	1a001990 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a001962:	682f      	ldr	r7, [r5, #0]
1a001964:	4e0d      	ldr	r6, [pc, #52]	; (1a00199c <xTaskCheckForTimeOut+0x7c>)
1a001966:	6836      	ldr	r6, [r6, #0]
1a001968:	42b7      	cmp	r7, r6
1a00196a:	d001      	beq.n	1a001970 <xTaskCheckForTimeOut+0x50>
1a00196c:	4288      	cmp	r0, r1
1a00196e:	d911      	bls.n	1a001994 <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a001970:	4293      	cmp	r3, r2
1a001972:	d803      	bhi.n	1a00197c <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a001974:	2300      	movs	r3, #0
1a001976:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a001978:	2401      	movs	r4, #1
1a00197a:	e005      	b.n	1a001988 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
1a00197c:	1a9b      	subs	r3, r3, r2
1a00197e:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a001980:	4628      	mov	r0, r5
1a001982:	f7ff ffc1 	bl	1a001908 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a001986:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001988:	f000 fb66 	bl	1a002058 <vPortExitCritical>
}
1a00198c:	4620      	mov	r0, r4
1a00198e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				xReturn = pdFALSE;
1a001990:	2400      	movs	r4, #0
1a001992:	e7f9      	b.n	1a001988 <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
1a001994:	2401      	movs	r4, #1
1a001996:	e7f7      	b.n	1a001988 <xTaskCheckForTimeOut+0x68>
1a001998:	100029ec 	.word	0x100029ec
1a00199c:	100029a8 	.word	0x100029a8

1a0019a0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a0019a0:	4b01      	ldr	r3, [pc, #4]	; (1a0019a8 <vTaskMissedYield+0x8>)
1a0019a2:	2201      	movs	r2, #1
1a0019a4:	601a      	str	r2, [r3, #0]
}
1a0019a6:	4770      	bx	lr
1a0019a8:	100029f0 	.word	0x100029f0

1a0019ac <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a0019ac:	4b05      	ldr	r3, [pc, #20]	; (1a0019c4 <xTaskGetSchedulerState+0x18>)
1a0019ae:	681b      	ldr	r3, [r3, #0]
1a0019b0:	b133      	cbz	r3, 1a0019c0 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0019b2:	4b05      	ldr	r3, [pc, #20]	; (1a0019c8 <xTaskGetSchedulerState+0x1c>)
1a0019b4:	681b      	ldr	r3, [r3, #0]
1a0019b6:	b10b      	cbz	r3, 1a0019bc <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a0019b8:	2000      	movs	r0, #0
	}
1a0019ba:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a0019bc:	2002      	movs	r0, #2
1a0019be:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a0019c0:	2001      	movs	r0, #1
1a0019c2:	4770      	bx	lr
1a0019c4:	100029c0 	.word	0x100029c0
1a0019c8:	10002970 	.word	0x10002970

1a0019cc <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a0019cc:	2800      	cmp	r0, #0
1a0019ce:	d049      	beq.n	1a001a64 <xTaskPriorityDisinherit+0x98>
	{
1a0019d0:	b538      	push	{r3, r4, r5, lr}
1a0019d2:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a0019d4:	4a26      	ldr	r2, [pc, #152]	; (1a001a70 <xTaskPriorityDisinherit+0xa4>)
1a0019d6:	6812      	ldr	r2, [r2, #0]
1a0019d8:	4282      	cmp	r2, r0
1a0019da:	d008      	beq.n	1a0019ee <xTaskPriorityDisinherit+0x22>
1a0019dc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0019e0:	f383 8811 	msr	BASEPRI, r3
1a0019e4:	f3bf 8f6f 	isb	sy
1a0019e8:	f3bf 8f4f 	dsb	sy
1a0019ec:	e7fe      	b.n	1a0019ec <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a0019ee:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a0019f0:	b942      	cbnz	r2, 1a001a04 <xTaskPriorityDisinherit+0x38>
1a0019f2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0019f6:	f383 8811 	msr	BASEPRI, r3
1a0019fa:	f3bf 8f6f 	isb	sy
1a0019fe:	f3bf 8f4f 	dsb	sy
1a001a02:	e7fe      	b.n	1a001a02 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a001a04:	3a01      	subs	r2, #1
1a001a06:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a001a08:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a001a0a:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a001a0c:	4288      	cmp	r0, r1
1a001a0e:	d02b      	beq.n	1a001a68 <xTaskPriorityDisinherit+0x9c>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a001a10:	bb62      	cbnz	r2, 1a001a6c <xTaskPriorityDisinherit+0xa0>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001a12:	1d25      	adds	r5, r4, #4
1a001a14:	4628      	mov	r0, r5
1a001a16:	f7ff f954 	bl	1a000cc2 <uxListRemove>
1a001a1a:	b970      	cbnz	r0, 1a001a3a <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001a1c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001a1e:	2314      	movs	r3, #20
1a001a20:	fb03 f302 	mul.w	r3, r3, r2
1a001a24:	4913      	ldr	r1, [pc, #76]	; (1a001a74 <xTaskPriorityDisinherit+0xa8>)
1a001a26:	58cb      	ldr	r3, [r1, r3]
1a001a28:	b93b      	cbnz	r3, 1a001a3a <xTaskPriorityDisinherit+0x6e>
1a001a2a:	2301      	movs	r3, #1
1a001a2c:	fa03 f202 	lsl.w	r2, r3, r2
1a001a30:	4911      	ldr	r1, [pc, #68]	; (1a001a78 <xTaskPriorityDisinherit+0xac>)
1a001a32:	680b      	ldr	r3, [r1, #0]
1a001a34:	ea23 0302 	bic.w	r3, r3, r2
1a001a38:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a001a3a:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a001a3c:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001a3e:	f1c3 0207 	rsb	r2, r3, #7
1a001a42:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a001a44:	2401      	movs	r4, #1
1a001a46:	fa04 f203 	lsl.w	r2, r4, r3
1a001a4a:	490b      	ldr	r1, [pc, #44]	; (1a001a78 <xTaskPriorityDisinherit+0xac>)
1a001a4c:	6808      	ldr	r0, [r1, #0]
1a001a4e:	4302      	orrs	r2, r0
1a001a50:	600a      	str	r2, [r1, #0]
1a001a52:	4629      	mov	r1, r5
1a001a54:	4a07      	ldr	r2, [pc, #28]	; (1a001a74 <xTaskPriorityDisinherit+0xa8>)
1a001a56:	2014      	movs	r0, #20
1a001a58:	fb00 2003 	mla	r0, r0, r3, r2
1a001a5c:	f7ff f90b 	bl	1a000c76 <vListInsertEnd>
					xReturn = pdTRUE;
1a001a60:	4620      	mov	r0, r4
	}
1a001a62:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
1a001a64:	2000      	movs	r0, #0
	}
1a001a66:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a001a68:	2000      	movs	r0, #0
1a001a6a:	e7fa      	b.n	1a001a62 <xTaskPriorityDisinherit+0x96>
1a001a6c:	2000      	movs	r0, #0
		return xReturn;
1a001a6e:	e7f8      	b.n	1a001a62 <xTaskPriorityDisinherit+0x96>
1a001a70:	100028cc 	.word	0x100028cc
1a001a74:	100028d8 	.word	0x100028d8
1a001a78:	10002978 	.word	0x10002978

1a001a7c <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a001a7c:	4b06      	ldr	r3, [pc, #24]	; (1a001a98 <prvGetNextExpireTime+0x1c>)
1a001a7e:	681a      	ldr	r2, [r3, #0]
1a001a80:	6813      	ldr	r3, [r2, #0]
1a001a82:	fab3 f383 	clz	r3, r3
1a001a86:	095b      	lsrs	r3, r3, #5
1a001a88:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a001a8a:	b913      	cbnz	r3, 1a001a92 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001a8c:	68d3      	ldr	r3, [r2, #12]
1a001a8e:	6818      	ldr	r0, [r3, #0]
1a001a90:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a001a92:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a001a94:	4770      	bx	lr
1a001a96:	bf00      	nop
1a001a98:	100029f4 	.word	0x100029f4

1a001a9c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a001a9c:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a001a9e:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001aa0:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a001aa2:	4291      	cmp	r1, r2
1a001aa4:	d80c      	bhi.n	1a001ac0 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001aa6:	1ad2      	subs	r2, r2, r3
1a001aa8:	6983      	ldr	r3, [r0, #24]
1a001aaa:	429a      	cmp	r2, r3
1a001aac:	d301      	bcc.n	1a001ab2 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a001aae:	2001      	movs	r0, #1
1a001ab0:	e010      	b.n	1a001ad4 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a001ab2:	1d01      	adds	r1, r0, #4
1a001ab4:	4b09      	ldr	r3, [pc, #36]	; (1a001adc <prvInsertTimerInActiveList+0x40>)
1a001ab6:	6818      	ldr	r0, [r3, #0]
1a001ab8:	f7ff f8e9 	bl	1a000c8e <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001abc:	2000      	movs	r0, #0
1a001abe:	e009      	b.n	1a001ad4 <prvInsertTimerInActiveList+0x38>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a001ac0:	429a      	cmp	r2, r3
1a001ac2:	d201      	bcs.n	1a001ac8 <prvInsertTimerInActiveList+0x2c>
1a001ac4:	4299      	cmp	r1, r3
1a001ac6:	d206      	bcs.n	1a001ad6 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001ac8:	1d01      	adds	r1, r0, #4
1a001aca:	4b05      	ldr	r3, [pc, #20]	; (1a001ae0 <prvInsertTimerInActiveList+0x44>)
1a001acc:	6818      	ldr	r0, [r3, #0]
1a001ace:	f7ff f8de 	bl	1a000c8e <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001ad2:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
1a001ad4:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
1a001ad6:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a001ad8:	e7fc      	b.n	1a001ad4 <prvInsertTimerInActiveList+0x38>
1a001ada:	bf00      	nop
1a001adc:	100029f8 	.word	0x100029f8
1a001ae0:	100029f4 	.word	0x100029f4

1a001ae4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a001ae4:	b530      	push	{r4, r5, lr}
1a001ae6:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a001ae8:	f000 fa94 	bl	1a002014 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a001aec:	4b11      	ldr	r3, [pc, #68]	; (1a001b34 <prvCheckForValidListAndQueue+0x50>)
1a001aee:	681b      	ldr	r3, [r3, #0]
1a001af0:	b11b      	cbz	r3, 1a001afa <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a001af2:	f000 fab1 	bl	1a002058 <vPortExitCritical>
}
1a001af6:	b003      	add	sp, #12
1a001af8:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a001afa:	4d0f      	ldr	r5, [pc, #60]	; (1a001b38 <prvCheckForValidListAndQueue+0x54>)
1a001afc:	4628      	mov	r0, r5
1a001afe:	f7ff f8ac 	bl	1a000c5a <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a001b02:	4c0e      	ldr	r4, [pc, #56]	; (1a001b3c <prvCheckForValidListAndQueue+0x58>)
1a001b04:	4620      	mov	r0, r4
1a001b06:	f7ff f8a8 	bl	1a000c5a <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a001b0a:	4b0d      	ldr	r3, [pc, #52]	; (1a001b40 <prvCheckForValidListAndQueue+0x5c>)
1a001b0c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a001b0e:	4b0d      	ldr	r3, [pc, #52]	; (1a001b44 <prvCheckForValidListAndQueue+0x60>)
1a001b10:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a001b12:	2300      	movs	r3, #0
1a001b14:	9300      	str	r3, [sp, #0]
1a001b16:	4b0c      	ldr	r3, [pc, #48]	; (1a001b48 <prvCheckForValidListAndQueue+0x64>)
1a001b18:	4a0c      	ldr	r2, [pc, #48]	; (1a001b4c <prvCheckForValidListAndQueue+0x68>)
1a001b1a:	2110      	movs	r1, #16
1a001b1c:	200a      	movs	r0, #10
1a001b1e:	f7fe fe46 	bl	1a0007ae <xQueueGenericCreateStatic>
1a001b22:	4b04      	ldr	r3, [pc, #16]	; (1a001b34 <prvCheckForValidListAndQueue+0x50>)
1a001b24:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a001b26:	2800      	cmp	r0, #0
1a001b28:	d0e3      	beq.n	1a001af2 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a001b2a:	4909      	ldr	r1, [pc, #36]	; (1a001b50 <prvCheckForValidListAndQueue+0x6c>)
1a001b2c:	f7ff f858 	bl	1a000be0 <vQueueAddToRegistry>
1a001b30:	e7df      	b.n	1a001af2 <prvCheckForValidListAndQueue+0xe>
1a001b32:	bf00      	nop
1a001b34:	10002b18 	.word	0x10002b18
1a001b38:	10002a9c 	.word	0x10002a9c
1a001b3c:	10002ab0 	.word	0x10002ab0
1a001b40:	100029f4 	.word	0x100029f4
1a001b44:	100029f8 	.word	0x100029f8
1a001b48:	10002ac8 	.word	0x10002ac8
1a001b4c:	100029fc 	.word	0x100029fc
1a001b50:	1a0046a0 	.word	0x1a0046a0

1a001b54 <prvInitialiseNewTimer>:
{
1a001b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001b58:	9c07      	ldr	r4, [sp, #28]
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
1a001b5a:	b941      	cbnz	r1, 1a001b6e <prvInitialiseNewTimer+0x1a>
1a001b5c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b60:	f383 8811 	msr	BASEPRI, r3
1a001b64:	f3bf 8f6f 	isb	sy
1a001b68:	f3bf 8f4f 	dsb	sy
1a001b6c:	e7fe      	b.n	1a001b6c <prvInitialiseNewTimer+0x18>
1a001b6e:	460f      	mov	r7, r1
	if( pxNewTimer != NULL )
1a001b70:	b174      	cbz	r4, 1a001b90 <prvInitialiseNewTimer+0x3c>
1a001b72:	461d      	mov	r5, r3
1a001b74:	4616      	mov	r6, r2
1a001b76:	4680      	mov	r8, r0
		prvCheckForValidListAndQueue();
1a001b78:	f7ff ffb4 	bl	1a001ae4 <prvCheckForValidListAndQueue>
		pxNewTimer->pcTimerName = pcTimerName;
1a001b7c:	f8c4 8000 	str.w	r8, [r4]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
1a001b80:	61a7      	str	r7, [r4, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
1a001b82:	61e6      	str	r6, [r4, #28]
		pxNewTimer->pvTimerID = pvTimerID;
1a001b84:	6225      	str	r5, [r4, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
1a001b86:	9b06      	ldr	r3, [sp, #24]
1a001b88:	6263      	str	r3, [r4, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
1a001b8a:	1d20      	adds	r0, r4, #4
1a001b8c:	f7ff f870 	bl	1a000c70 <vListInitialiseItem>
}
1a001b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

1a001b94 <xTimerCreateTimerTask>:
{
1a001b94:	b510      	push	{r4, lr}
1a001b96:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
1a001b98:	f7ff ffa4 	bl	1a001ae4 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a001b9c:	4b12      	ldr	r3, [pc, #72]	; (1a001be8 <xTimerCreateTimerTask+0x54>)
1a001b9e:	681b      	ldr	r3, [r3, #0]
1a001ba0:	b1cb      	cbz	r3, 1a001bd6 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a001ba2:	2400      	movs	r4, #0
1a001ba4:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a001ba6:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a001ba8:	aa07      	add	r2, sp, #28
1a001baa:	a906      	add	r1, sp, #24
1a001bac:	a805      	add	r0, sp, #20
1a001bae:	f7ff f8a9 	bl	1a000d04 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a001bb2:	9b05      	ldr	r3, [sp, #20]
1a001bb4:	9302      	str	r3, [sp, #8]
1a001bb6:	9b06      	ldr	r3, [sp, #24]
1a001bb8:	9301      	str	r3, [sp, #4]
1a001bba:	2304      	movs	r3, #4
1a001bbc:	9300      	str	r3, [sp, #0]
1a001bbe:	4623      	mov	r3, r4
1a001bc0:	9a07      	ldr	r2, [sp, #28]
1a001bc2:	490a      	ldr	r1, [pc, #40]	; (1a001bec <xTimerCreateTimerTask+0x58>)
1a001bc4:	480a      	ldr	r0, [pc, #40]	; (1a001bf0 <xTimerCreateTimerTask+0x5c>)
1a001bc6:	f7ff fa57 	bl	1a001078 <xTaskCreateStatic>
1a001bca:	4b0a      	ldr	r3, [pc, #40]	; (1a001bf4 <xTimerCreateTimerTask+0x60>)
1a001bcc:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
1a001bce:	b110      	cbz	r0, 1a001bd6 <xTimerCreateTimerTask+0x42>
}
1a001bd0:	2001      	movs	r0, #1
1a001bd2:	b008      	add	sp, #32
1a001bd4:	bd10      	pop	{r4, pc}
1a001bd6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bda:	f383 8811 	msr	BASEPRI, r3
1a001bde:	f3bf 8f6f 	isb	sy
1a001be2:	f3bf 8f4f 	dsb	sy
1a001be6:	e7fe      	b.n	1a001be6 <xTimerCreateTimerTask+0x52>
1a001be8:	10002b18 	.word	0x10002b18
1a001bec:	1a0046a8 	.word	0x1a0046a8
1a001bf0:	1a001f25 	.word	0x1a001f25
1a001bf4:	10002b1c 	.word	0x10002b1c

1a001bf8 <xTimerCreateStatic>:
	{
1a001bf8:	b530      	push	{r4, r5, lr}
1a001bfa:	b085      	sub	sp, #20
1a001bfc:	9c09      	ldr	r4, [sp, #36]	; 0x24
			volatile size_t xSize = sizeof( StaticTimer_t );
1a001bfe:	2530      	movs	r5, #48	; 0x30
1a001c00:	9503      	str	r5, [sp, #12]
			configASSERT( xSize == sizeof( Timer_t ) );
1a001c02:	9d03      	ldr	r5, [sp, #12]
1a001c04:	2d30      	cmp	r5, #48	; 0x30
1a001c06:	d008      	beq.n	1a001c1a <xTimerCreateStatic+0x22>
1a001c08:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c0c:	f383 8811 	msr	BASEPRI, r3
1a001c10:	f3bf 8f6f 	isb	sy
1a001c14:	f3bf 8f4f 	dsb	sy
1a001c18:	e7fe      	b.n	1a001c18 <xTimerCreateStatic+0x20>
		configASSERT( pxTimerBuffer );
1a001c1a:	b944      	cbnz	r4, 1a001c2e <xTimerCreateStatic+0x36>
1a001c1c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c20:	f383 8811 	msr	BASEPRI, r3
1a001c24:	f3bf 8f6f 	isb	sy
1a001c28:	f3bf 8f4f 	dsb	sy
1a001c2c:	e7fe      	b.n	1a001c2c <xTimerCreateStatic+0x34>
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
1a001c2e:	9401      	str	r4, [sp, #4]
1a001c30:	9d08      	ldr	r5, [sp, #32]
1a001c32:	9500      	str	r5, [sp, #0]
1a001c34:	f7ff ff8e 	bl	1a001b54 <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
1a001c38:	2301      	movs	r3, #1
1a001c3a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	}
1a001c3e:	4620      	mov	r0, r4
1a001c40:	b005      	add	sp, #20
1a001c42:	bd30      	pop	{r4, r5, pc}

1a001c44 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a001c44:	b1c8      	cbz	r0, 1a001c7a <xTimerGenericCommand+0x36>
{
1a001c46:	b530      	push	{r4, r5, lr}
1a001c48:	b085      	sub	sp, #20
1a001c4a:	4615      	mov	r5, r2
1a001c4c:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a001c4e:	4a17      	ldr	r2, [pc, #92]	; (1a001cac <xTimerGenericCommand+0x68>)
1a001c50:	6810      	ldr	r0, [r2, #0]
1a001c52:	b340      	cbz	r0, 1a001ca6 <xTimerGenericCommand+0x62>
1a001c54:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a001c56:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a001c58:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a001c5a:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a001c5c:	2905      	cmp	r1, #5
1a001c5e:	dc1d      	bgt.n	1a001c9c <xTimerGenericCommand+0x58>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a001c60:	f7ff fea4 	bl	1a0019ac <xTaskGetSchedulerState>
1a001c64:	2802      	cmp	r0, #2
1a001c66:	d011      	beq.n	1a001c8c <xTimerGenericCommand+0x48>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a001c68:	2300      	movs	r3, #0
1a001c6a:	461a      	mov	r2, r3
1a001c6c:	4669      	mov	r1, sp
1a001c6e:	480f      	ldr	r0, [pc, #60]	; (1a001cac <xTimerGenericCommand+0x68>)
1a001c70:	6800      	ldr	r0, [r0, #0]
1a001c72:	f7fe fde5 	bl	1a000840 <xQueueGenericSend>
}
1a001c76:	b005      	add	sp, #20
1a001c78:	bd30      	pop	{r4, r5, pc}
1a001c7a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c7e:	f383 8811 	msr	BASEPRI, r3
1a001c82:	f3bf 8f6f 	isb	sy
1a001c86:	f3bf 8f4f 	dsb	sy
1a001c8a:	e7fe      	b.n	1a001c8a <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a001c8c:	2300      	movs	r3, #0
1a001c8e:	9a08      	ldr	r2, [sp, #32]
1a001c90:	4669      	mov	r1, sp
1a001c92:	4806      	ldr	r0, [pc, #24]	; (1a001cac <xTimerGenericCommand+0x68>)
1a001c94:	6800      	ldr	r0, [r0, #0]
1a001c96:	f7fe fdd3 	bl	1a000840 <xQueueGenericSend>
1a001c9a:	e7ec      	b.n	1a001c76 <xTimerGenericCommand+0x32>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a001c9c:	2300      	movs	r3, #0
1a001c9e:	4669      	mov	r1, sp
1a001ca0:	f7fe fe8c 	bl	1a0009bc <xQueueGenericSendFromISR>
1a001ca4:	e7e7      	b.n	1a001c76 <xTimerGenericCommand+0x32>
BaseType_t xReturn = pdFAIL;
1a001ca6:	2000      	movs	r0, #0
	return xReturn;
1a001ca8:	e7e5      	b.n	1a001c76 <xTimerGenericCommand+0x32>
1a001caa:	bf00      	nop
1a001cac:	10002b18 	.word	0x10002b18

1a001cb0 <prvSwitchTimerLists>:
{
1a001cb0:	b570      	push	{r4, r5, r6, lr}
1a001cb2:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a001cb4:	4b1a      	ldr	r3, [pc, #104]	; (1a001d20 <prvSwitchTimerLists+0x70>)
1a001cb6:	681b      	ldr	r3, [r3, #0]
1a001cb8:	681a      	ldr	r2, [r3, #0]
1a001cba:	b352      	cbz	r2, 1a001d12 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001cbc:	68db      	ldr	r3, [r3, #12]
1a001cbe:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001cc0:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001cc2:	1d25      	adds	r5, r4, #4
1a001cc4:	4628      	mov	r0, r5
1a001cc6:	f7fe fffc 	bl	1a000cc2 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001cca:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001ccc:	4620      	mov	r0, r4
1a001cce:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001cd0:	69e3      	ldr	r3, [r4, #28]
1a001cd2:	2b01      	cmp	r3, #1
1a001cd4:	d1ee      	bne.n	1a001cb4 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a001cd6:	69a3      	ldr	r3, [r4, #24]
1a001cd8:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a001cda:	429e      	cmp	r6, r3
1a001cdc:	d207      	bcs.n	1a001cee <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a001cde:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001ce0:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001ce2:	4629      	mov	r1, r5
1a001ce4:	4b0e      	ldr	r3, [pc, #56]	; (1a001d20 <prvSwitchTimerLists+0x70>)
1a001ce6:	6818      	ldr	r0, [r3, #0]
1a001ce8:	f7fe ffd1 	bl	1a000c8e <vListInsert>
1a001cec:	e7e2      	b.n	1a001cb4 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001cee:	2100      	movs	r1, #0
1a001cf0:	9100      	str	r1, [sp, #0]
1a001cf2:	460b      	mov	r3, r1
1a001cf4:	4632      	mov	r2, r6
1a001cf6:	4620      	mov	r0, r4
1a001cf8:	f7ff ffa4 	bl	1a001c44 <xTimerGenericCommand>
				configASSERT( xResult );
1a001cfc:	2800      	cmp	r0, #0
1a001cfe:	d1d9      	bne.n	1a001cb4 <prvSwitchTimerLists+0x4>
1a001d00:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d04:	f383 8811 	msr	BASEPRI, r3
1a001d08:	f3bf 8f6f 	isb	sy
1a001d0c:	f3bf 8f4f 	dsb	sy
1a001d10:	e7fe      	b.n	1a001d10 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a001d12:	4a04      	ldr	r2, [pc, #16]	; (1a001d24 <prvSwitchTimerLists+0x74>)
1a001d14:	6810      	ldr	r0, [r2, #0]
1a001d16:	4902      	ldr	r1, [pc, #8]	; (1a001d20 <prvSwitchTimerLists+0x70>)
1a001d18:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a001d1a:	6013      	str	r3, [r2, #0]
}
1a001d1c:	b002      	add	sp, #8
1a001d1e:	bd70      	pop	{r4, r5, r6, pc}
1a001d20:	100029f4 	.word	0x100029f4
1a001d24:	100029f8 	.word	0x100029f8

1a001d28 <prvSampleTimeNow>:
{
1a001d28:	b538      	push	{r3, r4, r5, lr}
1a001d2a:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a001d2c:	f7ff fb14 	bl	1a001358 <xTaskGetTickCount>
1a001d30:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a001d32:	4b07      	ldr	r3, [pc, #28]	; (1a001d50 <prvSampleTimeNow+0x28>)
1a001d34:	681b      	ldr	r3, [r3, #0]
1a001d36:	4283      	cmp	r3, r0
1a001d38:	d805      	bhi.n	1a001d46 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a001d3a:	2300      	movs	r3, #0
1a001d3c:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a001d3e:	4b04      	ldr	r3, [pc, #16]	; (1a001d50 <prvSampleTimeNow+0x28>)
1a001d40:	601c      	str	r4, [r3, #0]
}
1a001d42:	4620      	mov	r0, r4
1a001d44:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a001d46:	f7ff ffb3 	bl	1a001cb0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a001d4a:	2301      	movs	r3, #1
1a001d4c:	602b      	str	r3, [r5, #0]
1a001d4e:	e7f6      	b.n	1a001d3e <prvSampleTimeNow+0x16>
1a001d50:	10002ac4 	.word	0x10002ac4

1a001d54 <prvProcessExpiredTimer>:
{
1a001d54:	b570      	push	{r4, r5, r6, lr}
1a001d56:	b082      	sub	sp, #8
1a001d58:	4605      	mov	r5, r0
1a001d5a:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001d5c:	4b14      	ldr	r3, [pc, #80]	; (1a001db0 <prvProcessExpiredTimer+0x5c>)
1a001d5e:	681b      	ldr	r3, [r3, #0]
1a001d60:	68db      	ldr	r3, [r3, #12]
1a001d62:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001d64:	1d20      	adds	r0, r4, #4
1a001d66:	f7fe ffac 	bl	1a000cc2 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001d6a:	69e3      	ldr	r3, [r4, #28]
1a001d6c:	2b01      	cmp	r3, #1
1a001d6e:	d004      	beq.n	1a001d7a <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001d70:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001d72:	4620      	mov	r0, r4
1a001d74:	4798      	blx	r3
}
1a001d76:	b002      	add	sp, #8
1a001d78:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a001d7a:	69a1      	ldr	r1, [r4, #24]
1a001d7c:	462b      	mov	r3, r5
1a001d7e:	4632      	mov	r2, r6
1a001d80:	4429      	add	r1, r5
1a001d82:	4620      	mov	r0, r4
1a001d84:	f7ff fe8a 	bl	1a001a9c <prvInsertTimerInActiveList>
1a001d88:	2800      	cmp	r0, #0
1a001d8a:	d0f1      	beq.n	1a001d70 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001d8c:	2100      	movs	r1, #0
1a001d8e:	9100      	str	r1, [sp, #0]
1a001d90:	460b      	mov	r3, r1
1a001d92:	462a      	mov	r2, r5
1a001d94:	4620      	mov	r0, r4
1a001d96:	f7ff ff55 	bl	1a001c44 <xTimerGenericCommand>
			configASSERT( xResult );
1a001d9a:	2800      	cmp	r0, #0
1a001d9c:	d1e8      	bne.n	1a001d70 <prvProcessExpiredTimer+0x1c>
1a001d9e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001da2:	f383 8811 	msr	BASEPRI, r3
1a001da6:	f3bf 8f6f 	isb	sy
1a001daa:	f3bf 8f4f 	dsb	sy
1a001dae:	e7fe      	b.n	1a001dae <prvProcessExpiredTimer+0x5a>
1a001db0:	100029f4 	.word	0x100029f4

1a001db4 <prvProcessTimerOrBlockTask>:
{
1a001db4:	b570      	push	{r4, r5, r6, lr}
1a001db6:	b082      	sub	sp, #8
1a001db8:	4606      	mov	r6, r0
1a001dba:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a001dbc:	f7ff fac4 	bl	1a001348 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a001dc0:	a801      	add	r0, sp, #4
1a001dc2:	f7ff ffb1 	bl	1a001d28 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a001dc6:	9b01      	ldr	r3, [sp, #4]
1a001dc8:	bb1b      	cbnz	r3, 1a001e12 <prvProcessTimerOrBlockTask+0x5e>
1a001dca:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a001dcc:	b90c      	cbnz	r4, 1a001dd2 <prvProcessTimerOrBlockTask+0x1e>
1a001dce:	42b0      	cmp	r0, r6
1a001dd0:	d218      	bcs.n	1a001e04 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a001dd2:	b12c      	cbz	r4, 1a001de0 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a001dd4:	4b11      	ldr	r3, [pc, #68]	; (1a001e1c <prvProcessTimerOrBlockTask+0x68>)
1a001dd6:	681b      	ldr	r3, [r3, #0]
1a001dd8:	681c      	ldr	r4, [r3, #0]
1a001dda:	fab4 f484 	clz	r4, r4
1a001dde:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a001de0:	4622      	mov	r2, r4
1a001de2:	1b71      	subs	r1, r6, r5
1a001de4:	4b0e      	ldr	r3, [pc, #56]	; (1a001e20 <prvProcessTimerOrBlockTask+0x6c>)
1a001de6:	6818      	ldr	r0, [r3, #0]
1a001de8:	f7fe ff0e 	bl	1a000c08 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a001dec:	f7ff fb46 	bl	1a00147c <xTaskResumeAll>
1a001df0:	b988      	cbnz	r0, 1a001e16 <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a001df2:	4b0c      	ldr	r3, [pc, #48]	; (1a001e24 <prvProcessTimerOrBlockTask+0x70>)
1a001df4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001df8:	601a      	str	r2, [r3, #0]
1a001dfa:	f3bf 8f4f 	dsb	sy
1a001dfe:	f3bf 8f6f 	isb	sy
1a001e02:	e008      	b.n	1a001e16 <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a001e04:	f7ff fb3a 	bl	1a00147c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a001e08:	4629      	mov	r1, r5
1a001e0a:	4630      	mov	r0, r6
1a001e0c:	f7ff ffa2 	bl	1a001d54 <prvProcessExpiredTimer>
1a001e10:	e001      	b.n	1a001e16 <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a001e12:	f7ff fb33 	bl	1a00147c <xTaskResumeAll>
}
1a001e16:	b002      	add	sp, #8
1a001e18:	bd70      	pop	{r4, r5, r6, pc}
1a001e1a:	bf00      	nop
1a001e1c:	100029f8 	.word	0x100029f8
1a001e20:	10002b18 	.word	0x10002b18
1a001e24:	e000ed04 	.word	0xe000ed04

1a001e28 <prvProcessReceivedCommands>:
{
1a001e28:	b530      	push	{r4, r5, lr}
1a001e2a:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a001e2c:	e002      	b.n	1a001e34 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a001e2e:	9b04      	ldr	r3, [sp, #16]
1a001e30:	2b00      	cmp	r3, #0
1a001e32:	da0f      	bge.n	1a001e54 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a001e34:	2200      	movs	r2, #0
1a001e36:	a904      	add	r1, sp, #16
1a001e38:	4b39      	ldr	r3, [pc, #228]	; (1a001f20 <prvProcessReceivedCommands+0xf8>)
1a001e3a:	6818      	ldr	r0, [r3, #0]
1a001e3c:	f7fe fe24 	bl	1a000a88 <xQueueReceive>
1a001e40:	2800      	cmp	r0, #0
1a001e42:	d06a      	beq.n	1a001f1a <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a001e44:	9b04      	ldr	r3, [sp, #16]
1a001e46:	2b00      	cmp	r3, #0
1a001e48:	daf1      	bge.n	1a001e2e <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a001e4a:	9907      	ldr	r1, [sp, #28]
1a001e4c:	9806      	ldr	r0, [sp, #24]
1a001e4e:	9b05      	ldr	r3, [sp, #20]
1a001e50:	4798      	blx	r3
1a001e52:	e7ec      	b.n	1a001e2e <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a001e54:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a001e56:	6963      	ldr	r3, [r4, #20]
1a001e58:	b113      	cbz	r3, 1a001e60 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001e5a:	1d20      	adds	r0, r4, #4
1a001e5c:	f7fe ff31 	bl	1a000cc2 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a001e60:	a803      	add	r0, sp, #12
1a001e62:	f7ff ff61 	bl	1a001d28 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a001e66:	9b04      	ldr	r3, [sp, #16]
1a001e68:	2b09      	cmp	r3, #9
1a001e6a:	d8e3      	bhi.n	1a001e34 <prvProcessReceivedCommands+0xc>
1a001e6c:	a201      	add	r2, pc, #4	; (adr r2, 1a001e74 <prvProcessReceivedCommands+0x4c>)
1a001e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a001e72:	bf00      	nop
1a001e74:	1a001e9d 	.word	0x1a001e9d
1a001e78:	1a001e9d 	.word	0x1a001e9d
1a001e7c:	1a001e9d 	.word	0x1a001e9d
1a001e80:	1a001e35 	.word	0x1a001e35
1a001e84:	1a001ee5 	.word	0x1a001ee5
1a001e88:	1a001f0b 	.word	0x1a001f0b
1a001e8c:	1a001e9d 	.word	0x1a001e9d
1a001e90:	1a001e9d 	.word	0x1a001e9d
1a001e94:	1a001e35 	.word	0x1a001e35
1a001e98:	1a001ee5 	.word	0x1a001ee5
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a001e9c:	9905      	ldr	r1, [sp, #20]
1a001e9e:	69a5      	ldr	r5, [r4, #24]
1a001ea0:	460b      	mov	r3, r1
1a001ea2:	4602      	mov	r2, r0
1a001ea4:	4429      	add	r1, r5
1a001ea6:	4620      	mov	r0, r4
1a001ea8:	f7ff fdf8 	bl	1a001a9c <prvInsertTimerInActiveList>
1a001eac:	2800      	cmp	r0, #0
1a001eae:	d0c1      	beq.n	1a001e34 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001eb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001eb2:	4620      	mov	r0, r4
1a001eb4:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001eb6:	69e3      	ldr	r3, [r4, #28]
1a001eb8:	2b01      	cmp	r3, #1
1a001eba:	d1bb      	bne.n	1a001e34 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a001ebc:	69a2      	ldr	r2, [r4, #24]
1a001ebe:	2100      	movs	r1, #0
1a001ec0:	9100      	str	r1, [sp, #0]
1a001ec2:	460b      	mov	r3, r1
1a001ec4:	9805      	ldr	r0, [sp, #20]
1a001ec6:	4402      	add	r2, r0
1a001ec8:	4620      	mov	r0, r4
1a001eca:	f7ff febb 	bl	1a001c44 <xTimerGenericCommand>
							configASSERT( xResult );
1a001ece:	2800      	cmp	r0, #0
1a001ed0:	d1b0      	bne.n	1a001e34 <prvProcessReceivedCommands+0xc>
1a001ed2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ed6:	f383 8811 	msr	BASEPRI, r3
1a001eda:	f3bf 8f6f 	isb	sy
1a001ede:	f3bf 8f4f 	dsb	sy
1a001ee2:	e7fe      	b.n	1a001ee2 <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a001ee4:	9905      	ldr	r1, [sp, #20]
1a001ee6:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a001ee8:	b131      	cbz	r1, 1a001ef8 <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a001eea:	4603      	mov	r3, r0
1a001eec:	4602      	mov	r2, r0
1a001eee:	4401      	add	r1, r0
1a001ef0:	4620      	mov	r0, r4
1a001ef2:	f7ff fdd3 	bl	1a001a9c <prvInsertTimerInActiveList>
					break;
1a001ef6:	e79d      	b.n	1a001e34 <prvProcessReceivedCommands+0xc>
1a001ef8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001efc:	f383 8811 	msr	BASEPRI, r3
1a001f00:	f3bf 8f6f 	isb	sy
1a001f04:	f3bf 8f4f 	dsb	sy
1a001f08:	e7fe      	b.n	1a001f08 <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a001f0a:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a001f0e:	2b00      	cmp	r3, #0
1a001f10:	d190      	bne.n	1a001e34 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
1a001f12:	4620      	mov	r0, r4
1a001f14:	f7fe fb4c 	bl	1a0005b0 <vPortFree>
1a001f18:	e78c      	b.n	1a001e34 <prvProcessReceivedCommands+0xc>
}
1a001f1a:	b009      	add	sp, #36	; 0x24
1a001f1c:	bd30      	pop	{r4, r5, pc}
1a001f1e:	bf00      	nop
1a001f20:	10002b18 	.word	0x10002b18

1a001f24 <prvTimerTask>:
{
1a001f24:	b500      	push	{lr}
1a001f26:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a001f28:	a801      	add	r0, sp, #4
1a001f2a:	f7ff fda7 	bl	1a001a7c <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a001f2e:	9901      	ldr	r1, [sp, #4]
1a001f30:	f7ff ff40 	bl	1a001db4 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a001f34:	f7ff ff78 	bl	1a001e28 <prvProcessReceivedCommands>
1a001f38:	e7f6      	b.n	1a001f28 <prvTimerTask+0x4>
1a001f3a:	Address 0x000000001a001f3a is out of bounds.


1a001f3c <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a001f3c:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a001f3e:	2300      	movs	r3, #0
1a001f40:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a001f42:	4b0d      	ldr	r3, [pc, #52]	; (1a001f78 <prvTaskExitError+0x3c>)
1a001f44:	681b      	ldr	r3, [r3, #0]
1a001f46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001f4a:	d008      	beq.n	1a001f5e <prvTaskExitError+0x22>
1a001f4c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f50:	f383 8811 	msr	BASEPRI, r3
1a001f54:	f3bf 8f6f 	isb	sy
1a001f58:	f3bf 8f4f 	dsb	sy
1a001f5c:	e7fe      	b.n	1a001f5c <prvTaskExitError+0x20>
1a001f5e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f62:	f383 8811 	msr	BASEPRI, r3
1a001f66:	f3bf 8f6f 	isb	sy
1a001f6a:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a001f6e:	9b01      	ldr	r3, [sp, #4]
1a001f70:	2b00      	cmp	r3, #0
1a001f72:	d0fc      	beq.n	1a001f6e <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a001f74:	b002      	add	sp, #8
1a001f76:	4770      	bx	lr
1a001f78:	10000000 	.word	0x10000000

1a001f7c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a001f7c:	4808      	ldr	r0, [pc, #32]	; (1a001fa0 <prvPortStartFirstTask+0x24>)
1a001f7e:	6800      	ldr	r0, [r0, #0]
1a001f80:	6800      	ldr	r0, [r0, #0]
1a001f82:	f380 8808 	msr	MSP, r0
1a001f86:	f04f 0000 	mov.w	r0, #0
1a001f8a:	f380 8814 	msr	CONTROL, r0
1a001f8e:	b662      	cpsie	i
1a001f90:	b661      	cpsie	f
1a001f92:	f3bf 8f4f 	dsb	sy
1a001f96:	f3bf 8f6f 	isb	sy
1a001f9a:	df00      	svc	0
1a001f9c:	bf00      	nop
1a001f9e:	0000      	.short	0x0000
1a001fa0:	e000ed08 	.word	0xe000ed08

1a001fa4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a001fa4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a001fb4 <vPortEnableVFP+0x10>
1a001fa8:	6801      	ldr	r1, [r0, #0]
1a001faa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a001fae:	6001      	str	r1, [r0, #0]
1a001fb0:	4770      	bx	lr
1a001fb2:	0000      	.short	0x0000
1a001fb4:	e000ed88 	.word	0xe000ed88

1a001fb8 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a001fb8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a001fbc:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a001fc0:	f021 0101 	bic.w	r1, r1, #1
1a001fc4:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a001fc8:	4b05      	ldr	r3, [pc, #20]	; (1a001fe0 <pxPortInitialiseStack+0x28>)
1a001fca:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a001fce:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a001fd2:	f06f 0302 	mvn.w	r3, #2
1a001fd6:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a001fda:	3844      	subs	r0, #68	; 0x44
1a001fdc:	4770      	bx	lr
1a001fde:	bf00      	nop
1a001fe0:	1a001f3d 	.word	0x1a001f3d
1a001fe4:	ffffffff 	.word	0xffffffff
1a001fe8:	ffffffff 	.word	0xffffffff
1a001fec:	ffffffff 	.word	0xffffffff

1a001ff0 <SVC_Handler>:
	__asm volatile (
1a001ff0:	4b07      	ldr	r3, [pc, #28]	; (1a002010 <pxCurrentTCBConst2>)
1a001ff2:	6819      	ldr	r1, [r3, #0]
1a001ff4:	6808      	ldr	r0, [r1, #0]
1a001ff6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001ffa:	f380 8809 	msr	PSP, r0
1a001ffe:	f3bf 8f6f 	isb	sy
1a002002:	f04f 0000 	mov.w	r0, #0
1a002006:	f380 8811 	msr	BASEPRI, r0
1a00200a:	4770      	bx	lr
1a00200c:	f3af 8000 	nop.w

1a002010 <pxCurrentTCBConst2>:
1a002010:	100028cc 	.word	0x100028cc

1a002014 <vPortEnterCritical>:
1a002014:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002018:	f383 8811 	msr	BASEPRI, r3
1a00201c:	f3bf 8f6f 	isb	sy
1a002020:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a002024:	4a0a      	ldr	r2, [pc, #40]	; (1a002050 <vPortEnterCritical+0x3c>)
1a002026:	6813      	ldr	r3, [r2, #0]
1a002028:	3301      	adds	r3, #1
1a00202a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a00202c:	2b01      	cmp	r3, #1
1a00202e:	d000      	beq.n	1a002032 <vPortEnterCritical+0x1e>
}
1a002030:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a002032:	4b08      	ldr	r3, [pc, #32]	; (1a002054 <vPortEnterCritical+0x40>)
1a002034:	681b      	ldr	r3, [r3, #0]
1a002036:	f013 0fff 	tst.w	r3, #255	; 0xff
1a00203a:	d0f9      	beq.n	1a002030 <vPortEnterCritical+0x1c>
1a00203c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002040:	f383 8811 	msr	BASEPRI, r3
1a002044:	f3bf 8f6f 	isb	sy
1a002048:	f3bf 8f4f 	dsb	sy
1a00204c:	e7fe      	b.n	1a00204c <vPortEnterCritical+0x38>
1a00204e:	bf00      	nop
1a002050:	10000000 	.word	0x10000000
1a002054:	e000ed04 	.word	0xe000ed04

1a002058 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a002058:	4b09      	ldr	r3, [pc, #36]	; (1a002080 <vPortExitCritical+0x28>)
1a00205a:	681b      	ldr	r3, [r3, #0]
1a00205c:	b943      	cbnz	r3, 1a002070 <vPortExitCritical+0x18>
1a00205e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002062:	f383 8811 	msr	BASEPRI, r3
1a002066:	f3bf 8f6f 	isb	sy
1a00206a:	f3bf 8f4f 	dsb	sy
1a00206e:	e7fe      	b.n	1a00206e <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a002070:	3b01      	subs	r3, #1
1a002072:	4a03      	ldr	r2, [pc, #12]	; (1a002080 <vPortExitCritical+0x28>)
1a002074:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a002076:	b90b      	cbnz	r3, 1a00207c <vPortExitCritical+0x24>
	__asm volatile
1a002078:	f383 8811 	msr	BASEPRI, r3
}
1a00207c:	4770      	bx	lr
1a00207e:	bf00      	nop
1a002080:	10000000 	.word	0x10000000
1a002084:	ffffffff 	.word	0xffffffff
1a002088:	ffffffff 	.word	0xffffffff
1a00208c:	ffffffff 	.word	0xffffffff

1a002090 <PendSV_Handler>:
	__asm volatile
1a002090:	f3ef 8009 	mrs	r0, PSP
1a002094:	f3bf 8f6f 	isb	sy
1a002098:	4b15      	ldr	r3, [pc, #84]	; (1a0020f0 <pxCurrentTCBConst>)
1a00209a:	681a      	ldr	r2, [r3, #0]
1a00209c:	f01e 0f10 	tst.w	lr, #16
1a0020a0:	bf08      	it	eq
1a0020a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a0020a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0020aa:	6010      	str	r0, [r2, #0]
1a0020ac:	e92d 0009 	stmdb	sp!, {r0, r3}
1a0020b0:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a0020b4:	f380 8811 	msr	BASEPRI, r0
1a0020b8:	f3bf 8f4f 	dsb	sy
1a0020bc:	f3bf 8f6f 	isb	sy
1a0020c0:	f7ff face 	bl	1a001660 <vTaskSwitchContext>
1a0020c4:	f04f 0000 	mov.w	r0, #0
1a0020c8:	f380 8811 	msr	BASEPRI, r0
1a0020cc:	bc09      	pop	{r0, r3}
1a0020ce:	6819      	ldr	r1, [r3, #0]
1a0020d0:	6808      	ldr	r0, [r1, #0]
1a0020d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0020d6:	f01e 0f10 	tst.w	lr, #16
1a0020da:	bf08      	it	eq
1a0020dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a0020e0:	f380 8809 	msr	PSP, r0
1a0020e4:	f3bf 8f6f 	isb	sy
1a0020e8:	4770      	bx	lr
1a0020ea:	bf00      	nop
1a0020ec:	f3af 8000 	nop.w

1a0020f0 <pxCurrentTCBConst>:
1a0020f0:	100028cc 	.word	0x100028cc

1a0020f4 <SysTick_Handler>:
{
1a0020f4:	b508      	push	{r3, lr}
	__asm volatile
1a0020f6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0020fa:	f383 8811 	msr	BASEPRI, r3
1a0020fe:	f3bf 8f6f 	isb	sy
1a002102:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a002106:	f7ff f92d 	bl	1a001364 <xTaskIncrementTick>
1a00210a:	b118      	cbz	r0, 1a002114 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a00210c:	4b03      	ldr	r3, [pc, #12]	; (1a00211c <SysTick_Handler+0x28>)
1a00210e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002112:	601a      	str	r2, [r3, #0]
	__asm volatile
1a002114:	2300      	movs	r3, #0
1a002116:	f383 8811 	msr	BASEPRI, r3
}
1a00211a:	bd08      	pop	{r3, pc}
1a00211c:	e000ed04 	.word	0xe000ed04

1a002120 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a002120:	4a08      	ldr	r2, [pc, #32]	; (1a002144 <vPortSetupTimerInterrupt+0x24>)
1a002122:	2300      	movs	r3, #0
1a002124:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a002126:	4908      	ldr	r1, [pc, #32]	; (1a002148 <vPortSetupTimerInterrupt+0x28>)
1a002128:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a00212a:	4b08      	ldr	r3, [pc, #32]	; (1a00214c <vPortSetupTimerInterrupt+0x2c>)
1a00212c:	681b      	ldr	r3, [r3, #0]
1a00212e:	4908      	ldr	r1, [pc, #32]	; (1a002150 <vPortSetupTimerInterrupt+0x30>)
1a002130:	fba1 1303 	umull	r1, r3, r1, r3
1a002134:	099b      	lsrs	r3, r3, #6
1a002136:	3b01      	subs	r3, #1
1a002138:	4906      	ldr	r1, [pc, #24]	; (1a002154 <vPortSetupTimerInterrupt+0x34>)
1a00213a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a00213c:	2307      	movs	r3, #7
1a00213e:	6013      	str	r3, [r2, #0]
}
1a002140:	4770      	bx	lr
1a002142:	bf00      	nop
1a002144:	e000e010 	.word	0xe000e010
1a002148:	e000e018 	.word	0xe000e018
1a00214c:	10002bc0 	.word	0x10002bc0
1a002150:	10624dd3 	.word	0x10624dd3
1a002154:	e000e014 	.word	0xe000e014

1a002158 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002158:	4b3a      	ldr	r3, [pc, #232]	; (1a002244 <xPortStartScheduler+0xec>)
1a00215a:	681a      	ldr	r2, [r3, #0]
1a00215c:	4b3a      	ldr	r3, [pc, #232]	; (1a002248 <xPortStartScheduler+0xf0>)
1a00215e:	429a      	cmp	r2, r3
1a002160:	d00d      	beq.n	1a00217e <xPortStartScheduler+0x26>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002162:	4b38      	ldr	r3, [pc, #224]	; (1a002244 <xPortStartScheduler+0xec>)
1a002164:	681a      	ldr	r2, [r3, #0]
1a002166:	4b39      	ldr	r3, [pc, #228]	; (1a00224c <xPortStartScheduler+0xf4>)
1a002168:	429a      	cmp	r2, r3
1a00216a:	d111      	bne.n	1a002190 <xPortStartScheduler+0x38>
	__asm volatile
1a00216c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002170:	f383 8811 	msr	BASEPRI, r3
1a002174:	f3bf 8f6f 	isb	sy
1a002178:	f3bf 8f4f 	dsb	sy
1a00217c:	e7fe      	b.n	1a00217c <xPortStartScheduler+0x24>
1a00217e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002182:	f383 8811 	msr	BASEPRI, r3
1a002186:	f3bf 8f6f 	isb	sy
1a00218a:	f3bf 8f4f 	dsb	sy
1a00218e:	e7fe      	b.n	1a00218e <xPortStartScheduler+0x36>
{
1a002190:	b510      	push	{r4, lr}
1a002192:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a002194:	4b2e      	ldr	r3, [pc, #184]	; (1a002250 <xPortStartScheduler+0xf8>)
1a002196:	781a      	ldrb	r2, [r3, #0]
1a002198:	b2d2      	uxtb	r2, r2
1a00219a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a00219c:	22ff      	movs	r2, #255	; 0xff
1a00219e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a0021a0:	781b      	ldrb	r3, [r3, #0]
1a0021a2:	b2db      	uxtb	r3, r3
1a0021a4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a0021a8:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0021ac:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a0021b0:	4a28      	ldr	r2, [pc, #160]	; (1a002254 <xPortStartScheduler+0xfc>)
1a0021b2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a0021b4:	4b28      	ldr	r3, [pc, #160]	; (1a002258 <xPortStartScheduler+0x100>)
1a0021b6:	2207      	movs	r2, #7
1a0021b8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a0021ba:	e009      	b.n	1a0021d0 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
1a0021bc:	4a26      	ldr	r2, [pc, #152]	; (1a002258 <xPortStartScheduler+0x100>)
1a0021be:	6813      	ldr	r3, [r2, #0]
1a0021c0:	3b01      	subs	r3, #1
1a0021c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a0021c4:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0021c8:	005b      	lsls	r3, r3, #1
1a0021ca:	b2db      	uxtb	r3, r3
1a0021cc:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a0021d0:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0021d4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0021d8:	d1f0      	bne.n	1a0021bc <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a0021da:	4b1f      	ldr	r3, [pc, #124]	; (1a002258 <xPortStartScheduler+0x100>)
1a0021dc:	681b      	ldr	r3, [r3, #0]
1a0021de:	2b04      	cmp	r3, #4
1a0021e0:	d008      	beq.n	1a0021f4 <xPortStartScheduler+0x9c>
1a0021e2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021e6:	f383 8811 	msr	BASEPRI, r3
1a0021ea:	f3bf 8f6f 	isb	sy
1a0021ee:	f3bf 8f4f 	dsb	sy
1a0021f2:	e7fe      	b.n	1a0021f2 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a0021f4:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a0021f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a0021fa:	4a17      	ldr	r2, [pc, #92]	; (1a002258 <xPortStartScheduler+0x100>)
1a0021fc:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a0021fe:	9b01      	ldr	r3, [sp, #4]
1a002200:	b2db      	uxtb	r3, r3
1a002202:	4a13      	ldr	r2, [pc, #76]	; (1a002250 <xPortStartScheduler+0xf8>)
1a002204:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a002206:	4b15      	ldr	r3, [pc, #84]	; (1a00225c <xPortStartScheduler+0x104>)
1a002208:	681a      	ldr	r2, [r3, #0]
1a00220a:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a00220e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a002210:	681a      	ldr	r2, [r3, #0]
1a002212:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a002216:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a002218:	f7ff ff82 	bl	1a002120 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a00221c:	2400      	movs	r4, #0
1a00221e:	4b10      	ldr	r3, [pc, #64]	; (1a002260 <xPortStartScheduler+0x108>)
1a002220:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a002222:	f7ff febf 	bl	1a001fa4 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a002226:	4a0f      	ldr	r2, [pc, #60]	; (1a002264 <xPortStartScheduler+0x10c>)
1a002228:	6813      	ldr	r3, [r2, #0]
1a00222a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a00222e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a002230:	f7ff fea4 	bl	1a001f7c <prvPortStartFirstTask>
	vTaskSwitchContext();
1a002234:	f7ff fa14 	bl	1a001660 <vTaskSwitchContext>
	prvTaskExitError();
1a002238:	f7ff fe80 	bl	1a001f3c <prvTaskExitError>
}
1a00223c:	4620      	mov	r0, r4
1a00223e:	b002      	add	sp, #8
1a002240:	bd10      	pop	{r4, pc}
1a002242:	bf00      	nop
1a002244:	e000ed00 	.word	0xe000ed00
1a002248:	410fc271 	.word	0x410fc271
1a00224c:	410fc270 	.word	0x410fc270
1a002250:	e000e400 	.word	0xe000e400
1a002254:	10002b20 	.word	0x10002b20
1a002258:	10002b24 	.word	0x10002b24
1a00225c:	e000ed20 	.word	0xe000ed20
1a002260:	10000000 	.word	0x10000000
1a002264:	e000ef34 	.word	0xe000ef34

1a002268 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a002268:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a00226c:	2b0f      	cmp	r3, #15
1a00226e:	d90f      	bls.n	1a002290 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a002270:	4a10      	ldr	r2, [pc, #64]	; (1a0022b4 <vPortValidateInterruptPriority+0x4c>)
1a002272:	5c9b      	ldrb	r3, [r3, r2]
1a002274:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a002276:	4a10      	ldr	r2, [pc, #64]	; (1a0022b8 <vPortValidateInterruptPriority+0x50>)
1a002278:	7812      	ldrb	r2, [r2, #0]
1a00227a:	429a      	cmp	r2, r3
1a00227c:	d908      	bls.n	1a002290 <vPortValidateInterruptPriority+0x28>
1a00227e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002282:	f383 8811 	msr	BASEPRI, r3
1a002286:	f3bf 8f6f 	isb	sy
1a00228a:	f3bf 8f4f 	dsb	sy
1a00228e:	e7fe      	b.n	1a00228e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a002290:	4b0a      	ldr	r3, [pc, #40]	; (1a0022bc <vPortValidateInterruptPriority+0x54>)
1a002292:	681b      	ldr	r3, [r3, #0]
1a002294:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002298:	4a09      	ldr	r2, [pc, #36]	; (1a0022c0 <vPortValidateInterruptPriority+0x58>)
1a00229a:	6812      	ldr	r2, [r2, #0]
1a00229c:	4293      	cmp	r3, r2
1a00229e:	d908      	bls.n	1a0022b2 <vPortValidateInterruptPriority+0x4a>
1a0022a0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0022a4:	f383 8811 	msr	BASEPRI, r3
1a0022a8:	f3bf 8f6f 	isb	sy
1a0022ac:	f3bf 8f4f 	dsb	sy
1a0022b0:	e7fe      	b.n	1a0022b0 <vPortValidateInterruptPriority+0x48>
	}
1a0022b2:	4770      	bx	lr
1a0022b4:	e000e3f0 	.word	0xe000e3f0
1a0022b8:	10002b20 	.word	0x10002b20
1a0022bc:	e000ed0c 	.word	0xe000ed0c
1a0022c0:	10002b24 	.word	0x10002b24

1a0022c4 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0022c4:	2200      	movs	r2, #0
1a0022c6:	2a05      	cmp	r2, #5
1a0022c8:	d819      	bhi.n	1a0022fe <Board_LED_Init+0x3a>
{
1a0022ca:	b470      	push	{r4, r5, r6}
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a0022cc:	490c      	ldr	r1, [pc, #48]	; (1a002300 <Board_LED_Init+0x3c>)
1a0022ce:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a0022d2:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a0022d6:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a0022d8:	4b0a      	ldr	r3, [pc, #40]	; (1a002304 <Board_LED_Init+0x40>)
1a0022da:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a0022de:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a0022e2:	2001      	movs	r0, #1
1a0022e4:	40a0      	lsls	r0, r4
1a0022e6:	4301      	orrs	r1, r0
1a0022e8:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a0022ec:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a0022f0:	2100      	movs	r1, #0
1a0022f2:	5519      	strb	r1, [r3, r4]
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0022f4:	3201      	adds	r2, #1
1a0022f6:	2a05      	cmp	r2, #5
1a0022f8:	d9e8      	bls.n	1a0022cc <Board_LED_Init+0x8>
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a0022fa:	bc70      	pop	{r4, r5, r6}
1a0022fc:	4770      	bx	lr
1a0022fe:	4770      	bx	lr
1a002300:	1a0046bc 	.word	0x1a0046bc
1a002304:	400f4000 	.word	0x400f4000

1a002308 <Board_TEC_Init>:


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002308:	2300      	movs	r3, #0
1a00230a:	2b03      	cmp	r3, #3
1a00230c:	d816      	bhi.n	1a00233c <Board_TEC_Init+0x34>
{
1a00230e:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002310:	490b      	ldr	r1, [pc, #44]	; (1a002340 <Board_TEC_Init+0x38>)
1a002312:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002316:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00231a:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a00231c:	4c09      	ldr	r4, [pc, #36]	; (1a002344 <Board_TEC_Init+0x3c>)
1a00231e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002322:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002326:	2001      	movs	r0, #1
1a002328:	40a8      	lsls	r0, r5
1a00232a:	ea21 0100 	bic.w	r1, r1, r0
1a00232e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002332:	3301      	adds	r3, #1
1a002334:	2b03      	cmp	r3, #3
1a002336:	d9eb      	bls.n	1a002310 <Board_TEC_Init+0x8>
    }
}
1a002338:	bc30      	pop	{r4, r5}
1a00233a:	4770      	bx	lr
1a00233c:	4770      	bx	lr
1a00233e:	bf00      	nop
1a002340:	1a0046b4 	.word	0x1a0046b4
1a002344:	400f4000 	.word	0x400f4000

1a002348 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002348:	2300      	movs	r3, #0
1a00234a:	2b08      	cmp	r3, #8
1a00234c:	d816      	bhi.n	1a00237c <Board_GPIO_Init+0x34>
{
1a00234e:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002350:	490b      	ldr	r1, [pc, #44]	; (1a002380 <Board_GPIO_Init+0x38>)
1a002352:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002356:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00235a:	784d      	ldrb	r5, [r1, #1]
1a00235c:	4c09      	ldr	r4, [pc, #36]	; (1a002384 <Board_GPIO_Init+0x3c>)
1a00235e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002362:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002366:	2001      	movs	r0, #1
1a002368:	40a8      	lsls	r0, r5
1a00236a:	ea21 0100 	bic.w	r1, r1, r0
1a00236e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002372:	3301      	adds	r3, #1
1a002374:	2b08      	cmp	r3, #8
1a002376:	d9eb      	bls.n	1a002350 <Board_GPIO_Init+0x8>
    }
}
1a002378:	bc30      	pop	{r4, r5}
1a00237a:	4770      	bx	lr
1a00237c:	4770      	bx	lr
1a00237e:	bf00      	nop
1a002380:	1a0046c8 	.word	0x1a0046c8
1a002384:	400f4000 	.word	0x400f4000

1a002388 <Board_ADC_Init>:
    Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a002388:	b510      	push	{r4, lr}
1a00238a:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a00238c:	4c08      	ldr	r4, [pc, #32]	; (1a0023b0 <Board_ADC_Init+0x28>)
1a00238e:	4669      	mov	r1, sp
1a002390:	4620      	mov	r0, r4
1a002392:	f000 f9bd 	bl	1a002710 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a002396:	4a07      	ldr	r2, [pc, #28]	; (1a0023b4 <Board_ADC_Init+0x2c>)
1a002398:	4669      	mov	r1, sp
1a00239a:	4620      	mov	r0, r4
1a00239c:	f000 f9d8 	bl	1a002750 <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a0023a0:	2200      	movs	r2, #0
1a0023a2:	4669      	mov	r1, sp
1a0023a4:	4620      	mov	r0, r4
1a0023a6:	f000 f9ec 	bl	1a002782 <Chip_ADC_SetResolution>
}
1a0023aa:	b002      	add	sp, #8
1a0023ac:	bd10      	pop	{r4, pc}
1a0023ae:	bf00      	nop
1a0023b0:	400e3000 	.word	0x400e3000
1a0023b4:	00061a80 	.word	0x00061a80

1a0023b8 <Board_SPI_Init>:
{
1a0023b8:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a0023ba:	4c0b      	ldr	r4, [pc, #44]	; (1a0023e8 <Board_SPI_Init+0x30>)
1a0023bc:	4620      	mov	r0, r4
1a0023be:	f000 fda3 	bl	1a002f08 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0023c2:	6863      	ldr	r3, [r4, #4]
1a0023c4:	f023 0304 	bic.w	r3, r3, #4
1a0023c8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0023ca:	6823      	ldr	r3, [r4, #0]
1a0023cc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0023d0:	f043 0307 	orr.w	r3, r3, #7
1a0023d4:	6023      	str	r3, [r4, #0]
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0023d6:	4905      	ldr	r1, [pc, #20]	; (1a0023ec <Board_SPI_Init+0x34>)
1a0023d8:	4620      	mov	r0, r4
1a0023da:	f000 fd76 	bl	1a002eca <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0023de:	6863      	ldr	r3, [r4, #4]
1a0023e0:	f043 0302 	orr.w	r3, r3, #2
1a0023e4:	6063      	str	r3, [r4, #4]
}
1a0023e6:	bd10      	pop	{r4, pc}
1a0023e8:	400c5000 	.word	0x400c5000
1a0023ec:	000186a0 	.word	0x000186a0

1a0023f0 <Board_I2C_Init>:
{
1a0023f0:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a0023f2:	2000      	movs	r0, #0
1a0023f4:	f000 fdb4 	bl	1a002f60 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a0023f8:	4b04      	ldr	r3, [pc, #16]	; (1a00240c <Board_I2C_Init+0x1c>)
1a0023fa:	f640 0208 	movw	r2, #2056	; 0x808
1a0023fe:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a002402:	4903      	ldr	r1, [pc, #12]	; (1a002410 <Board_I2C_Init+0x20>)
1a002404:	2000      	movs	r0, #0
1a002406:	f000 fdbd 	bl	1a002f84 <Chip_I2C_SetClockRate>
}
1a00240a:	bd08      	pop	{r3, pc}
1a00240c:	40086000 	.word	0x40086000
1a002410:	000f4240 	.word	0x000f4240

1a002414 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a002414:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a002416:	4c07      	ldr	r4, [pc, #28]	; (1a002434 <Board_Debug_Init+0x20>)
1a002418:	4620      	mov	r0, r4
1a00241a:	f000 f8b7 	bl	1a00258c <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00241e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a002422:	4620      	mov	r0, r4
1a002424:	f000 f8dc 	bl	1a0025e0 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002428:	2303      	movs	r3, #3
1a00242a:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a00242c:	2301      	movs	r3, #1
1a00242e:	65e3      	str	r3, [r4, #92]	; 0x5c
    Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
    Chip_UART_TXEnable(DEBUG_UART);
}
1a002430:	bd10      	pop	{r4, pc}
1a002432:	bf00      	nop
1a002434:	400c1000 	.word	0x400c1000

1a002438 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a002438:	4b03      	ldr	r3, [pc, #12]	; (1a002448 <Board_UARTPutChar+0x10>)
1a00243a:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
    while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a00243c:	f013 0f20 	tst.w	r3, #32
1a002440:	d0fa      	beq.n	1a002438 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a002442:	4b01      	ldr	r3, [pc, #4]	; (1a002448 <Board_UARTPutChar+0x10>)
1a002444:	6018      	str	r0, [r3, #0]
    Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a002446:	4770      	bx	lr
1a002448:	400c1000 	.word	0x400c1000

1a00244c <Board_UARTGetChar>:
	return pUART->LSR;
1a00244c:	4b05      	ldr	r3, [pc, #20]	; (1a002464 <Board_UARTGetChar+0x18>)
1a00244e:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
    if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a002450:	f013 0f01 	tst.w	r3, #1
1a002454:	d003      	beq.n	1a00245e <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a002456:	4b03      	ldr	r3, [pc, #12]	; (1a002464 <Board_UARTGetChar+0x18>)
1a002458:	6818      	ldr	r0, [r3, #0]
       return (int) Chip_UART_ReadByte(DEBUG_UART);
1a00245a:	b2c0      	uxtb	r0, r0
1a00245c:	4770      	bx	lr
    }
    return EOF;
1a00245e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a002462:	4770      	bx	lr
1a002464:	400c1000 	.word	0x400c1000

1a002468 <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a002468:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00246a:	f7ff ffd3 	bl	1a002414 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00246e:	4808      	ldr	r0, [pc, #32]	; (1a002490 <Board_Init+0x28>)
1a002470:	f000 fd0a 	bl	1a002e88 <Chip_GPIO_Init>
   
   Board_GPIO_Init();
1a002474:	f7ff ff68 	bl	1a002348 <Board_GPIO_Init>
   Board_ADC_Init();
1a002478:	f7ff ff86 	bl	1a002388 <Board_ADC_Init>
   Board_SPI_Init();
1a00247c:	f7ff ff9c 	bl	1a0023b8 <Board_SPI_Init>
   Board_I2C_Init();
1a002480:	f7ff ffb6 	bl	1a0023f0 <Board_I2C_Init>

   Board_LED_Init();
1a002484:	f7ff ff1e 	bl	1a0022c4 <Board_LED_Init>
   Board_TEC_Init();
1a002488:	f7ff ff3e 	bl	1a002308 <Board_TEC_Init>

   #ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
   #endif
}
1a00248c:	bd08      	pop	{r3, pc}
1a00248e:	bf00      	nop
1a002490:	400f4000 	.word	0x400f4000

1a002494 <__stdio_putchar>:
    Chip_ADC_EnableChannel(LPC_ADC0, curADCChannel, DISABLE);
    curADCChannel = 0xFF;
    return data;
}

void __stdio_putchar(int c) {
1a002494:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a002496:	b2c0      	uxtb	r0, r0
1a002498:	f7ff ffce 	bl	1a002438 <Board_UARTPutChar>
}
1a00249c:	bd08      	pop	{r3, pc}

1a00249e <__stdio_getchar>:

int __stdio_getchar() {
1a00249e:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a0024a0:	f7ff ffd4 	bl	1a00244c <Board_UARTGetChar>
}
1a0024a4:	bd08      	pop	{r3, pc}

1a0024a6 <__stdio_init>:

void __stdio_init() {
1a0024a6:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a0024a8:	f7ff ffb4 	bl	1a002414 <Board_Debug_Init>
1a0024ac:	bd08      	pop	{r3, pc}
1a0024ae:	Address 0x000000001a0024ae is out of bounds.


1a0024b0 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0024b0:	2300      	movs	r3, #0
1a0024b2:	2b1c      	cmp	r3, #28
1a0024b4:	d812      	bhi.n	1a0024dc <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0024b6:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0024b8:	4a09      	ldr	r2, [pc, #36]	; (1a0024e0 <Board_SetupMuxing+0x30>)
1a0024ba:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0024be:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0024c2:	784a      	ldrb	r2, [r1, #1]
1a0024c4:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0024c6:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0024ca:	4906      	ldr	r1, [pc, #24]	; (1a0024e4 <Board_SetupMuxing+0x34>)
1a0024cc:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0024d0:	3301      	adds	r3, #1
1a0024d2:	2b1c      	cmp	r3, #28
1a0024d4:	d9f0      	bls.n	1a0024b8 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0024d6:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0024da:	4770      	bx	lr
1a0024dc:	4770      	bx	lr
1a0024de:	bf00      	nop
1a0024e0:	1a0046e4 	.word	0x1a0046e4
1a0024e4:	40086000 	.word	0x40086000

1a0024e8 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0024e8:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0024ea:	4a17      	ldr	r2, [pc, #92]	; (1a002548 <Board_SetupClocking+0x60>)
1a0024ec:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0024f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0024f4:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0024f8:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a0024fc:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a002500:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002504:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002508:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a00250c:	2201      	movs	r2, #1
1a00250e:	490f      	ldr	r1, [pc, #60]	; (1a00254c <Board_SetupClocking+0x64>)
1a002510:	2006      	movs	r0, #6
1a002512:	f000 fc0f 	bl	1a002d34 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002516:	2400      	movs	r4, #0
1a002518:	b14c      	cbz	r4, 1a00252e <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a00251a:	4b0b      	ldr	r3, [pc, #44]	; (1a002548 <Board_SetupClocking+0x60>)
1a00251c:	685a      	ldr	r2, [r3, #4]
1a00251e:	f022 020c 	bic.w	r2, r2, #12
1a002522:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a002524:	685a      	ldr	r2, [r3, #4]
1a002526:	f042 0203 	orr.w	r2, r2, #3
1a00252a:	605a      	str	r2, [r3, #4]
}
1a00252c:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a00252e:	4808      	ldr	r0, [pc, #32]	; (1a002550 <Board_SetupClocking+0x68>)
1a002530:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002534:	2301      	movs	r3, #1
1a002536:	788a      	ldrb	r2, [r1, #2]
1a002538:	7849      	ldrb	r1, [r1, #1]
1a00253a:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a00253e:	f000 fb55 	bl	1a002bec <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002542:	3401      	adds	r4, #1
1a002544:	e7e8      	b.n	1a002518 <Board_SetupClocking+0x30>
1a002546:	bf00      	nop
1a002548:	40043000 	.word	0x40043000
1a00254c:	0c28cb00 	.word	0x0c28cb00
1a002550:	1a0046e0 	.word	0x1a0046e0

1a002554 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a002554:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a002556:	f7ff ffab 	bl	1a0024b0 <Board_SetupMuxing>
    Board_SetupClocking();
1a00255a:	f7ff ffc5 	bl	1a0024e8 <Board_SetupClocking>
}
1a00255e:	bd08      	pop	{r3, pc}

1a002560 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a002560:	4b09      	ldr	r3, [pc, #36]	; (1a002588 <Chip_UART_GetIndex+0x28>)
1a002562:	4298      	cmp	r0, r3
1a002564:	d009      	beq.n	1a00257a <Chip_UART_GetIndex+0x1a>
1a002566:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00256a:	4298      	cmp	r0, r3
1a00256c:	d007      	beq.n	1a00257e <Chip_UART_GetIndex+0x1e>
1a00256e:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a002572:	4298      	cmp	r0, r3
1a002574:	d005      	beq.n	1a002582 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a002576:	2000      	movs	r0, #0
1a002578:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a00257a:	2002      	movs	r0, #2
1a00257c:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a00257e:	2003      	movs	r0, #3
1a002580:	4770      	bx	lr
			return 1;
1a002582:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a002584:	4770      	bx	lr
1a002586:	bf00      	nop
1a002588:	400c1000 	.word	0x400c1000

1a00258c <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a00258c:	b530      	push	{r4, r5, lr}
1a00258e:	b083      	sub	sp, #12
1a002590:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a002592:	f7ff ffe5 	bl	1a002560 <Chip_UART_GetIndex>
1a002596:	2301      	movs	r3, #1
1a002598:	461a      	mov	r2, r3
1a00259a:	4619      	mov	r1, r3
1a00259c:	4d0e      	ldr	r5, [pc, #56]	; (1a0025d8 <Chip_UART_Init+0x4c>)
1a00259e:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0025a2:	f000 fb69 	bl	1a002c78 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a0025a6:	2307      	movs	r3, #7
1a0025a8:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a0025aa:	2300      	movs	r3, #0
1a0025ac:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0025ae:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0025b0:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0025b2:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0025b4:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0025b6:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0025b8:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0025ba:	4b08      	ldr	r3, [pc, #32]	; (1a0025dc <Chip_UART_Init+0x50>)
1a0025bc:	429c      	cmp	r4, r3
1a0025be:	d006      	beq.n	1a0025ce <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a0025c0:	2303      	movs	r3, #3
1a0025c2:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0025c4:	2310      	movs	r3, #16
1a0025c6:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0025c8:	9b01      	ldr	r3, [sp, #4]
}
1a0025ca:	b003      	add	sp, #12
1a0025cc:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0025ce:	2300      	movs	r3, #0
1a0025d0:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0025d2:	69a3      	ldr	r3, [r4, #24]
1a0025d4:	9301      	str	r3, [sp, #4]
1a0025d6:	e7f3      	b.n	1a0025c0 <Chip_UART_Init+0x34>
1a0025d8:	1a004760 	.word	0x1a004760
1a0025dc:	40082000 	.word	0x40082000

1a0025e0 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a0025e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0025e4:	b083      	sub	sp, #12
1a0025e6:	4683      	mov	fp, r0
1a0025e8:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0025ea:	f7ff ffb9 	bl	1a002560 <Chip_UART_GetIndex>
1a0025ee:	4b35      	ldr	r3, [pc, #212]	; (1a0026c4 <Chip_UART_SetBaudFDR+0xe4>)
1a0025f0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0025f4:	f000 fb78 	bl	1a002ce8 <Chip_Clock_GetRate>
1a0025f8:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a0025fa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0025fe:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a002600:	2300      	movs	r3, #0
1a002602:	9301      	str	r3, [sp, #4]
1a002604:	46a2      	mov	sl, r4
1a002606:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a002608:	e02a      	b.n	1a002660 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a00260a:	4242      	negs	r2, r0
				div ++;
1a00260c:	1c4b      	adds	r3, r1, #1
1a00260e:	e017      	b.n	1a002640 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a002610:	b30a      	cbz	r2, 1a002656 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a002612:	4617      	mov	r7, r2
			sd = d;
1a002614:	9501      	str	r5, [sp, #4]
			sm = m;
1a002616:	46a2      	mov	sl, r4
			sdiv = div;
1a002618:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a00261a:	3501      	adds	r5, #1
1a00261c:	42ac      	cmp	r4, r5
1a00261e:	d91e      	bls.n	1a00265e <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a002620:	0933      	lsrs	r3, r6, #4
1a002622:	0730      	lsls	r0, r6, #28
1a002624:	fba4 0100 	umull	r0, r1, r4, r0
1a002628:	fb04 1103 	mla	r1, r4, r3, r1
1a00262c:	1962      	adds	r2, r4, r5
1a00262e:	fb08 f202 	mul.w	r2, r8, r2
1a002632:	2300      	movs	r3, #0
1a002634:	f000 ff34 	bl	1a0034a0 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a002638:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a00263a:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a00263c:	2800      	cmp	r0, #0
1a00263e:	dbe4      	blt.n	1a00260a <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a002640:	4297      	cmp	r7, r2
1a002642:	d3ea      	bcc.n	1a00261a <Chip_UART_SetBaudFDR+0x3a>
1a002644:	2b00      	cmp	r3, #0
1a002646:	d0e8      	beq.n	1a00261a <Chip_UART_SetBaudFDR+0x3a>
1a002648:	0c19      	lsrs	r1, r3, #16
1a00264a:	d1e6      	bne.n	1a00261a <Chip_UART_SetBaudFDR+0x3a>
1a00264c:	2b02      	cmp	r3, #2
1a00264e:	d8df      	bhi.n	1a002610 <Chip_UART_SetBaudFDR+0x30>
1a002650:	2d00      	cmp	r5, #0
1a002652:	d0dd      	beq.n	1a002610 <Chip_UART_SetBaudFDR+0x30>
1a002654:	e7e1      	b.n	1a00261a <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a002656:	4617      	mov	r7, r2
			sd = d;
1a002658:	9501      	str	r5, [sp, #4]
			sm = m;
1a00265a:	46a2      	mov	sl, r4
			sdiv = div;
1a00265c:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a00265e:	3401      	adds	r4, #1
1a002660:	b11f      	cbz	r7, 1a00266a <Chip_UART_SetBaudFDR+0x8a>
1a002662:	2c0f      	cmp	r4, #15
1a002664:	d801      	bhi.n	1a00266a <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a002666:	2500      	movs	r5, #0
1a002668:	e7d8      	b.n	1a00261c <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a00266a:	f1b9 0f00 	cmp.w	r9, #0
1a00266e:	d024      	beq.n	1a0026ba <Chip_UART_SetBaudFDR+0xda>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002670:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002674:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002678:	f8cb 300c 	str.w	r3, [fp, #12]
1a00267c:	fa5f f389 	uxtb.w	r3, r9
	pUART->DLL = (uint32_t) dll;
1a002680:	f8cb 3000 	str.w	r3, [fp]
1a002684:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a002688:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00268c:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002690:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002694:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a002698:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a00269c:	b2db      	uxtb	r3, r3
1a00269e:	9901      	ldr	r1, [sp, #4]
1a0026a0:	f001 020f 	and.w	r2, r1, #15
1a0026a4:	4313      	orrs	r3, r2
1a0026a6:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0026aa:	0933      	lsrs	r3, r6, #4
1a0026ac:	fb0a f303 	mul.w	r3, sl, r3
1a0026b0:	448a      	add	sl, r1
1a0026b2:	fb09 f90a 	mul.w	r9, r9, sl
1a0026b6:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a0026ba:	4648      	mov	r0, r9
1a0026bc:	b003      	add	sp, #12
1a0026be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0026c2:	bf00      	nop
1a0026c4:	1a004758 	.word	0x1a004758

1a0026c8 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a0026c8:	4b03      	ldr	r3, [pc, #12]	; (1a0026d8 <Chip_ADC_GetClockIndex+0x10>)
1a0026ca:	4298      	cmp	r0, r3
1a0026cc:	d001      	beq.n	1a0026d2 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a0026ce:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a0026d0:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a0026d2:	2004      	movs	r0, #4
1a0026d4:	4770      	bx	lr
1a0026d6:	bf00      	nop
1a0026d8:	400e4000 	.word	0x400e4000

1a0026dc <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a0026dc:	b570      	push	{r4, r5, r6, lr}
1a0026de:	460d      	mov	r5, r1
1a0026e0:	4614      	mov	r4, r2
1a0026e2:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a0026e4:	f7ff fff0 	bl	1a0026c8 <Chip_ADC_GetClockIndex>
1a0026e8:	f000 fafe 	bl	1a002ce8 <Chip_Clock_GetRate>
	if (burstMode) {
1a0026ec:	b965      	cbnz	r5, 1a002708 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a0026ee:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a0026f2:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a0026f6:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0026fa:	0064      	lsls	r4, r4, #1
1a0026fc:	fbb0 f0f4 	udiv	r0, r0, r4
1a002700:	b2c0      	uxtb	r0, r0
1a002702:	3801      	subs	r0, #1
	return div;
}
1a002704:	b2c0      	uxtb	r0, r0
1a002706:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a002708:	fb04 f406 	mul.w	r4, r4, r6
1a00270c:	e7f3      	b.n	1a0026f6 <getClkDiv+0x1a>
1a00270e:	Address 0x000000001a00270e is out of bounds.


1a002710 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a002710:	b538      	push	{r3, r4, r5, lr}
1a002712:	4605      	mov	r5, r0
1a002714:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a002716:	f7ff ffd7 	bl	1a0026c8 <Chip_ADC_GetClockIndex>
1a00271a:	2301      	movs	r3, #1
1a00271c:	461a      	mov	r2, r3
1a00271e:	4619      	mov	r1, r3
1a002720:	f000 faaa 	bl	1a002c78 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a002724:	2100      	movs	r1, #0
1a002726:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a002728:	4a08      	ldr	r2, [pc, #32]	; (1a00274c <Chip_ADC_Init+0x3c>)
1a00272a:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a00272c:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a00272e:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a002730:	230b      	movs	r3, #11
1a002732:	4628      	mov	r0, r5
1a002734:	f7ff ffd2 	bl	1a0026dc <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002738:	0200      	lsls	r0, r0, #8
1a00273a:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a00273e:	7920      	ldrb	r0, [r4, #4]
1a002740:	0440      	lsls	r0, r0, #17
1a002742:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a002746:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a002748:	6028      	str	r0, [r5, #0]
}
1a00274a:	bd38      	pop	{r3, r4, r5, pc}
1a00274c:	00061a80 	.word	0x00061a80

1a002750 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a002750:	b570      	push	{r4, r5, r6, lr}
1a002752:	4605      	mov	r5, r0
1a002754:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a002756:	6804      	ldr	r4, [r0, #0]
1a002758:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a00275c:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a002760:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a002762:	790b      	ldrb	r3, [r1, #4]
1a002764:	f1c3 030b 	rsb	r3, r3, #11
1a002768:	b2db      	uxtb	r3, r3
1a00276a:	7949      	ldrb	r1, [r1, #5]
1a00276c:	f7ff ffb6 	bl	1a0026dc <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002770:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002774:	7930      	ldrb	r0, [r6, #4]
1a002776:	0440      	lsls	r0, r0, #17
1a002778:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a00277c:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a00277e:	6028      	str	r0, [r5, #0]
}
1a002780:	bd70      	pop	{r4, r5, r6, pc}

1a002782 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a002782:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a002784:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a002786:	680a      	ldr	r2, [r1, #0]
1a002788:	f7ff ffe2 	bl	1a002750 <Chip_ADC_SetSampleRate>
}
1a00278c:	bd08      	pop	{r3, pc}
1a00278e:	Address 0x000000001a00278e is out of bounds.


1a002790 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a002790:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a002792:	2069      	movs	r0, #105	; 0x69
1a002794:	f000 faa8 	bl	1a002ce8 <Chip_Clock_GetRate>
1a002798:	4b01      	ldr	r3, [pc, #4]	; (1a0027a0 <SystemCoreClockUpdate+0x10>)
1a00279a:	6018      	str	r0, [r3, #0]
}
1a00279c:	bd08      	pop	{r3, pc}
1a00279e:	bf00      	nop
1a0027a0:	10002bc0 	.word	0x10002bc0

1a0027a4 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0027a4:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a0027a6:	680b      	ldr	r3, [r1, #0]
1a0027a8:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0027ac:	d002      	beq.n	1a0027b4 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a0027ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0027b2:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a0027b4:	4607      	mov	r7, r0
1a0027b6:	2501      	movs	r5, #1
1a0027b8:	e03b      	b.n	1a002832 <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a0027ba:	694b      	ldr	r3, [r1, #20]
1a0027bc:	fb03 f302 	mul.w	r3, r3, r2
1a0027c0:	fbb3 f3f5 	udiv	r3, r3, r5
1a0027c4:	e014      	b.n	1a0027f0 <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a0027c6:	461c      	mov	r4, r3
1a0027c8:	e020      	b.n	1a00280c <pll_calc_divs+0x68>
		return -val;
1a0027ca:	f1cc 0c00 	rsb	ip, ip, #0
1a0027ce:	e020      	b.n	1a002812 <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a0027d0:	3201      	adds	r2, #1
1a0027d2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a0027d6:	dc26      	bgt.n	1a002826 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a0027d8:	680c      	ldr	r4, [r1, #0]
1a0027da:	f014 0f40 	tst.w	r4, #64	; 0x40
1a0027de:	d0ec      	beq.n	1a0027ba <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0027e0:	1c73      	adds	r3, r6, #1
1a0027e2:	fa02 fc03 	lsl.w	ip, r2, r3
1a0027e6:	694b      	ldr	r3, [r1, #20]
1a0027e8:	fb03 f30c 	mul.w	r3, r3, ip
1a0027ec:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a0027f0:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a002840 <pll_calc_divs+0x9c>
1a0027f4:	4563      	cmp	r3, ip
1a0027f6:	d9eb      	bls.n	1a0027d0 <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a0027f8:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a002844 <pll_calc_divs+0xa0>
1a0027fc:	4563      	cmp	r3, ip
1a0027fe:	d812      	bhi.n	1a002826 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a002800:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002804:	d1df      	bne.n	1a0027c6 <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a002806:	1c74      	adds	r4, r6, #1
1a002808:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a00280c:	ebb0 0c04 	subs.w	ip, r0, r4
1a002810:	d4db      	bmi.n	1a0027ca <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a002812:	4567      	cmp	r7, ip
1a002814:	d9dc      	bls.n	1a0027d0 <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a002816:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a002818:	1c77      	adds	r7, r6, #1
1a00281a:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a00281c:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a00281e:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a002820:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a002822:	4667      	mov	r7, ip
1a002824:	e7d4      	b.n	1a0027d0 <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a002826:	3601      	adds	r6, #1
1a002828:	2e03      	cmp	r6, #3
1a00282a:	dc01      	bgt.n	1a002830 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
1a00282c:	2201      	movs	r2, #1
1a00282e:	e7d0      	b.n	1a0027d2 <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a002830:	3501      	adds	r5, #1
1a002832:	2d04      	cmp	r5, #4
1a002834:	dc01      	bgt.n	1a00283a <pll_calc_divs+0x96>
		for (p = 0; p < 4; p ++) {
1a002836:	2600      	movs	r6, #0
1a002838:	e7f6      	b.n	1a002828 <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a00283a:	bcf0      	pop	{r4, r5, r6, r7}
1a00283c:	4770      	bx	lr
1a00283e:	bf00      	nop
1a002840:	094c5eff 	.word	0x094c5eff
1a002844:	1312d000 	.word	0x1312d000

1a002848 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002848:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00284a:	b099      	sub	sp, #100	; 0x64
1a00284c:	4605      	mov	r5, r0
1a00284e:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a002850:	225c      	movs	r2, #92	; 0x5c
1a002852:	2100      	movs	r1, #0
1a002854:	a801      	add	r0, sp, #4
1a002856:	f001 f94c 	bl	1a003af2 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a00285a:	2380      	movs	r3, #128	; 0x80
1a00285c:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a00285e:	6963      	ldr	r3, [r4, #20]
1a002860:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a002862:	7923      	ldrb	r3, [r4, #4]
1a002864:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a002868:	4669      	mov	r1, sp
1a00286a:	4628      	mov	r0, r5
1a00286c:	f7ff ff9a 	bl	1a0027a4 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a002870:	9b06      	ldr	r3, [sp, #24]
1a002872:	42ab      	cmp	r3, r5
1a002874:	d027      	beq.n	1a0028c6 <pll_get_frac+0x7e>
	if (val < 0)
1a002876:	1aeb      	subs	r3, r5, r3
1a002878:	d42e      	bmi.n	1a0028d8 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a00287a:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a00287c:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00287e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002882:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a002884:	6963      	ldr	r3, [r4, #20]
1a002886:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a002888:	7923      	ldrb	r3, [r4, #4]
1a00288a:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a00288e:	a910      	add	r1, sp, #64	; 0x40
1a002890:	4628      	mov	r0, r5
1a002892:	f7ff ff87 	bl	1a0027a4 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a002896:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a002898:	42ab      	cmp	r3, r5
1a00289a:	d01f      	beq.n	1a0028dc <pll_get_frac+0x94>
	if (val < 0)
1a00289c:	1aeb      	subs	r3, r5, r3
1a00289e:	d425      	bmi.n	1a0028ec <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a0028a0:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a0028a2:	4b2b      	ldr	r3, [pc, #172]	; (1a002950 <pll_get_frac+0x108>)
1a0028a4:	429d      	cmp	r5, r3
1a0028a6:	d923      	bls.n	1a0028f0 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a0028a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a0028aa:	1aed      	subs	r5, r5, r3
1a0028ac:	d433      	bmi.n	1a002916 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a0028ae:	42ae      	cmp	r6, r5
1a0028b0:	dc3b      	bgt.n	1a00292a <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a0028b2:	42be      	cmp	r6, r7
1a0028b4:	dc31      	bgt.n	1a00291a <pll_get_frac+0xd2>
			*ppll = pll[0];
1a0028b6:	466d      	mov	r5, sp
1a0028b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0028ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0028bc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0028c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0028c4:	e006      	b.n	1a0028d4 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a0028c6:	466d      	mov	r5, sp
1a0028c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0028ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0028cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0028d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a0028d4:	b019      	add	sp, #100	; 0x64
1a0028d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a0028d8:	425b      	negs	r3, r3
1a0028da:	e7ce      	b.n	1a00287a <pll_get_frac+0x32>
		*ppll = pll[2];
1a0028dc:	ad10      	add	r5, sp, #64	; 0x40
1a0028de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0028e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0028e2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0028e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a0028ea:	e7f3      	b.n	1a0028d4 <pll_get_frac+0x8c>
		return -val;
1a0028ec:	425b      	negs	r3, r3
1a0028ee:	e7d7      	b.n	1a0028a0 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a0028f0:	2340      	movs	r3, #64	; 0x40
1a0028f2:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a0028f4:	6963      	ldr	r3, [r4, #20]
1a0028f6:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a0028f8:	a908      	add	r1, sp, #32
1a0028fa:	4628      	mov	r0, r5
1a0028fc:	f7ff ff52 	bl	1a0027a4 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a002900:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a002902:	42ab      	cmp	r3, r5
1a002904:	d1d0      	bne.n	1a0028a8 <pll_get_frac+0x60>
			*ppll = pll[1];
1a002906:	ad08      	add	r5, sp, #32
1a002908:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00290a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00290c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002910:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002914:	e7de      	b.n	1a0028d4 <pll_get_frac+0x8c>
		return -val;
1a002916:	426d      	negs	r5, r5
1a002918:	e7c9      	b.n	1a0028ae <pll_get_frac+0x66>
			*ppll = pll[2];
1a00291a:	ad10      	add	r5, sp, #64	; 0x40
1a00291c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00291e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002920:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002924:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002928:	e7d4      	b.n	1a0028d4 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a00292a:	42af      	cmp	r7, r5
1a00292c:	db07      	blt.n	1a00293e <pll_get_frac+0xf6>
			*ppll = pll[1];
1a00292e:	ad08      	add	r5, sp, #32
1a002930:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002932:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002934:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002938:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00293c:	e7ca      	b.n	1a0028d4 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a00293e:	ad10      	add	r5, sp, #64	; 0x40
1a002940:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002942:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002944:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002948:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00294c:	e7c2      	b.n	1a0028d4 <pll_get_frac+0x8c>
1a00294e:	bf00      	nop
1a002950:	068e7780 	.word	0x068e7780

1a002954 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002954:	b430      	push	{r4, r5}
1a002956:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a002958:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a00295a:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00295c:	e000      	b.n	1a002960 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a00295e:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002960:	281c      	cmp	r0, #28
1a002962:	d118      	bne.n	1a002996 <Chip_Clock_FindBaseClock+0x42>
1a002964:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002968:	0051      	lsls	r1, r2, #1
1a00296a:	4a0c      	ldr	r2, [pc, #48]	; (1a00299c <Chip_Clock_FindBaseClock+0x48>)
1a00296c:	440a      	add	r2, r1
1a00296e:	7914      	ldrb	r4, [r2, #4]
1a002970:	4284      	cmp	r4, r0
1a002972:	d010      	beq.n	1a002996 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002974:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a002978:	004a      	lsls	r2, r1, #1
1a00297a:	4908      	ldr	r1, [pc, #32]	; (1a00299c <Chip_Clock_FindBaseClock+0x48>)
1a00297c:	5a8a      	ldrh	r2, [r1, r2]
1a00297e:	42aa      	cmp	r2, r5
1a002980:	d8ed      	bhi.n	1a00295e <Chip_Clock_FindBaseClock+0xa>
1a002982:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002986:	0051      	lsls	r1, r2, #1
1a002988:	4a04      	ldr	r2, [pc, #16]	; (1a00299c <Chip_Clock_FindBaseClock+0x48>)
1a00298a:	440a      	add	r2, r1
1a00298c:	8852      	ldrh	r2, [r2, #2]
1a00298e:	42aa      	cmp	r2, r5
1a002990:	d3e5      	bcc.n	1a00295e <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a002992:	4620      	mov	r0, r4
1a002994:	e7e4      	b.n	1a002960 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a002996:	bc30      	pop	{r4, r5}
1a002998:	4770      	bx	lr
1a00299a:	bf00      	nop
1a00299c:	1a004774 	.word	0x1a004774

1a0029a0 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a0029a0:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a0029a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0029a6:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a0029a8:	4a0d      	ldr	r2, [pc, #52]	; (1a0029e0 <Chip_Clock_EnableCrystal+0x40>)
1a0029aa:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a0029ac:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a0029b0:	6992      	ldr	r2, [r2, #24]
1a0029b2:	428a      	cmp	r2, r1
1a0029b4:	d001      	beq.n	1a0029ba <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0029b6:	4a0a      	ldr	r2, [pc, #40]	; (1a0029e0 <Chip_Clock_EnableCrystal+0x40>)
1a0029b8:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a0029ba:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a0029be:	4a09      	ldr	r2, [pc, #36]	; (1a0029e4 <Chip_Clock_EnableCrystal+0x44>)
1a0029c0:	6811      	ldr	r1, [r2, #0]
1a0029c2:	4a09      	ldr	r2, [pc, #36]	; (1a0029e8 <Chip_Clock_EnableCrystal+0x48>)
1a0029c4:	4291      	cmp	r1, r2
1a0029c6:	d901      	bls.n	1a0029cc <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a0029c8:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0029cc:	4a04      	ldr	r2, [pc, #16]	; (1a0029e0 <Chip_Clock_EnableCrystal+0x40>)
1a0029ce:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a0029d0:	9b01      	ldr	r3, [sp, #4]
1a0029d2:	1e5a      	subs	r2, r3, #1
1a0029d4:	9201      	str	r2, [sp, #4]
1a0029d6:	2b00      	cmp	r3, #0
1a0029d8:	d1fa      	bne.n	1a0029d0 <Chip_Clock_EnableCrystal+0x30>
}
1a0029da:	b002      	add	sp, #8
1a0029dc:	4770      	bx	lr
1a0029de:	bf00      	nop
1a0029e0:	40050000 	.word	0x40050000
1a0029e4:	1a0046dc 	.word	0x1a0046dc
1a0029e8:	01312cff 	.word	0x01312cff

1a0029ec <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a0029ec:	3012      	adds	r0, #18
1a0029ee:	4b05      	ldr	r3, [pc, #20]	; (1a002a04 <Chip_Clock_GetDividerSource+0x18>)
1a0029f0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a0029f4:	f010 0f01 	tst.w	r0, #1
1a0029f8:	d102      	bne.n	1a002a00 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0029fa:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0029fe:	4770      	bx	lr
		return CLKINPUT_PD;
1a002a00:	2011      	movs	r0, #17
}
1a002a02:	4770      	bx	lr
1a002a04:	40050000 	.word	0x40050000

1a002a08 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a002a08:	f100 0212 	add.w	r2, r0, #18
1a002a0c:	4b03      	ldr	r3, [pc, #12]	; (1a002a1c <Chip_Clock_GetDividerDivisor+0x14>)
1a002a0e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a002a12:	4b03      	ldr	r3, [pc, #12]	; (1a002a20 <Chip_Clock_GetDividerDivisor+0x18>)
1a002a14:	5c18      	ldrb	r0, [r3, r0]
}
1a002a16:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a002a1a:	4770      	bx	lr
1a002a1c:	40050000 	.word	0x40050000
1a002a20:	1a00476c 	.word	0x1a00476c

1a002a24 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002a24:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002a26:	2810      	cmp	r0, #16
1a002a28:	d80a      	bhi.n	1a002a40 <Chip_Clock_GetClockInputHz+0x1c>
1a002a2a:	e8df f000 	tbb	[pc, r0]
1a002a2e:	0b42      	.short	0x0b42
1a002a30:	091f160d 	.word	0x091f160d
1a002a34:	2b282522 	.word	0x2b282522
1a002a38:	322e0909 	.word	0x322e0909
1a002a3c:	3a36      	.short	0x3a36
1a002a3e:	3e          	.byte	0x3e
1a002a3f:	00          	.byte	0x00
	uint32_t rate = 0;
1a002a40:	2000      	movs	r0, #0
1a002a42:	e038      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a002a44:	481e      	ldr	r0, [pc, #120]	; (1a002ac0 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002a46:	e036      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002a48:	4b1e      	ldr	r3, [pc, #120]	; (1a002ac4 <Chip_Clock_GetClockInputHz+0xa0>)
1a002a4a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002a4e:	f003 0307 	and.w	r3, r3, #7
1a002a52:	2b04      	cmp	r3, #4
1a002a54:	d130      	bne.n	1a002ab8 <Chip_Clock_GetClockInputHz+0x94>
	uint32_t rate = 0;
1a002a56:	2000      	movs	r0, #0
1a002a58:	e02d      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002a5a:	4b1a      	ldr	r3, [pc, #104]	; (1a002ac4 <Chip_Clock_GetClockInputHz+0xa0>)
1a002a5c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002a60:	f003 0307 	and.w	r3, r3, #7
1a002a64:	2b04      	cmp	r3, #4
1a002a66:	d029      	beq.n	1a002abc <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a002a68:	4817      	ldr	r0, [pc, #92]	; (1a002ac8 <Chip_Clock_GetClockInputHz+0xa4>)
1a002a6a:	e024      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a002a6c:	4b17      	ldr	r3, [pc, #92]	; (1a002acc <Chip_Clock_GetClockInputHz+0xa8>)
1a002a6e:	6818      	ldr	r0, [r3, #0]
		break;
1a002a70:	e021      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a002a72:	4b17      	ldr	r3, [pc, #92]	; (1a002ad0 <Chip_Clock_GetClockInputHz+0xac>)
1a002a74:	6818      	ldr	r0, [r3, #0]
		break;
1a002a76:	e01e      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a002a78:	4b16      	ldr	r3, [pc, #88]	; (1a002ad4 <Chip_Clock_GetClockInputHz+0xb0>)
1a002a7a:	6818      	ldr	r0, [r3, #0]
		break;
1a002a7c:	e01b      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a002a7e:	4b15      	ldr	r3, [pc, #84]	; (1a002ad4 <Chip_Clock_GetClockInputHz+0xb0>)
1a002a80:	6858      	ldr	r0, [r3, #4]
		break;
1a002a82:	e018      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a002a84:	f000 f86a 	bl	1a002b5c <Chip_Clock_GetMainPLLHz>
		break;
1a002a88:	e015      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a002a8a:	2100      	movs	r1, #0
1a002a8c:	f000 f89c 	bl	1a002bc8 <Chip_Clock_GetDivRate>
		break;
1a002a90:	e011      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a002a92:	2101      	movs	r1, #1
1a002a94:	f000 f898 	bl	1a002bc8 <Chip_Clock_GetDivRate>
		break;
1a002a98:	e00d      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a002a9a:	2102      	movs	r1, #2
1a002a9c:	f000 f894 	bl	1a002bc8 <Chip_Clock_GetDivRate>
		break;
1a002aa0:	e009      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002aa2:	2103      	movs	r1, #3
1a002aa4:	f000 f890 	bl	1a002bc8 <Chip_Clock_GetDivRate>
		break;
1a002aa8:	e005      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a002aaa:	2104      	movs	r1, #4
1a002aac:	f000 f88c 	bl	1a002bc8 <Chip_Clock_GetDivRate>
		break;
1a002ab0:	e001      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>
		rate = CRYSTAL_32K_FREQ_IN;
1a002ab2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a002ab6:	bd08      	pop	{r3, pc}
			rate = 25000000;
1a002ab8:	4803      	ldr	r0, [pc, #12]	; (1a002ac8 <Chip_Clock_GetClockInputHz+0xa4>)
1a002aba:	e7fc      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
1a002abc:	4806      	ldr	r0, [pc, #24]	; (1a002ad8 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a002abe:	e7fa      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x92>
1a002ac0:	00b71b00 	.word	0x00b71b00
1a002ac4:	40043000 	.word	0x40043000
1a002ac8:	017d7840 	.word	0x017d7840
1a002acc:	1a0046b0 	.word	0x1a0046b0
1a002ad0:	1a0046dc 	.word	0x1a0046dc
1a002ad4:	10002b28 	.word	0x10002b28
1a002ad8:	02faf080 	.word	0x02faf080

1a002adc <Chip_Clock_CalcMainPLLValue>:
{
1a002adc:	b538      	push	{r3, r4, r5, lr}
1a002ade:	4605      	mov	r5, r0
1a002ae0:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a002ae2:	7908      	ldrb	r0, [r1, #4]
1a002ae4:	f7ff ff9e 	bl	1a002a24 <Chip_Clock_GetClockInputHz>
1a002ae8:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a002aea:	4b19      	ldr	r3, [pc, #100]	; (1a002b50 <Chip_Clock_CalcMainPLLValue+0x74>)
1a002aec:	442b      	add	r3, r5
1a002aee:	4a19      	ldr	r2, [pc, #100]	; (1a002b54 <Chip_Clock_CalcMainPLLValue+0x78>)
1a002af0:	4293      	cmp	r3, r2
1a002af2:	d821      	bhi.n	1a002b38 <Chip_Clock_CalcMainPLLValue+0x5c>
1a002af4:	b318      	cbz	r0, 1a002b3e <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a002af6:	2380      	movs	r3, #128	; 0x80
1a002af8:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a002afa:	2300      	movs	r3, #0
1a002afc:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a002afe:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a002b00:	fbb5 f3f0 	udiv	r3, r5, r0
1a002b04:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a002b06:	4a14      	ldr	r2, [pc, #80]	; (1a002b58 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a002b08:	4295      	cmp	r5, r2
1a002b0a:	d903      	bls.n	1a002b14 <Chip_Clock_CalcMainPLLValue+0x38>
1a002b0c:	fb03 f000 	mul.w	r0, r3, r0
1a002b10:	42a8      	cmp	r0, r5
1a002b12:	d007      	beq.n	1a002b24 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a002b14:	4621      	mov	r1, r4
1a002b16:	4628      	mov	r0, r5
1a002b18:	f7ff fe96 	bl	1a002848 <pll_get_frac>
		if (!ppll->nsel) {
1a002b1c:	68a3      	ldr	r3, [r4, #8]
1a002b1e:	b18b      	cbz	r3, 1a002b44 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a002b20:	3b01      	subs	r3, #1
1a002b22:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a002b24:	6923      	ldr	r3, [r4, #16]
1a002b26:	b183      	cbz	r3, 1a002b4a <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a002b28:	68e2      	ldr	r2, [r4, #12]
1a002b2a:	b10a      	cbz	r2, 1a002b30 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a002b2c:	3a01      	subs	r2, #1
1a002b2e:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a002b30:	3b01      	subs	r3, #1
1a002b32:	6123      	str	r3, [r4, #16]
	return 0;
1a002b34:	2000      	movs	r0, #0
}
1a002b36:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a002b38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002b3c:	e7fb      	b.n	1a002b36 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002b3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002b42:	e7f8      	b.n	1a002b36 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a002b44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002b48:	e7f5      	b.n	1a002b36 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a002b4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002b4e:	e7f2      	b.n	1a002b36 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002b50:	ff6b3a10 	.word	0xff6b3a10
1a002b54:	0b940510 	.word	0x0b940510
1a002b58:	094c5eff 	.word	0x094c5eff

1a002b5c <Chip_Clock_GetMainPLLHz>:
{
1a002b5c:	b530      	push	{r4, r5, lr}
1a002b5e:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a002b60:	4d17      	ldr	r5, [pc, #92]	; (1a002bc0 <Chip_Clock_GetMainPLLHz+0x64>)
1a002b62:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a002b64:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a002b68:	f7ff ff5c 	bl	1a002a24 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a002b6c:	4b15      	ldr	r3, [pc, #84]	; (1a002bc4 <Chip_Clock_GetMainPLLHz+0x68>)
1a002b6e:	681b      	ldr	r3, [r3, #0]
1a002b70:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a002b72:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a002b74:	f013 0f01 	tst.w	r3, #1
1a002b78:	d01f      	beq.n	1a002bba <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a002b7a:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a002b7e:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a002b82:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a002b86:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a002b8a:	3301      	adds	r3, #1
	n = nsel + 1;
1a002b8c:	3201      	adds	r2, #1
	p = ptab[psel];
1a002b8e:	f10d 0c08 	add.w	ip, sp, #8
1a002b92:	4461      	add	r1, ip
1a002b94:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a002b98:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002b9c:	d108      	bne.n	1a002bb0 <Chip_Clock_GetMainPLLHz+0x54>
1a002b9e:	b93d      	cbnz	r5, 1a002bb0 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a002ba0:	0049      	lsls	r1, r1, #1
1a002ba2:	fbb3 f3f1 	udiv	r3, r3, r1
1a002ba6:	fbb0 f0f2 	udiv	r0, r0, r2
1a002baa:	fb00 f003 	mul.w	r0, r0, r3
1a002bae:	e005      	b.n	1a002bbc <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a002bb0:	fbb0 f0f2 	udiv	r0, r0, r2
1a002bb4:	fb03 f000 	mul.w	r0, r3, r0
1a002bb8:	e000      	b.n	1a002bbc <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a002bba:	2000      	movs	r0, #0
}
1a002bbc:	b003      	add	sp, #12
1a002bbe:	bd30      	pop	{r4, r5, pc}
1a002bc0:	40050000 	.word	0x40050000
1a002bc4:	1a004768 	.word	0x1a004768

1a002bc8 <Chip_Clock_GetDivRate>:
{
1a002bc8:	b538      	push	{r3, r4, r5, lr}
1a002bca:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a002bcc:	4608      	mov	r0, r1
1a002bce:	f7ff ff0d 	bl	1a0029ec <Chip_Clock_GetDividerSource>
1a002bd2:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a002bd4:	4620      	mov	r0, r4
1a002bd6:	f7ff ff17 	bl	1a002a08 <Chip_Clock_GetDividerDivisor>
1a002bda:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a002bdc:	4628      	mov	r0, r5
1a002bde:	f7ff ff21 	bl	1a002a24 <Chip_Clock_GetClockInputHz>
1a002be2:	3401      	adds	r4, #1
}
1a002be4:	fbb0 f0f4 	udiv	r0, r0, r4
1a002be8:	bd38      	pop	{r3, r4, r5, pc}
1a002bea:	Address 0x000000001a002bea is out of bounds.


1a002bec <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a002bec:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a002bee:	f100 0416 	add.w	r4, r0, #22
1a002bf2:	00a4      	lsls	r4, r4, #2
1a002bf4:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a002bf8:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a002bfc:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a002bfe:	281b      	cmp	r0, #27
1a002c00:	d813      	bhi.n	1a002c2a <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a002c02:	2911      	cmp	r1, #17
1a002c04:	d01a      	beq.n	1a002c3c <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a002c06:	4d0e      	ldr	r5, [pc, #56]	; (1a002c40 <Chip_Clock_SetBaseClock+0x54>)
1a002c08:	4025      	ands	r5, r4

			if (autoblocken) {
1a002c0a:	b10a      	cbz	r2, 1a002c10 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a002c0c:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a002c10:	b10b      	cbz	r3, 1a002c16 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a002c12:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a002c16:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a002c1a:	3016      	adds	r0, #22
1a002c1c:	0080      	lsls	r0, r0, #2
1a002c1e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002c22:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002c26:	6045      	str	r5, [r0, #4]
1a002c28:	e008      	b.n	1a002c3c <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a002c2a:	f044 0401 	orr.w	r4, r4, #1
1a002c2e:	3016      	adds	r0, #22
1a002c30:	0080      	lsls	r0, r0, #2
1a002c32:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002c36:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002c3a:	6044      	str	r4, [r0, #4]
	}
}
1a002c3c:	bc30      	pop	{r4, r5}
1a002c3e:	4770      	bx	lr
1a002c40:	e0fff7fe 	.word	0xe0fff7fe

1a002c44 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a002c44:	281b      	cmp	r0, #27
1a002c46:	d80c      	bhi.n	1a002c62 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a002c48:	3016      	adds	r0, #22
1a002c4a:	0080      	lsls	r0, r0, #2
1a002c4c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002c50:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002c54:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a002c56:	f010 0f01 	tst.w	r0, #1
1a002c5a:	d104      	bne.n	1a002c66 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002c5c:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002c60:	4770      	bx	lr
		return CLKINPUT_PD;
1a002c62:	2011      	movs	r0, #17
1a002c64:	4770      	bx	lr
		return CLKINPUT_PD;
1a002c66:	2011      	movs	r0, #17
}
1a002c68:	4770      	bx	lr

1a002c6a <Chip_Clock_GetBaseClocktHz>:
{
1a002c6a:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a002c6c:	f7ff ffea 	bl	1a002c44 <Chip_Clock_GetBaseClock>
1a002c70:	f7ff fed8 	bl	1a002a24 <Chip_Clock_GetClockInputHz>
}
1a002c74:	bd08      	pop	{r3, pc}
1a002c76:	Address 0x000000001a002c76 is out of bounds.


1a002c78 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a002c78:	b969      	cbnz	r1, 1a002c96 <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a002c7a:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a002c7c:	b10a      	cbz	r2, 1a002c82 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a002c7e:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a002c82:	2b02      	cmp	r3, #2
1a002c84:	d009      	beq.n	1a002c9a <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a002c86:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002c8a:	d209      	bcs.n	1a002ca0 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a002c8c:	3020      	adds	r0, #32
1a002c8e:	4b07      	ldr	r3, [pc, #28]	; (1a002cac <Chip_Clock_EnableOpts+0x34>)
1a002c90:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a002c94:	4770      	bx	lr
		reg |= (1 << 1);
1a002c96:	2103      	movs	r1, #3
1a002c98:	e7f0      	b.n	1a002c7c <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a002c9a:	f041 0120 	orr.w	r1, r1, #32
1a002c9e:	e7f2      	b.n	1a002c86 <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a002ca0:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002ca4:	4b02      	ldr	r3, [pc, #8]	; (1a002cb0 <Chip_Clock_EnableOpts+0x38>)
1a002ca6:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a002caa:	4770      	bx	lr
1a002cac:	40051000 	.word	0x40051000
1a002cb0:	40052000 	.word	0x40052000

1a002cb4 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a002cb4:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002cb8:	d208      	bcs.n	1a002ccc <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a002cba:	4a09      	ldr	r2, [pc, #36]	; (1a002ce0 <Chip_Clock_Enable+0x2c>)
1a002cbc:	3020      	adds	r0, #32
1a002cbe:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002cc2:	f043 0301 	orr.w	r3, r3, #1
1a002cc6:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a002cca:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a002ccc:	4a05      	ldr	r2, [pc, #20]	; (1a002ce4 <Chip_Clock_Enable+0x30>)
1a002cce:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002cd2:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002cd6:	f043 0301 	orr.w	r3, r3, #1
1a002cda:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a002cde:	4770      	bx	lr
1a002ce0:	40051000 	.word	0x40051000
1a002ce4:	40052000 	.word	0x40052000

1a002ce8 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a002ce8:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a002cea:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002cee:	d309      	bcc.n	1a002d04 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a002cf0:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a002cf4:	4a0d      	ldr	r2, [pc, #52]	; (1a002d2c <Chip_Clock_GetRate+0x44>)
1a002cf6:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a002cfa:	f014 0f01 	tst.w	r4, #1
1a002cfe:	d107      	bne.n	1a002d10 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a002d00:	2000      	movs	r0, #0
	}

	return rate;
}
1a002d02:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a002d04:	f100 0320 	add.w	r3, r0, #32
1a002d08:	4a09      	ldr	r2, [pc, #36]	; (1a002d30 <Chip_Clock_GetRate+0x48>)
1a002d0a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a002d0e:	e7f4      	b.n	1a002cfa <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a002d10:	f7ff fe20 	bl	1a002954 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a002d14:	f7ff ffa9 	bl	1a002c6a <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a002d18:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a002d1c:	d103      	bne.n	1a002d26 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a002d1e:	2301      	movs	r3, #1
		rate = rate / div;
1a002d20:	fbb0 f0f3 	udiv	r0, r0, r3
1a002d24:	e7ed      	b.n	1a002d02 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a002d26:	2302      	movs	r3, #2
1a002d28:	e7fa      	b.n	1a002d20 <Chip_Clock_GetRate+0x38>
1a002d2a:	bf00      	nop
1a002d2c:	40052000 	.word	0x40052000
1a002d30:	40051000 	.word	0x40051000

1a002d34 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a002d34:	b570      	push	{r4, r5, r6, lr}
1a002d36:	b08a      	sub	sp, #40	; 0x28
1a002d38:	4605      	mov	r5, r0
1a002d3a:	460e      	mov	r6, r1
1a002d3c:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a002d3e:	f242 7310 	movw	r3, #10000	; 0x2710
1a002d42:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a002d44:	2806      	cmp	r0, #6
1a002d46:	d018      	beq.n	1a002d7a <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a002d48:	2300      	movs	r3, #0
1a002d4a:	2201      	movs	r2, #1
1a002d4c:	4629      	mov	r1, r5
1a002d4e:	2004      	movs	r0, #4
1a002d50:	f7ff ff4c 	bl	1a002bec <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a002d54:	4a49      	ldr	r2, [pc, #292]	; (1a002e7c <Chip_SetupCoreClock+0x148>)
1a002d56:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a002d58:	f043 0301 	orr.w	r3, r3, #1
1a002d5c:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a002d5e:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a002d62:	a901      	add	r1, sp, #4
1a002d64:	4630      	mov	r0, r6
1a002d66:	f7ff feb9 	bl	1a002adc <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a002d6a:	4b45      	ldr	r3, [pc, #276]	; (1a002e80 <Chip_SetupCoreClock+0x14c>)
1a002d6c:	429e      	cmp	r6, r3
1a002d6e:	d916      	bls.n	1a002d9e <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a002d70:	9b01      	ldr	r3, [sp, #4]
1a002d72:	f013 0f40 	tst.w	r3, #64	; 0x40
1a002d76:	d003      	beq.n	1a002d80 <Chip_SetupCoreClock+0x4c>
1a002d78:	e7fe      	b.n	1a002d78 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a002d7a:	f7ff fe11 	bl	1a0029a0 <Chip_Clock_EnableCrystal>
1a002d7e:	e7e3      	b.n	1a002d48 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a002d80:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002d84:	d005      	beq.n	1a002d92 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a002d86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002d8a:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a002d8c:	2500      	movs	r5, #0
			direct = 1;
1a002d8e:	2601      	movs	r6, #1
1a002d90:	e007      	b.n	1a002da2 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a002d92:	9b04      	ldr	r3, [sp, #16]
1a002d94:	3301      	adds	r3, #1
1a002d96:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a002d98:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a002d9a:	2600      	movs	r6, #0
1a002d9c:	e001      	b.n	1a002da2 <Chip_SetupCoreClock+0x6e>
1a002d9e:	2500      	movs	r5, #0
1a002da0:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002da2:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002da6:	9b01      	ldr	r3, [sp, #4]
1a002da8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002dac:	9a05      	ldr	r2, [sp, #20]
1a002dae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002db2:	9a03      	ldr	r2, [sp, #12]
1a002db4:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002db8:	9a04      	ldr	r2, [sp, #16]
1a002dba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002dbe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002dc2:	4a2e      	ldr	r2, [pc, #184]	; (1a002e7c <Chip_SetupCoreClock+0x148>)
1a002dc4:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a002dc6:	4b2d      	ldr	r3, [pc, #180]	; (1a002e7c <Chip_SetupCoreClock+0x148>)
1a002dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a002dca:	f013 0f01 	tst.w	r3, #1
1a002dce:	d0fa      	beq.n	1a002dc6 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a002dd0:	2300      	movs	r3, #0
1a002dd2:	2201      	movs	r2, #1
1a002dd4:	2109      	movs	r1, #9
1a002dd6:	2004      	movs	r0, #4
1a002dd8:	f7ff ff08 	bl	1a002bec <Chip_Clock_SetBaseClock>

	if (direct) {
1a002ddc:	b1fe      	cbz	r6, 1a002e1e <Chip_SetupCoreClock+0xea>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002dde:	f242 7310 	movw	r3, #10000	; 0x2710
1a002de2:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a002de4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002de6:	1e5a      	subs	r2, r3, #1
1a002de8:	9209      	str	r2, [sp, #36]	; 0x24
1a002dea:	2b00      	cmp	r3, #0
1a002dec:	d1fa      	bne.n	1a002de4 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a002dee:	9b01      	ldr	r3, [sp, #4]
1a002df0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002df4:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002df6:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002dfa:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002dfe:	9a05      	ldr	r2, [sp, #20]
1a002e00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002e04:	9a03      	ldr	r2, [sp, #12]
1a002e06:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002e0a:	9a04      	ldr	r2, [sp, #16]
1a002e0c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002e10:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002e14:	4a19      	ldr	r2, [pc, #100]	; (1a002e7c <Chip_SetupCoreClock+0x148>)
1a002e16:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a002e18:	b36c      	cbz	r4, 1a002e76 <Chip_SetupCoreClock+0x142>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a002e1a:	2400      	movs	r4, #0
1a002e1c:	e029      	b.n	1a002e72 <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a002e1e:	2d00      	cmp	r5, #0
1a002e20:	d0fa      	beq.n	1a002e18 <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002e22:	f242 7310 	movw	r3, #10000	; 0x2710
1a002e26:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a002e28:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002e2a:	1e5a      	subs	r2, r3, #1
1a002e2c:	9209      	str	r2, [sp, #36]	; 0x24
1a002e2e:	2b00      	cmp	r3, #0
1a002e30:	d1fa      	bne.n	1a002e28 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a002e32:	9b04      	ldr	r3, [sp, #16]
1a002e34:	1e5a      	subs	r2, r3, #1
1a002e36:	9204      	str	r2, [sp, #16]
1a002e38:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a002e3c:	9b01      	ldr	r3, [sp, #4]
1a002e3e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a002e42:	9905      	ldr	r1, [sp, #20]
1a002e44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a002e48:	9903      	ldr	r1, [sp, #12]
1a002e4a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a002e4e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002e52:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002e56:	4a09      	ldr	r2, [pc, #36]	; (1a002e7c <Chip_SetupCoreClock+0x148>)
1a002e58:	6453      	str	r3, [r2, #68]	; 0x44
1a002e5a:	e7dd      	b.n	1a002e18 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a002e5c:	4809      	ldr	r0, [pc, #36]	; (1a002e84 <Chip_SetupCoreClock+0x150>)
1a002e5e:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002e62:	78cb      	ldrb	r3, [r1, #3]
1a002e64:	788a      	ldrb	r2, [r1, #2]
1a002e66:	7849      	ldrb	r1, [r1, #1]
1a002e68:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002e6c:	f7ff febe 	bl	1a002bec <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a002e70:	3401      	adds	r4, #1
1a002e72:	2c11      	cmp	r4, #17
1a002e74:	d9f2      	bls.n	1a002e5c <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a002e76:	b00a      	add	sp, #40	; 0x28
1a002e78:	bd70      	pop	{r4, r5, r6, pc}
1a002e7a:	bf00      	nop
1a002e7c:	40050000 	.word	0x40050000
1a002e80:	068e7780 	.word	0x068e7780
1a002e84:	1a0047e0 	.word	0x1a0047e0

1a002e88 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a002e88:	4770      	bx	lr
1a002e8a:	Address 0x000000001a002e8a is out of bounds.


1a002e8c <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002e8c:	4b03      	ldr	r3, [pc, #12]	; (1a002e9c <Chip_SSP_GetClockIndex+0x10>)
1a002e8e:	4298      	cmp	r0, r3
1a002e90:	d001      	beq.n	1a002e96 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a002e92:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a002e94:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a002e96:	20a5      	movs	r0, #165	; 0xa5
1a002e98:	4770      	bx	lr
1a002e9a:	bf00      	nop
1a002e9c:	400c5000 	.word	0x400c5000

1a002ea0 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002ea0:	4b04      	ldr	r3, [pc, #16]	; (1a002eb4 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a002ea2:	4298      	cmp	r0, r3
1a002ea4:	d002      	beq.n	1a002eac <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a002ea6:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a002eaa:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a002eac:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a002eb0:	4770      	bx	lr
1a002eb2:	bf00      	nop
1a002eb4:	400c5000 	.word	0x400c5000

1a002eb8 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a002eb8:	6803      	ldr	r3, [r0, #0]
1a002eba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a002ebe:	0209      	lsls	r1, r1, #8
1a002ec0:	b289      	uxth	r1, r1
1a002ec2:	4319      	orrs	r1, r3
1a002ec4:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a002ec6:	6102      	str	r2, [r0, #16]
}
1a002ec8:	4770      	bx	lr

1a002eca <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a002eca:	b570      	push	{r4, r5, r6, lr}
1a002ecc:	4606      	mov	r6, r0
1a002ece:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002ed0:	f7ff ffe6 	bl	1a002ea0 <Chip_SSP_GetPeriphClockIndex>
1a002ed4:	f7ff ff08 	bl	1a002ce8 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a002ed8:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a002eda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a002ede:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a002ee0:	e000      	b.n	1a002ee4 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a002ee2:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a002ee4:	42ab      	cmp	r3, r5
1a002ee6:	d90b      	bls.n	1a002f00 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a002ee8:	1c4c      	adds	r4, r1, #1
1a002eea:	fb02 f304 	mul.w	r3, r2, r4
1a002eee:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a002ef2:	429d      	cmp	r5, r3
1a002ef4:	d2f6      	bcs.n	1a002ee4 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a002ef6:	2cff      	cmp	r4, #255	; 0xff
1a002ef8:	d9f3      	bls.n	1a002ee2 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a002efa:	3202      	adds	r2, #2
				cr0_div = 0;
1a002efc:	2100      	movs	r1, #0
1a002efe:	e7f1      	b.n	1a002ee4 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a002f00:	4630      	mov	r0, r6
1a002f02:	f7ff ffd9 	bl	1a002eb8 <Chip_SSP_SetClockRate>
}
1a002f06:	bd70      	pop	{r4, r5, r6, pc}

1a002f08 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a002f08:	b510      	push	{r4, lr}
1a002f0a:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a002f0c:	f7ff ffbe 	bl	1a002e8c <Chip_SSP_GetClockIndex>
1a002f10:	f7ff fed0 	bl	1a002cb4 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002f14:	4620      	mov	r0, r4
1a002f16:	f7ff ffc3 	bl	1a002ea0 <Chip_SSP_GetPeriphClockIndex>
1a002f1a:	f7ff fecb 	bl	1a002cb4 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002f1e:	6863      	ldr	r3, [r4, #4]
1a002f20:	f023 0304 	bic.w	r3, r3, #4
1a002f24:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a002f26:	6823      	ldr	r3, [r4, #0]
1a002f28:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002f2c:	f043 0307 	orr.w	r3, r3, #7
1a002f30:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a002f32:	4902      	ldr	r1, [pc, #8]	; (1a002f3c <Chip_SSP_Init+0x34>)
1a002f34:	4620      	mov	r0, r4
1a002f36:	f7ff ffc8 	bl	1a002eca <Chip_SSP_SetBitRate>
}
1a002f3a:	bd10      	pop	{r4, pc}
1a002f3c:	000186a0 	.word	0x000186a0

1a002f40 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a002f40:	2901      	cmp	r1, #1
1a002f42:	d000      	beq.n	1a002f46 <Chip_I2C_EventHandler+0x6>
	}

	stat = &iic->mXfer->status;
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
}
1a002f44:	4770      	bx	lr
	stat = &iic->mXfer->status;
1a002f46:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a002f4a:	0082      	lsls	r2, r0, #2
1a002f4c:	4b03      	ldr	r3, [pc, #12]	; (1a002f5c <Chip_I2C_EventHandler+0x1c>)
1a002f4e:	4413      	add	r3, r2
1a002f50:	691a      	ldr	r2, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {}
1a002f52:	7d13      	ldrb	r3, [r2, #20]
1a002f54:	b2db      	uxtb	r3, r3
1a002f56:	2b04      	cmp	r3, #4
1a002f58:	d0fb      	beq.n	1a002f52 <Chip_I2C_EventHandler+0x12>
1a002f5a:	e7f3      	b.n	1a002f44 <Chip_I2C_EventHandler+0x4>
1a002f5c:	10000004 	.word	0x10000004

1a002f60 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a002f60:	b570      	push	{r4, r5, r6, lr}
1a002f62:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a002f64:	4e06      	ldr	r6, [pc, #24]	; (1a002f80 <Chip_I2C_Init+0x20>)
1a002f66:	00c4      	lsls	r4, r0, #3
1a002f68:	1a22      	subs	r2, r4, r0
1a002f6a:	0093      	lsls	r3, r2, #2
1a002f6c:	4433      	add	r3, r6
1a002f6e:	8898      	ldrh	r0, [r3, #4]
1a002f70:	f7ff fea0 	bl	1a002cb4 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a002f74:	1b64      	subs	r4, r4, r5
1a002f76:	00a3      	lsls	r3, r4, #2
1a002f78:	58f3      	ldr	r3, [r6, r3]
1a002f7a:	226c      	movs	r2, #108	; 0x6c
1a002f7c:	619a      	str	r2, [r3, #24]
}
1a002f7e:	bd70      	pop	{r4, r5, r6, pc}
1a002f80:	10000004 	.word	0x10000004

1a002f84 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a002f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002f88:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a002f8a:	4e0b      	ldr	r6, [pc, #44]	; (1a002fb8 <Chip_I2C_SetClockRate+0x34>)
1a002f8c:	00c5      	lsls	r5, r0, #3
1a002f8e:	1a2b      	subs	r3, r5, r0
1a002f90:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a002f94:	eb06 0308 	add.w	r3, r6, r8
1a002f98:	8898      	ldrh	r0, [r3, #4]
1a002f9a:	f7ff fea5 	bl	1a002ce8 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a002f9e:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a002fa2:	f856 3008 	ldr.w	r3, [r6, r8]
1a002fa6:	0842      	lsrs	r2, r0, #1
1a002fa8:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a002faa:	f856 3008 	ldr.w	r3, [r6, r8]
1a002fae:	691a      	ldr	r2, [r3, #16]
1a002fb0:	1a80      	subs	r0, r0, r2
1a002fb2:	6158      	str	r0, [r3, #20]
}
1a002fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002fb8:	10000004 	.word	0x10000004

1a002fbc <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a002fbc:	b508      	push	{r3, lr}
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a002fbe:	4a0b      	ldr	r2, [pc, #44]	; (1a002fec <SystemInit+0x30>)
1a002fc0:	4b0b      	ldr	r3, [pc, #44]	; (1a002ff0 <SystemInit+0x34>)
1a002fc2:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a002fc4:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a002fc8:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a002fca:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a002fce:	2b20      	cmp	r3, #32
1a002fd0:	d004      	beq.n	1a002fdc <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a002fd2:	f7ff fabf 	bl	1a002554 <Board_SystemInit>
   Board_Init();
1a002fd6:	f7ff fa47 	bl	1a002468 <Board_Init>
}
1a002fda:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a002fdc:	4a04      	ldr	r2, [pc, #16]	; (1a002ff0 <SystemInit+0x34>)
1a002fde:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a002fe2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a002fe6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a002fea:	e7f2      	b.n	1a002fd2 <SystemInit+0x16>
1a002fec:	1a000000 	.word	0x1a000000
1a002ff0:	e000ed00 	.word	0xe000ed00

1a002ff4 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a002ff4:	4b04      	ldr	r3, [pc, #16]	; (1a003008 <cyclesCounterInit+0x14>)
1a002ff6:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a002ff8:	4a04      	ldr	r2, [pc, #16]	; (1a00300c <cyclesCounterInit+0x18>)
1a002ffa:	6813      	ldr	r3, [r2, #0]
1a002ffc:	f043 0301 	orr.w	r3, r3, #1
1a003000:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a003002:	2001      	movs	r0, #1
1a003004:	4770      	bx	lr
1a003006:	bf00      	nop
1a003008:	1000003c 	.word	0x1000003c
1a00300c:	e0001000 	.word	0xe0001000

1a003010 <tickerCallback>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a003010:	e92d 4800 	stmdb	sp!, {fp, lr}
   // Increment Tick counters
   tickCounter++;
1a003014:	4908      	ldr	r1, [pc, #32]	; (1a003038 <tickerCallback+0x28>)
1a003016:	e9d1 2300 	ldrd	r2, r3, [r1]
1a00301a:	f112 0b01 	adds.w	fp, r2, #1
1a00301e:	f143 0c00 	adc.w	ip, r3, #0
1a003022:	e9c1 bc00 	strd	fp, ip, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a003026:	4b05      	ldr	r3, [pc, #20]	; (1a00303c <tickerCallback+0x2c>)
1a003028:	681b      	ldr	r3, [r3, #0]
1a00302a:	b113      	cbz	r3, 1a003032 <tickerCallback+0x22>
      (* tickHookFunction )( callBackFuncParams );
1a00302c:	4a04      	ldr	r2, [pc, #16]	; (1a003040 <tickerCallback+0x30>)
1a00302e:	6810      	ldr	r0, [r2, #0]
1a003030:	4798      	blx	r3
   }
}
1a003032:	e8bd 8800 	ldmia.w	sp!, {fp, pc}
1a003036:	bf00      	nop
1a003038:	10002b38 	.word	0x10002b38
1a00303c:	10002b40 	.word	0x10002b40
1a003040:	10002b30 	.word	0x10002b30

1a003044 <tickInit>:
{
1a003044:	b510      	push	{r4, lr}
1a003046:	b082      	sub	sp, #8
         TimerHandle_t h = xTimerCreateStatic( "tikcerTimer",
1a003048:	4b0e      	ldr	r3, [pc, #56]	; (1a003084 <tickInit+0x40>)
1a00304a:	9301      	str	r3, [sp, #4]
1a00304c:	4b0e      	ldr	r3, [pc, #56]	; (1a003088 <tickInit+0x44>)
1a00304e:	9300      	str	r3, [sp, #0]
1a003050:	2300      	movs	r3, #0
1a003052:	2201      	movs	r2, #1
1a003054:	4601      	mov	r1, r0
1a003056:	480d      	ldr	r0, [pc, #52]	; (1a00308c <tickInit+0x48>)
1a003058:	f7fe fdce 	bl	1a001bf8 <xTimerCreateStatic>
         if (h == NULL)
1a00305c:	b178      	cbz	r0, 1a00307e <tickInit+0x3a>
1a00305e:	4604      	mov	r4, r0
         return xTimerStart(h, 0) == pdPASS;
1a003060:	f7fe f97a 	bl	1a001358 <xTaskGetTickCount>
1a003064:	2300      	movs	r3, #0
1a003066:	9300      	str	r3, [sp, #0]
1a003068:	4602      	mov	r2, r0
1a00306a:	2101      	movs	r1, #1
1a00306c:	4620      	mov	r0, r4
1a00306e:	f7fe fde9 	bl	1a001c44 <xTimerGenericCommand>
1a003072:	2801      	cmp	r0, #1
1a003074:	bf14      	ite	ne
1a003076:	2000      	movne	r0, #0
1a003078:	2001      	moveq	r0, #1
}
1a00307a:	b002      	add	sp, #8
1a00307c:	bd10      	pop	{r4, pc}
            return 0;
1a00307e:	2000      	movs	r0, #0
1a003080:	e7fb      	b.n	1a00307a <tickInit+0x36>
1a003082:	bf00      	nop
1a003084:	10002b44 	.word	0x10002b44
1a003088:	1a003011 	.word	0x1a003011
1a00308c:	1a004828 	.word	0x1a004828

1a003090 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a003090:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a003092:	4d0b      	ldr	r5, [pc, #44]	; (1a0030c0 <gpioObtainPinInit+0x30>)
1a003094:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a003098:	182c      	adds	r4, r5, r0
1a00309a:	5628      	ldrsb	r0, [r5, r0]
1a00309c:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a00309e:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a0030a2:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a0030a4:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a0030a8:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a0030aa:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a0030ae:	9b02      	ldr	r3, [sp, #8]
1a0030b0:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a0030b2:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a0030b6:	9b03      	ldr	r3, [sp, #12]
1a0030b8:	701a      	strb	r2, [r3, #0]
}
1a0030ba:	bc30      	pop	{r4, r5}
1a0030bc:	4770      	bx	lr
1a0030be:	bf00      	nop
1a0030c0:	1a004834 	.word	0x1a004834

1a0030c4 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a0030c4:	b570      	push	{r4, r5, r6, lr}
1a0030c6:	b084      	sub	sp, #16
1a0030c8:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0030ca:	2300      	movs	r3, #0
1a0030cc:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0030d0:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0030d4:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0030d8:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0030dc:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0030e0:	f10d 030b 	add.w	r3, sp, #11
1a0030e4:	9301      	str	r3, [sp, #4]
1a0030e6:	ab03      	add	r3, sp, #12
1a0030e8:	9300      	str	r3, [sp, #0]
1a0030ea:	f10d 030d 	add.w	r3, sp, #13
1a0030ee:	f10d 020e 	add.w	r2, sp, #14
1a0030f2:	f10d 010f 	add.w	r1, sp, #15
1a0030f6:	f7ff ffcb 	bl	1a003090 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a0030fa:	2c05      	cmp	r4, #5
1a0030fc:	f200 80a5 	bhi.w	1a00324a <gpioInit+0x186>
1a003100:	e8df f004 	tbb	[pc, r4]
1a003104:	45278109 	.word	0x45278109
1a003108:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a00310a:	4851      	ldr	r0, [pc, #324]	; (1a003250 <gpioInit+0x18c>)
1a00310c:	f7ff febc 	bl	1a002e88 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a003110:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a003112:	b004      	add	sp, #16
1a003114:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a003116:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00311a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00311e:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a003122:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a003126:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00312a:	494a      	ldr	r1, [pc, #296]	; (1a003254 <gpioInit+0x190>)
1a00312c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003130:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003134:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003138:	2001      	movs	r0, #1
1a00313a:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a00313e:	4c44      	ldr	r4, [pc, #272]	; (1a003250 <gpioInit+0x18c>)
1a003140:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003144:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003148:	ea22 0201 	bic.w	r2, r2, r1
1a00314c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003150:	e7df      	b.n	1a003112 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a003152:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003156:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00315a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00315e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a003162:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003166:	493b      	ldr	r1, [pc, #236]	; (1a003254 <gpioInit+0x190>)
1a003168:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00316c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003170:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003174:	2001      	movs	r0, #1
1a003176:	fa00 f102 	lsl.w	r1, r0, r2
1a00317a:	4c35      	ldr	r4, [pc, #212]	; (1a003250 <gpioInit+0x18c>)
1a00317c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003180:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003184:	ea22 0201 	bic.w	r2, r2, r1
1a003188:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00318c:	e7c1      	b.n	1a003112 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a00318e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003192:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003196:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00319a:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a00319e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0031a2:	492c      	ldr	r1, [pc, #176]	; (1a003254 <gpioInit+0x190>)
1a0031a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0031a8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0031ac:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0031b0:	2001      	movs	r0, #1
1a0031b2:	fa00 f102 	lsl.w	r1, r0, r2
1a0031b6:	4c26      	ldr	r4, [pc, #152]	; (1a003250 <gpioInit+0x18c>)
1a0031b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0031bc:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0031c0:	ea22 0201 	bic.w	r2, r2, r1
1a0031c4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0031c8:	e7a3      	b.n	1a003112 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a0031ca:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0031ce:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0031d2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0031d6:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a0031da:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0031de:	491d      	ldr	r1, [pc, #116]	; (1a003254 <gpioInit+0x190>)
1a0031e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0031e4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0031e8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0031ec:	2001      	movs	r0, #1
1a0031ee:	fa00 f102 	lsl.w	r1, r0, r2
1a0031f2:	4c17      	ldr	r4, [pc, #92]	; (1a003250 <gpioInit+0x18c>)
1a0031f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0031f8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0031fc:	ea22 0201 	bic.w	r2, r2, r1
1a003200:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003204:	e785      	b.n	1a003112 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a003206:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00320a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00320e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003212:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a003216:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00321a:	490e      	ldr	r1, [pc, #56]	; (1a003254 <gpioInit+0x190>)
1a00321c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a003220:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a003224:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003228:	2001      	movs	r0, #1
1a00322a:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a00322e:	4b08      	ldr	r3, [pc, #32]	; (1a003250 <gpioInit+0x18c>)
1a003230:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a003234:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a003238:	4331      	orrs	r1, r6
1a00323a:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a00323e:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a003240:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a003244:	2100      	movs	r1, #0
1a003246:	5499      	strb	r1, [r3, r2]
1a003248:	e763      	b.n	1a003112 <gpioInit+0x4e>
      ret_val = 0;
1a00324a:	2000      	movs	r0, #0
1a00324c:	e761      	b.n	1a003112 <gpioInit+0x4e>
1a00324e:	bf00      	nop
1a003250:	400f4000 	.word	0x400f4000
1a003254:	40086000 	.word	0x40086000

1a003258 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a003258:	b510      	push	{r4, lr}
1a00325a:	b084      	sub	sp, #16
1a00325c:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00325e:	2300      	movs	r3, #0
1a003260:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003264:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003268:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00326c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003270:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003274:	f10d 030b 	add.w	r3, sp, #11
1a003278:	9301      	str	r3, [sp, #4]
1a00327a:	ab03      	add	r3, sp, #12
1a00327c:	9300      	str	r3, [sp, #0]
1a00327e:	f10d 030d 	add.w	r3, sp, #13
1a003282:	f10d 020e 	add.w	r2, sp, #14
1a003286:	f10d 010f 	add.w	r1, sp, #15
1a00328a:	f7ff ff01 	bl	1a003090 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00328e:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003292:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a003296:	3400      	adds	r4, #0
1a003298:	bf18      	it	ne
1a00329a:	2401      	movne	r4, #1
1a00329c:	015b      	lsls	r3, r3, #5
1a00329e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0032a2:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0032a6:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a0032a8:	2001      	movs	r0, #1
1a0032aa:	b004      	add	sp, #16
1a0032ac:	bd10      	pop	{r4, pc}

1a0032ae <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a0032ae:	b500      	push	{lr}
1a0032b0:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a0032b2:	2300      	movs	r3, #0
1a0032b4:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0032b8:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0032bc:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0032c0:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0032c4:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0032c8:	f10d 030b 	add.w	r3, sp, #11
1a0032cc:	9301      	str	r3, [sp, #4]
1a0032ce:	ab03      	add	r3, sp, #12
1a0032d0:	9300      	str	r3, [sp, #0]
1a0032d2:	f10d 030d 	add.w	r3, sp, #13
1a0032d6:	f10d 020e 	add.w	r2, sp, #14
1a0032da:	f10d 010f 	add.w	r1, sp, #15
1a0032de:	f7ff fed7 	bl	1a003090 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a0032e2:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a0032e6:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a0032ea:	015b      	lsls	r3, r3, #5
1a0032ec:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0032f0:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0032f4:	5c98      	ldrb	r0, [r3, r2]

   return ret_val;
}
1a0032f6:	3000      	adds	r0, #0
1a0032f8:	bf18      	it	ne
1a0032fa:	2001      	movne	r0, #1
1a0032fc:	b005      	add	sp, #20
1a0032fe:	f85d fb04 	ldr.w	pc, [sp], #4
1a003302:	Address 0x000000001a003302 is out of bounds.


1a003304 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a003304:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a003306:	4b04      	ldr	r3, [pc, #16]	; (1a003318 <USB0_IRQHandler+0x14>)
1a003308:	681b      	ldr	r3, [r3, #0]
1a00330a:	681b      	ldr	r3, [r3, #0]
1a00330c:	68db      	ldr	r3, [r3, #12]
1a00330e:	4a03      	ldr	r2, [pc, #12]	; (1a00331c <USB0_IRQHandler+0x18>)
1a003310:	6810      	ldr	r0, [r2, #0]
1a003312:	4798      	blx	r3
}
1a003314:	bd08      	pop	{r3, pc}
1a003316:	bf00      	nop
1a003318:	10002bc4 	.word	0x10002bc4
1a00331c:	10002b74 	.word	0x10002b74

1a003320 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a003320:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a003322:	f7ff fa35 	bl	1a002790 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a003326:	4b3a      	ldr	r3, [pc, #232]	; (1a003410 <boardInit+0xf0>)
1a003328:	6818      	ldr	r0, [r3, #0]
1a00332a:	f7ff fe63 	bl	1a002ff4 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a00332e:	2001      	movs	r0, #1
1a003330:	2100      	movs	r1, #0
1a003332:	f7ff fe87 	bl	1a003044 <tickInit>

   // Inicializar GPIOs
   gpioInit( 0, GPIO_ENABLE );
1a003336:	2105      	movs	r1, #5
1a003338:	2000      	movs	r0, #0
1a00333a:	f7ff fec3 	bl	1a0030c4 <gpioInit>

   // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
   gpioInit( TEC1, GPIO_INPUT );
1a00333e:	2100      	movs	r1, #0
1a003340:	2024      	movs	r0, #36	; 0x24
1a003342:	f7ff febf 	bl	1a0030c4 <gpioInit>
   gpioInit( TEC2, GPIO_INPUT );
1a003346:	2100      	movs	r1, #0
1a003348:	2025      	movs	r0, #37	; 0x25
1a00334a:	f7ff febb 	bl	1a0030c4 <gpioInit>
   gpioInit( TEC3, GPIO_INPUT );
1a00334e:	2100      	movs	r1, #0
1a003350:	2026      	movs	r0, #38	; 0x26
1a003352:	f7ff feb7 	bl	1a0030c4 <gpioInit>
   gpioInit( TEC4, GPIO_INPUT );
1a003356:	2100      	movs	r1, #0
1a003358:	2027      	movs	r0, #39	; 0x27
1a00335a:	f7ff feb3 	bl	1a0030c4 <gpioInit>

   // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
   gpioInit( LEDR, GPIO_OUTPUT );
1a00335e:	2101      	movs	r1, #1
1a003360:	2028      	movs	r0, #40	; 0x28
1a003362:	f7ff feaf 	bl	1a0030c4 <gpioInit>
   gpioInit( LEDG, GPIO_OUTPUT );
1a003366:	2101      	movs	r1, #1
1a003368:	2029      	movs	r0, #41	; 0x29
1a00336a:	f7ff feab 	bl	1a0030c4 <gpioInit>
   gpioInit( LEDB, GPIO_OUTPUT );
1a00336e:	2101      	movs	r1, #1
1a003370:	202a      	movs	r0, #42	; 0x2a
1a003372:	f7ff fea7 	bl	1a0030c4 <gpioInit>
   gpioInit( LED1, GPIO_OUTPUT );
1a003376:	2101      	movs	r1, #1
1a003378:	202b      	movs	r0, #43	; 0x2b
1a00337a:	f7ff fea3 	bl	1a0030c4 <gpioInit>
   gpioInit( LED2, GPIO_OUTPUT );
1a00337e:	2101      	movs	r1, #1
1a003380:	202c      	movs	r0, #44	; 0x2c
1a003382:	f7ff fe9f 	bl	1a0030c4 <gpioInit>
   gpioInit( LED3, GPIO_OUTPUT );
1a003386:	2101      	movs	r1, #1
1a003388:	202d      	movs	r0, #45	; 0x2d
1a00338a:	f7ff fe9b 	bl	1a0030c4 <gpioInit>


   // Configuracion de pines de entrada de la CIAA-NXP
   gpioInit( DI0, GPIO_INPUT );
1a00338e:	2100      	movs	r1, #0
1a003390:	202e      	movs	r0, #46	; 0x2e
1a003392:	f7ff fe97 	bl	1a0030c4 <gpioInit>
   gpioInit( DI1, GPIO_INPUT );
1a003396:	2100      	movs	r1, #0
1a003398:	202f      	movs	r0, #47	; 0x2f
1a00339a:	f7ff fe93 	bl	1a0030c4 <gpioInit>
   gpioInit( DI2, GPIO_INPUT );
1a00339e:	2100      	movs	r1, #0
1a0033a0:	2030      	movs	r0, #48	; 0x30
1a0033a2:	f7ff fe8f 	bl	1a0030c4 <gpioInit>
   gpioInit( DI3, GPIO_INPUT );
1a0033a6:	2100      	movs	r1, #0
1a0033a8:	2031      	movs	r0, #49	; 0x31
1a0033aa:	f7ff fe8b 	bl	1a0030c4 <gpioInit>
   gpioInit( DI4, GPIO_INPUT );
1a0033ae:	2100      	movs	r1, #0
1a0033b0:	2032      	movs	r0, #50	; 0x32
1a0033b2:	f7ff fe87 	bl	1a0030c4 <gpioInit>
   gpioInit( DI5, GPIO_INPUT );
1a0033b6:	2100      	movs	r1, #0
1a0033b8:	2033      	movs	r0, #51	; 0x33
1a0033ba:	f7ff fe83 	bl	1a0030c4 <gpioInit>
   gpioInit( DI6, GPIO_INPUT );
1a0033be:	2100      	movs	r1, #0
1a0033c0:	2034      	movs	r0, #52	; 0x34
1a0033c2:	f7ff fe7f 	bl	1a0030c4 <gpioInit>
   gpioInit( DI7, GPIO_INPUT );
1a0033c6:	2100      	movs	r1, #0
1a0033c8:	2035      	movs	r0, #53	; 0x35
1a0033ca:	f7ff fe7b 	bl	1a0030c4 <gpioInit>

   // Configuracion de pines de salida de la CIAA-NXP
   gpioInit( DO0, GPIO_OUTPUT );
1a0033ce:	2101      	movs	r1, #1
1a0033d0:	2036      	movs	r0, #54	; 0x36
1a0033d2:	f7ff fe77 	bl	1a0030c4 <gpioInit>
   gpioInit( DO1, GPIO_OUTPUT );
1a0033d6:	2101      	movs	r1, #1
1a0033d8:	2037      	movs	r0, #55	; 0x37
1a0033da:	f7ff fe73 	bl	1a0030c4 <gpioInit>
   gpioInit( DO2, GPIO_OUTPUT );
1a0033de:	2101      	movs	r1, #1
1a0033e0:	2038      	movs	r0, #56	; 0x38
1a0033e2:	f7ff fe6f 	bl	1a0030c4 <gpioInit>
   gpioInit( DO3, GPIO_OUTPUT );
1a0033e6:	2101      	movs	r1, #1
1a0033e8:	2039      	movs	r0, #57	; 0x39
1a0033ea:	f7ff fe6b 	bl	1a0030c4 <gpioInit>
   gpioInit( DO4, GPIO_OUTPUT );
1a0033ee:	2101      	movs	r1, #1
1a0033f0:	203a      	movs	r0, #58	; 0x3a
1a0033f2:	f7ff fe67 	bl	1a0030c4 <gpioInit>
   gpioInit( DO5, GPIO_OUTPUT );
1a0033f6:	2101      	movs	r1, #1
1a0033f8:	203b      	movs	r0, #59	; 0x3b
1a0033fa:	f7ff fe63 	bl	1a0030c4 <gpioInit>
   gpioInit( DO6, GPIO_OUTPUT );
1a0033fe:	2101      	movs	r1, #1
1a003400:	203c      	movs	r0, #60	; 0x3c
1a003402:	f7ff fe5f 	bl	1a0030c4 <gpioInit>
   gpioInit( DO7, GPIO_OUTPUT );
1a003406:	2101      	movs	r1, #1
1a003408:	203d      	movs	r0, #61	; 0x3d
1a00340a:	f7ff fe5b 	bl	1a0030c4 <gpioInit>

}
1a00340e:	bd08      	pop	{r3, pc}
1a003410:	10002bc0 	.word	0x10002bc0

1a003414 <clearInterrupt>:
}

static void clearInterrupt(uint8_t irqChannel)
{
   /* Clear interrupt flag for irqChannel */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
1a003414:	2301      	movs	r3, #1
1a003416:	fa03 f000 	lsl.w	r0, r3, r0
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a00341a:	4b01      	ldr	r3, [pc, #4]	; (1a003420 <clearInterrupt+0xc>)
1a00341c:	6258      	str	r0, [r3, #36]	; 0x24
}
1a00341e:	4770      	bx	lr
1a003420:	40087000 	.word	0x40087000

1a003424 <serveInterrupt>:

static void serveInterrupt(uint8_t irqChannel)
{
1a003424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   ultrasonicSensorMap_t aSensor = ultrasonicSensorsIrqMap[irqChannel];
1a003426:	4b12      	ldr	r3, [pc, #72]	; (1a003470 <serveInterrupt+0x4c>)
1a003428:	5c1a      	ldrb	r2, [r3, r0]
	return pPININT->RISE;
1a00342a:	4b12      	ldr	r3, [pc, #72]	; (1a003474 <serveInterrupt+0x50>)
1a00342c:	69d9      	ldr	r1, [r3, #28]
   /* If interrupt was because a rising edge */
   if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(irqChannel) ) {
1a00342e:	2301      	movs	r3, #1
1a003430:	4083      	lsls	r3, r0
1a003432:	420b      	tst	r3, r1
1a003434:	d111      	bne.n	1a00345a <serveInterrupt+0x36>
 * @return	Current timer terminal count value
 * @note	Returns the current timer terminal count.
 */
STATIC INLINE uint32_t Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)
{
	return pTMR->TC;
1a003436:	4910      	ldr	r1, [pc, #64]	; (1a003478 <serveInterrupt+0x54>)
1a003438:	688e      	ldr	r6, [r1, #8]
   else {
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly
      //TODO echoFallTime may not be necesary

      /* Save actual timer count in echoFallTime */
      ultrasonicSensors[aSensor].echoFallTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a00343a:	4d10      	ldr	r5, [pc, #64]	; (1a00347c <serveInterrupt+0x58>)
1a00343c:	0051      	lsls	r1, r2, #1
1a00343e:	188f      	adds	r7, r1, r2
1a003440:	00fc      	lsls	r4, r7, #3
1a003442:	4627      	mov	r7, r4
1a003444:	442c      	add	r4, r5
1a003446:	60a6      	str	r6, [r4, #8]
      /* Compute echo pulse width in timer ticks and save in lastEchoWidth */
      ultrasonicSensors[aSensor].lastEchoWidth = ultrasonicSensors[aSensor].echoFallTime - ultrasonicSensors[aSensor].echoRiseTime;
1a003448:	6864      	ldr	r4, [r4, #4]
1a00344a:	1b36      	subs	r6, r6, r4
1a00344c:	443d      	add	r5, r7
1a00344e:	60ee      	str	r6, [r5, #12]
	pPININT->FALL = pins;
1a003450:	4a08      	ldr	r2, [pc, #32]	; (1a003474 <serveInterrupt+0x50>)
1a003452:	6213      	str	r3, [r2, #32]
      /* Clear falling edge irq */
      Chip_PININT_ClearFallStates(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
   }

   /* Clear IRQ status */
   clearInterrupt(irqChannel);
1a003454:	f7ff ffde 	bl	1a003414 <clearInterrupt>
}
1a003458:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00345a:	4907      	ldr	r1, [pc, #28]	; (1a003478 <serveInterrupt+0x54>)
1a00345c:	688c      	ldr	r4, [r1, #8]
      ultrasonicSensors[aSensor].echoRiseTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a00345e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a003462:	00d1      	lsls	r1, r2, #3
1a003464:	4a05      	ldr	r2, [pc, #20]	; (1a00347c <serveInterrupt+0x58>)
1a003466:	440a      	add	r2, r1
1a003468:	6054      	str	r4, [r2, #4]
	pPININT->RISE = pins;
1a00346a:	4a02      	ldr	r2, [pc, #8]	; (1a003474 <serveInterrupt+0x50>)
1a00346c:	61d3      	str	r3, [r2, #28]
1a00346e:	e7f1      	b.n	1a003454 <serveInterrupt+0x30>
1a003470:	1a00496c 	.word	0x1a00496c
1a003474:	40087000 	.word	0x40087000
1a003478:	40084000 	.word	0x40084000
1a00347c:	10000040 	.word	0x10000040

1a003480 <GPIO0_IRQHandler>:
/*
 * @Brief:   GPIO Echo interrupt handler for each sensor
 */
#ifndef OVERRIDE_SAPI_HCSR04_GPIO_IRQ
void GPIO0_IRQHandler(void)
{
1a003480:	b508      	push	{r3, lr}
   serveInterrupt(0);
1a003482:	2000      	movs	r0, #0
1a003484:	f7ff ffce 	bl	1a003424 <serveInterrupt>
}
1a003488:	bd08      	pop	{r3, pc}

1a00348a <GPIO1_IRQHandler>:

void GPIO1_IRQHandler(void)
{
1a00348a:	b508      	push	{r3, lr}
   serveInterrupt(1);
1a00348c:	2001      	movs	r0, #1
1a00348e:	f7ff ffc9 	bl	1a003424 <serveInterrupt>
}
1a003492:	bd08      	pop	{r3, pc}

1a003494 <GPIO2_IRQHandler>:

void GPIO2_IRQHandler(void)
{
1a003494:	b508      	push	{r3, lr}
   serveInterrupt(2);
1a003496:	2002      	movs	r0, #2
1a003498:	f7ff ffc4 	bl	1a003424 <serveInterrupt>
}
1a00349c:	bd08      	pop	{r3, pc}
1a00349e:	Address 0x000000001a00349e is out of bounds.


1a0034a0 <__aeabi_uldivmod>:
1a0034a0:	b953      	cbnz	r3, 1a0034b8 <__aeabi_uldivmod+0x18>
1a0034a2:	b94a      	cbnz	r2, 1a0034b8 <__aeabi_uldivmod+0x18>
1a0034a4:	2900      	cmp	r1, #0
1a0034a6:	bf08      	it	eq
1a0034a8:	2800      	cmpeq	r0, #0
1a0034aa:	bf1c      	itt	ne
1a0034ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a0034b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a0034b4:	f000 b972 	b.w	1a00379c <__aeabi_idiv0>
1a0034b8:	f1ad 0c08 	sub.w	ip, sp, #8
1a0034bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0034c0:	f000 f806 	bl	1a0034d0 <__udivmoddi4>
1a0034c4:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0034c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0034cc:	b004      	add	sp, #16
1a0034ce:	4770      	bx	lr

1a0034d0 <__udivmoddi4>:
1a0034d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0034d4:	9e08      	ldr	r6, [sp, #32]
1a0034d6:	4604      	mov	r4, r0
1a0034d8:	4688      	mov	r8, r1
1a0034da:	2b00      	cmp	r3, #0
1a0034dc:	d14b      	bne.n	1a003576 <__udivmoddi4+0xa6>
1a0034de:	428a      	cmp	r2, r1
1a0034e0:	4615      	mov	r5, r2
1a0034e2:	d967      	bls.n	1a0035b4 <__udivmoddi4+0xe4>
1a0034e4:	fab2 f282 	clz	r2, r2
1a0034e8:	b14a      	cbz	r2, 1a0034fe <__udivmoddi4+0x2e>
1a0034ea:	f1c2 0720 	rsb	r7, r2, #32
1a0034ee:	fa01 f302 	lsl.w	r3, r1, r2
1a0034f2:	fa20 f707 	lsr.w	r7, r0, r7
1a0034f6:	4095      	lsls	r5, r2
1a0034f8:	ea47 0803 	orr.w	r8, r7, r3
1a0034fc:	4094      	lsls	r4, r2
1a0034fe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a003502:	0c23      	lsrs	r3, r4, #16
1a003504:	fbb8 f7fe 	udiv	r7, r8, lr
1a003508:	fa1f fc85 	uxth.w	ip, r5
1a00350c:	fb0e 8817 	mls	r8, lr, r7, r8
1a003510:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a003514:	fb07 f10c 	mul.w	r1, r7, ip
1a003518:	4299      	cmp	r1, r3
1a00351a:	d909      	bls.n	1a003530 <__udivmoddi4+0x60>
1a00351c:	18eb      	adds	r3, r5, r3
1a00351e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a003522:	f080 811b 	bcs.w	1a00375c <__udivmoddi4+0x28c>
1a003526:	4299      	cmp	r1, r3
1a003528:	f240 8118 	bls.w	1a00375c <__udivmoddi4+0x28c>
1a00352c:	3f02      	subs	r7, #2
1a00352e:	442b      	add	r3, r5
1a003530:	1a5b      	subs	r3, r3, r1
1a003532:	b2a4      	uxth	r4, r4
1a003534:	fbb3 f0fe 	udiv	r0, r3, lr
1a003538:	fb0e 3310 	mls	r3, lr, r0, r3
1a00353c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a003540:	fb00 fc0c 	mul.w	ip, r0, ip
1a003544:	45a4      	cmp	ip, r4
1a003546:	d909      	bls.n	1a00355c <__udivmoddi4+0x8c>
1a003548:	192c      	adds	r4, r5, r4
1a00354a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00354e:	f080 8107 	bcs.w	1a003760 <__udivmoddi4+0x290>
1a003552:	45a4      	cmp	ip, r4
1a003554:	f240 8104 	bls.w	1a003760 <__udivmoddi4+0x290>
1a003558:	3802      	subs	r0, #2
1a00355a:	442c      	add	r4, r5
1a00355c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a003560:	eba4 040c 	sub.w	r4, r4, ip
1a003564:	2700      	movs	r7, #0
1a003566:	b11e      	cbz	r6, 1a003570 <__udivmoddi4+0xa0>
1a003568:	40d4      	lsrs	r4, r2
1a00356a:	2300      	movs	r3, #0
1a00356c:	e9c6 4300 	strd	r4, r3, [r6]
1a003570:	4639      	mov	r1, r7
1a003572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003576:	428b      	cmp	r3, r1
1a003578:	d909      	bls.n	1a00358e <__udivmoddi4+0xbe>
1a00357a:	2e00      	cmp	r6, #0
1a00357c:	f000 80eb 	beq.w	1a003756 <__udivmoddi4+0x286>
1a003580:	2700      	movs	r7, #0
1a003582:	e9c6 0100 	strd	r0, r1, [r6]
1a003586:	4638      	mov	r0, r7
1a003588:	4639      	mov	r1, r7
1a00358a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00358e:	fab3 f783 	clz	r7, r3
1a003592:	2f00      	cmp	r7, #0
1a003594:	d147      	bne.n	1a003626 <__udivmoddi4+0x156>
1a003596:	428b      	cmp	r3, r1
1a003598:	d302      	bcc.n	1a0035a0 <__udivmoddi4+0xd0>
1a00359a:	4282      	cmp	r2, r0
1a00359c:	f200 80fa 	bhi.w	1a003794 <__udivmoddi4+0x2c4>
1a0035a0:	1a84      	subs	r4, r0, r2
1a0035a2:	eb61 0303 	sbc.w	r3, r1, r3
1a0035a6:	2001      	movs	r0, #1
1a0035a8:	4698      	mov	r8, r3
1a0035aa:	2e00      	cmp	r6, #0
1a0035ac:	d0e0      	beq.n	1a003570 <__udivmoddi4+0xa0>
1a0035ae:	e9c6 4800 	strd	r4, r8, [r6]
1a0035b2:	e7dd      	b.n	1a003570 <__udivmoddi4+0xa0>
1a0035b4:	b902      	cbnz	r2, 1a0035b8 <__udivmoddi4+0xe8>
1a0035b6:	deff      	udf	#255	; 0xff
1a0035b8:	fab2 f282 	clz	r2, r2
1a0035bc:	2a00      	cmp	r2, #0
1a0035be:	f040 808f 	bne.w	1a0036e0 <__udivmoddi4+0x210>
1a0035c2:	1b49      	subs	r1, r1, r5
1a0035c4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0035c8:	fa1f f885 	uxth.w	r8, r5
1a0035cc:	2701      	movs	r7, #1
1a0035ce:	fbb1 fcfe 	udiv	ip, r1, lr
1a0035d2:	0c23      	lsrs	r3, r4, #16
1a0035d4:	fb0e 111c 	mls	r1, lr, ip, r1
1a0035d8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0035dc:	fb08 f10c 	mul.w	r1, r8, ip
1a0035e0:	4299      	cmp	r1, r3
1a0035e2:	d907      	bls.n	1a0035f4 <__udivmoddi4+0x124>
1a0035e4:	18eb      	adds	r3, r5, r3
1a0035e6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a0035ea:	d202      	bcs.n	1a0035f2 <__udivmoddi4+0x122>
1a0035ec:	4299      	cmp	r1, r3
1a0035ee:	f200 80cd 	bhi.w	1a00378c <__udivmoddi4+0x2bc>
1a0035f2:	4684      	mov	ip, r0
1a0035f4:	1a59      	subs	r1, r3, r1
1a0035f6:	b2a3      	uxth	r3, r4
1a0035f8:	fbb1 f0fe 	udiv	r0, r1, lr
1a0035fc:	fb0e 1410 	mls	r4, lr, r0, r1
1a003600:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a003604:	fb08 f800 	mul.w	r8, r8, r0
1a003608:	45a0      	cmp	r8, r4
1a00360a:	d907      	bls.n	1a00361c <__udivmoddi4+0x14c>
1a00360c:	192c      	adds	r4, r5, r4
1a00360e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a003612:	d202      	bcs.n	1a00361a <__udivmoddi4+0x14a>
1a003614:	45a0      	cmp	r8, r4
1a003616:	f200 80b6 	bhi.w	1a003786 <__udivmoddi4+0x2b6>
1a00361a:	4618      	mov	r0, r3
1a00361c:	eba4 0408 	sub.w	r4, r4, r8
1a003620:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a003624:	e79f      	b.n	1a003566 <__udivmoddi4+0x96>
1a003626:	f1c7 0c20 	rsb	ip, r7, #32
1a00362a:	40bb      	lsls	r3, r7
1a00362c:	fa22 fe0c 	lsr.w	lr, r2, ip
1a003630:	ea4e 0e03 	orr.w	lr, lr, r3
1a003634:	fa01 f407 	lsl.w	r4, r1, r7
1a003638:	fa20 f50c 	lsr.w	r5, r0, ip
1a00363c:	fa21 f30c 	lsr.w	r3, r1, ip
1a003640:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a003644:	4325      	orrs	r5, r4
1a003646:	fbb3 f9f8 	udiv	r9, r3, r8
1a00364a:	0c2c      	lsrs	r4, r5, #16
1a00364c:	fb08 3319 	mls	r3, r8, r9, r3
1a003650:	fa1f fa8e 	uxth.w	sl, lr
1a003654:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a003658:	fb09 f40a 	mul.w	r4, r9, sl
1a00365c:	429c      	cmp	r4, r3
1a00365e:	fa02 f207 	lsl.w	r2, r2, r7
1a003662:	fa00 f107 	lsl.w	r1, r0, r7
1a003666:	d90b      	bls.n	1a003680 <__udivmoddi4+0x1b0>
1a003668:	eb1e 0303 	adds.w	r3, lr, r3
1a00366c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a003670:	f080 8087 	bcs.w	1a003782 <__udivmoddi4+0x2b2>
1a003674:	429c      	cmp	r4, r3
1a003676:	f240 8084 	bls.w	1a003782 <__udivmoddi4+0x2b2>
1a00367a:	f1a9 0902 	sub.w	r9, r9, #2
1a00367e:	4473      	add	r3, lr
1a003680:	1b1b      	subs	r3, r3, r4
1a003682:	b2ad      	uxth	r5, r5
1a003684:	fbb3 f0f8 	udiv	r0, r3, r8
1a003688:	fb08 3310 	mls	r3, r8, r0, r3
1a00368c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a003690:	fb00 fa0a 	mul.w	sl, r0, sl
1a003694:	45a2      	cmp	sl, r4
1a003696:	d908      	bls.n	1a0036aa <__udivmoddi4+0x1da>
1a003698:	eb1e 0404 	adds.w	r4, lr, r4
1a00369c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a0036a0:	d26b      	bcs.n	1a00377a <__udivmoddi4+0x2aa>
1a0036a2:	45a2      	cmp	sl, r4
1a0036a4:	d969      	bls.n	1a00377a <__udivmoddi4+0x2aa>
1a0036a6:	3802      	subs	r0, #2
1a0036a8:	4474      	add	r4, lr
1a0036aa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a0036ae:	fba0 8902 	umull	r8, r9, r0, r2
1a0036b2:	eba4 040a 	sub.w	r4, r4, sl
1a0036b6:	454c      	cmp	r4, r9
1a0036b8:	46c2      	mov	sl, r8
1a0036ba:	464b      	mov	r3, r9
1a0036bc:	d354      	bcc.n	1a003768 <__udivmoddi4+0x298>
1a0036be:	d051      	beq.n	1a003764 <__udivmoddi4+0x294>
1a0036c0:	2e00      	cmp	r6, #0
1a0036c2:	d069      	beq.n	1a003798 <__udivmoddi4+0x2c8>
1a0036c4:	ebb1 050a 	subs.w	r5, r1, sl
1a0036c8:	eb64 0403 	sbc.w	r4, r4, r3
1a0036cc:	fa04 fc0c 	lsl.w	ip, r4, ip
1a0036d0:	40fd      	lsrs	r5, r7
1a0036d2:	40fc      	lsrs	r4, r7
1a0036d4:	ea4c 0505 	orr.w	r5, ip, r5
1a0036d8:	e9c6 5400 	strd	r5, r4, [r6]
1a0036dc:	2700      	movs	r7, #0
1a0036de:	e747      	b.n	1a003570 <__udivmoddi4+0xa0>
1a0036e0:	f1c2 0320 	rsb	r3, r2, #32
1a0036e4:	fa20 f703 	lsr.w	r7, r0, r3
1a0036e8:	4095      	lsls	r5, r2
1a0036ea:	fa01 f002 	lsl.w	r0, r1, r2
1a0036ee:	fa21 f303 	lsr.w	r3, r1, r3
1a0036f2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0036f6:	4338      	orrs	r0, r7
1a0036f8:	0c01      	lsrs	r1, r0, #16
1a0036fa:	fbb3 f7fe 	udiv	r7, r3, lr
1a0036fe:	fa1f f885 	uxth.w	r8, r5
1a003702:	fb0e 3317 	mls	r3, lr, r7, r3
1a003706:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a00370a:	fb07 f308 	mul.w	r3, r7, r8
1a00370e:	428b      	cmp	r3, r1
1a003710:	fa04 f402 	lsl.w	r4, r4, r2
1a003714:	d907      	bls.n	1a003726 <__udivmoddi4+0x256>
1a003716:	1869      	adds	r1, r5, r1
1a003718:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a00371c:	d22f      	bcs.n	1a00377e <__udivmoddi4+0x2ae>
1a00371e:	428b      	cmp	r3, r1
1a003720:	d92d      	bls.n	1a00377e <__udivmoddi4+0x2ae>
1a003722:	3f02      	subs	r7, #2
1a003724:	4429      	add	r1, r5
1a003726:	1acb      	subs	r3, r1, r3
1a003728:	b281      	uxth	r1, r0
1a00372a:	fbb3 f0fe 	udiv	r0, r3, lr
1a00372e:	fb0e 3310 	mls	r3, lr, r0, r3
1a003732:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a003736:	fb00 f308 	mul.w	r3, r0, r8
1a00373a:	428b      	cmp	r3, r1
1a00373c:	d907      	bls.n	1a00374e <__udivmoddi4+0x27e>
1a00373e:	1869      	adds	r1, r5, r1
1a003740:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a003744:	d217      	bcs.n	1a003776 <__udivmoddi4+0x2a6>
1a003746:	428b      	cmp	r3, r1
1a003748:	d915      	bls.n	1a003776 <__udivmoddi4+0x2a6>
1a00374a:	3802      	subs	r0, #2
1a00374c:	4429      	add	r1, r5
1a00374e:	1ac9      	subs	r1, r1, r3
1a003750:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a003754:	e73b      	b.n	1a0035ce <__udivmoddi4+0xfe>
1a003756:	4637      	mov	r7, r6
1a003758:	4630      	mov	r0, r6
1a00375a:	e709      	b.n	1a003570 <__udivmoddi4+0xa0>
1a00375c:	4607      	mov	r7, r0
1a00375e:	e6e7      	b.n	1a003530 <__udivmoddi4+0x60>
1a003760:	4618      	mov	r0, r3
1a003762:	e6fb      	b.n	1a00355c <__udivmoddi4+0x8c>
1a003764:	4541      	cmp	r1, r8
1a003766:	d2ab      	bcs.n	1a0036c0 <__udivmoddi4+0x1f0>
1a003768:	ebb8 0a02 	subs.w	sl, r8, r2
1a00376c:	eb69 020e 	sbc.w	r2, r9, lr
1a003770:	3801      	subs	r0, #1
1a003772:	4613      	mov	r3, r2
1a003774:	e7a4      	b.n	1a0036c0 <__udivmoddi4+0x1f0>
1a003776:	4660      	mov	r0, ip
1a003778:	e7e9      	b.n	1a00374e <__udivmoddi4+0x27e>
1a00377a:	4618      	mov	r0, r3
1a00377c:	e795      	b.n	1a0036aa <__udivmoddi4+0x1da>
1a00377e:	4667      	mov	r7, ip
1a003780:	e7d1      	b.n	1a003726 <__udivmoddi4+0x256>
1a003782:	4681      	mov	r9, r0
1a003784:	e77c      	b.n	1a003680 <__udivmoddi4+0x1b0>
1a003786:	3802      	subs	r0, #2
1a003788:	442c      	add	r4, r5
1a00378a:	e747      	b.n	1a00361c <__udivmoddi4+0x14c>
1a00378c:	f1ac 0c02 	sub.w	ip, ip, #2
1a003790:	442b      	add	r3, r5
1a003792:	e72f      	b.n	1a0035f4 <__udivmoddi4+0x124>
1a003794:	4638      	mov	r0, r7
1a003796:	e708      	b.n	1a0035aa <__udivmoddi4+0xda>
1a003798:	4637      	mov	r7, r6
1a00379a:	e6e9      	b.n	1a003570 <__udivmoddi4+0xa0>

1a00379c <__aeabi_idiv0>:
1a00379c:	4770      	bx	lr
1a00379e:	bf00      	nop

1a0037a0 <__sflush_r>:
1a0037a0:	898a      	ldrh	r2, [r1, #12]
1a0037a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0037a6:	4605      	mov	r5, r0
1a0037a8:	0710      	lsls	r0, r2, #28
1a0037aa:	460c      	mov	r4, r1
1a0037ac:	d458      	bmi.n	1a003860 <__sflush_r+0xc0>
1a0037ae:	684b      	ldr	r3, [r1, #4]
1a0037b0:	2b00      	cmp	r3, #0
1a0037b2:	dc05      	bgt.n	1a0037c0 <__sflush_r+0x20>
1a0037b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a0037b6:	2b00      	cmp	r3, #0
1a0037b8:	dc02      	bgt.n	1a0037c0 <__sflush_r+0x20>
1a0037ba:	2000      	movs	r0, #0
1a0037bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0037c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0037c2:	2e00      	cmp	r6, #0
1a0037c4:	d0f9      	beq.n	1a0037ba <__sflush_r+0x1a>
1a0037c6:	2300      	movs	r3, #0
1a0037c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a0037cc:	682f      	ldr	r7, [r5, #0]
1a0037ce:	6a21      	ldr	r1, [r4, #32]
1a0037d0:	602b      	str	r3, [r5, #0]
1a0037d2:	d032      	beq.n	1a00383a <__sflush_r+0x9a>
1a0037d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a0037d6:	89a3      	ldrh	r3, [r4, #12]
1a0037d8:	075a      	lsls	r2, r3, #29
1a0037da:	d505      	bpl.n	1a0037e8 <__sflush_r+0x48>
1a0037dc:	6863      	ldr	r3, [r4, #4]
1a0037de:	1ac0      	subs	r0, r0, r3
1a0037e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a0037e2:	b10b      	cbz	r3, 1a0037e8 <__sflush_r+0x48>
1a0037e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a0037e6:	1ac0      	subs	r0, r0, r3
1a0037e8:	2300      	movs	r3, #0
1a0037ea:	4602      	mov	r2, r0
1a0037ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0037ee:	6a21      	ldr	r1, [r4, #32]
1a0037f0:	4628      	mov	r0, r5
1a0037f2:	47b0      	blx	r6
1a0037f4:	1c43      	adds	r3, r0, #1
1a0037f6:	89a3      	ldrh	r3, [r4, #12]
1a0037f8:	d106      	bne.n	1a003808 <__sflush_r+0x68>
1a0037fa:	6829      	ldr	r1, [r5, #0]
1a0037fc:	291d      	cmp	r1, #29
1a0037fe:	d848      	bhi.n	1a003892 <__sflush_r+0xf2>
1a003800:	4a29      	ldr	r2, [pc, #164]	; (1a0038a8 <__sflush_r+0x108>)
1a003802:	40ca      	lsrs	r2, r1
1a003804:	07d6      	lsls	r6, r2, #31
1a003806:	d544      	bpl.n	1a003892 <__sflush_r+0xf2>
1a003808:	2200      	movs	r2, #0
1a00380a:	6062      	str	r2, [r4, #4]
1a00380c:	04d9      	lsls	r1, r3, #19
1a00380e:	6922      	ldr	r2, [r4, #16]
1a003810:	6022      	str	r2, [r4, #0]
1a003812:	d504      	bpl.n	1a00381e <__sflush_r+0x7e>
1a003814:	1c42      	adds	r2, r0, #1
1a003816:	d101      	bne.n	1a00381c <__sflush_r+0x7c>
1a003818:	682b      	ldr	r3, [r5, #0]
1a00381a:	b903      	cbnz	r3, 1a00381e <__sflush_r+0x7e>
1a00381c:	6560      	str	r0, [r4, #84]	; 0x54
1a00381e:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a003820:	602f      	str	r7, [r5, #0]
1a003822:	2900      	cmp	r1, #0
1a003824:	d0c9      	beq.n	1a0037ba <__sflush_r+0x1a>
1a003826:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a00382a:	4299      	cmp	r1, r3
1a00382c:	d002      	beq.n	1a003834 <__sflush_r+0x94>
1a00382e:	4628      	mov	r0, r5
1a003830:	f000 f968 	bl	1a003b04 <_free_r>
1a003834:	2000      	movs	r0, #0
1a003836:	6360      	str	r0, [r4, #52]	; 0x34
1a003838:	e7c0      	b.n	1a0037bc <__sflush_r+0x1c>
1a00383a:	2301      	movs	r3, #1
1a00383c:	4628      	mov	r0, r5
1a00383e:	47b0      	blx	r6
1a003840:	1c41      	adds	r1, r0, #1
1a003842:	d1c8      	bne.n	1a0037d6 <__sflush_r+0x36>
1a003844:	682b      	ldr	r3, [r5, #0]
1a003846:	2b00      	cmp	r3, #0
1a003848:	d0c5      	beq.n	1a0037d6 <__sflush_r+0x36>
1a00384a:	2b1d      	cmp	r3, #29
1a00384c:	d001      	beq.n	1a003852 <__sflush_r+0xb2>
1a00384e:	2b16      	cmp	r3, #22
1a003850:	d101      	bne.n	1a003856 <__sflush_r+0xb6>
1a003852:	602f      	str	r7, [r5, #0]
1a003854:	e7b1      	b.n	1a0037ba <__sflush_r+0x1a>
1a003856:	89a3      	ldrh	r3, [r4, #12]
1a003858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00385c:	81a3      	strh	r3, [r4, #12]
1a00385e:	e7ad      	b.n	1a0037bc <__sflush_r+0x1c>
1a003860:	690f      	ldr	r7, [r1, #16]
1a003862:	2f00      	cmp	r7, #0
1a003864:	d0a9      	beq.n	1a0037ba <__sflush_r+0x1a>
1a003866:	0793      	lsls	r3, r2, #30
1a003868:	680e      	ldr	r6, [r1, #0]
1a00386a:	bf08      	it	eq
1a00386c:	694b      	ldreq	r3, [r1, #20]
1a00386e:	600f      	str	r7, [r1, #0]
1a003870:	bf18      	it	ne
1a003872:	2300      	movne	r3, #0
1a003874:	eba6 0807 	sub.w	r8, r6, r7
1a003878:	608b      	str	r3, [r1, #8]
1a00387a:	f1b8 0f00 	cmp.w	r8, #0
1a00387e:	dd9c      	ble.n	1a0037ba <__sflush_r+0x1a>
1a003880:	4643      	mov	r3, r8
1a003882:	463a      	mov	r2, r7
1a003884:	6a21      	ldr	r1, [r4, #32]
1a003886:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a003888:	4628      	mov	r0, r5
1a00388a:	47b0      	blx	r6
1a00388c:	2800      	cmp	r0, #0
1a00388e:	dc06      	bgt.n	1a00389e <__sflush_r+0xfe>
1a003890:	89a3      	ldrh	r3, [r4, #12]
1a003892:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a003896:	81a3      	strh	r3, [r4, #12]
1a003898:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00389c:	e78e      	b.n	1a0037bc <__sflush_r+0x1c>
1a00389e:	4407      	add	r7, r0
1a0038a0:	eba8 0800 	sub.w	r8, r8, r0
1a0038a4:	e7e9      	b.n	1a00387a <__sflush_r+0xda>
1a0038a6:	bf00      	nop
1a0038a8:	20400001 	.word	0x20400001

1a0038ac <_fflush_r>:
1a0038ac:	b538      	push	{r3, r4, r5, lr}
1a0038ae:	690b      	ldr	r3, [r1, #16]
1a0038b0:	4605      	mov	r5, r0
1a0038b2:	460c      	mov	r4, r1
1a0038b4:	b1db      	cbz	r3, 1a0038ee <_fflush_r+0x42>
1a0038b6:	b118      	cbz	r0, 1a0038c0 <_fflush_r+0x14>
1a0038b8:	6983      	ldr	r3, [r0, #24]
1a0038ba:	b90b      	cbnz	r3, 1a0038c0 <_fflush_r+0x14>
1a0038bc:	f000 f860 	bl	1a003980 <__sinit>
1a0038c0:	4b0c      	ldr	r3, [pc, #48]	; (1a0038f4 <_fflush_r+0x48>)
1a0038c2:	429c      	cmp	r4, r3
1a0038c4:	d109      	bne.n	1a0038da <_fflush_r+0x2e>
1a0038c6:	686c      	ldr	r4, [r5, #4]
1a0038c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0038cc:	b17b      	cbz	r3, 1a0038ee <_fflush_r+0x42>
1a0038ce:	4621      	mov	r1, r4
1a0038d0:	4628      	mov	r0, r5
1a0038d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a0038d6:	f7ff bf63 	b.w	1a0037a0 <__sflush_r>
1a0038da:	4b07      	ldr	r3, [pc, #28]	; (1a0038f8 <_fflush_r+0x4c>)
1a0038dc:	429c      	cmp	r4, r3
1a0038de:	d101      	bne.n	1a0038e4 <_fflush_r+0x38>
1a0038e0:	68ac      	ldr	r4, [r5, #8]
1a0038e2:	e7f1      	b.n	1a0038c8 <_fflush_r+0x1c>
1a0038e4:	4b05      	ldr	r3, [pc, #20]	; (1a0038fc <_fflush_r+0x50>)
1a0038e6:	429c      	cmp	r4, r3
1a0038e8:	bf08      	it	eq
1a0038ea:	68ec      	ldreq	r4, [r5, #12]
1a0038ec:	e7ec      	b.n	1a0038c8 <_fflush_r+0x1c>
1a0038ee:	2000      	movs	r0, #0
1a0038f0:	bd38      	pop	{r3, r4, r5, pc}
1a0038f2:	bf00      	nop
1a0038f4:	1a004990 	.word	0x1a004990
1a0038f8:	1a0049b0 	.word	0x1a0049b0
1a0038fc:	1a004970 	.word	0x1a004970

1a003900 <std>:
1a003900:	2300      	movs	r3, #0
1a003902:	b510      	push	{r4, lr}
1a003904:	4604      	mov	r4, r0
1a003906:	e9c0 3300 	strd	r3, r3, [r0]
1a00390a:	6083      	str	r3, [r0, #8]
1a00390c:	8181      	strh	r1, [r0, #12]
1a00390e:	6643      	str	r3, [r0, #100]	; 0x64
1a003910:	81c2      	strh	r2, [r0, #14]
1a003912:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a003916:	6183      	str	r3, [r0, #24]
1a003918:	4619      	mov	r1, r3
1a00391a:	2208      	movs	r2, #8
1a00391c:	305c      	adds	r0, #92	; 0x5c
1a00391e:	f000 f8e8 	bl	1a003af2 <memset>
1a003922:	4b05      	ldr	r3, [pc, #20]	; (1a003938 <std+0x38>)
1a003924:	6263      	str	r3, [r4, #36]	; 0x24
1a003926:	4b05      	ldr	r3, [pc, #20]	; (1a00393c <std+0x3c>)
1a003928:	62a3      	str	r3, [r4, #40]	; 0x28
1a00392a:	4b05      	ldr	r3, [pc, #20]	; (1a003940 <std+0x40>)
1a00392c:	62e3      	str	r3, [r4, #44]	; 0x2c
1a00392e:	4b05      	ldr	r3, [pc, #20]	; (1a003944 <std+0x44>)
1a003930:	6224      	str	r4, [r4, #32]
1a003932:	6323      	str	r3, [r4, #48]	; 0x30
1a003934:	bd10      	pop	{r4, pc}
1a003936:	bf00      	nop
1a003938:	1a003d4d 	.word	0x1a003d4d
1a00393c:	1a003d6f 	.word	0x1a003d6f
1a003940:	1a003da7 	.word	0x1a003da7
1a003944:	1a003dcb 	.word	0x1a003dcb

1a003948 <_cleanup_r>:
1a003948:	4901      	ldr	r1, [pc, #4]	; (1a003950 <_cleanup_r+0x8>)
1a00394a:	f000 b885 	b.w	1a003a58 <_fwalk_reent>
1a00394e:	bf00      	nop
1a003950:	1a0038ad 	.word	0x1a0038ad

1a003954 <__sfmoreglue>:
1a003954:	b570      	push	{r4, r5, r6, lr}
1a003956:	1e4a      	subs	r2, r1, #1
1a003958:	2568      	movs	r5, #104	; 0x68
1a00395a:	4355      	muls	r5, r2
1a00395c:	460e      	mov	r6, r1
1a00395e:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a003962:	f000 f91d 	bl	1a003ba0 <_malloc_r>
1a003966:	4604      	mov	r4, r0
1a003968:	b140      	cbz	r0, 1a00397c <__sfmoreglue+0x28>
1a00396a:	2100      	movs	r1, #0
1a00396c:	e9c0 1600 	strd	r1, r6, [r0]
1a003970:	300c      	adds	r0, #12
1a003972:	60a0      	str	r0, [r4, #8]
1a003974:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a003978:	f000 f8bb 	bl	1a003af2 <memset>
1a00397c:	4620      	mov	r0, r4
1a00397e:	bd70      	pop	{r4, r5, r6, pc}

1a003980 <__sinit>:
1a003980:	6983      	ldr	r3, [r0, #24]
1a003982:	b510      	push	{r4, lr}
1a003984:	4604      	mov	r4, r0
1a003986:	bb33      	cbnz	r3, 1a0039d6 <__sinit+0x56>
1a003988:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
1a00398c:	6503      	str	r3, [r0, #80]	; 0x50
1a00398e:	4b12      	ldr	r3, [pc, #72]	; (1a0039d8 <__sinit+0x58>)
1a003990:	4a12      	ldr	r2, [pc, #72]	; (1a0039dc <__sinit+0x5c>)
1a003992:	681b      	ldr	r3, [r3, #0]
1a003994:	6282      	str	r2, [r0, #40]	; 0x28
1a003996:	4298      	cmp	r0, r3
1a003998:	bf04      	itt	eq
1a00399a:	2301      	moveq	r3, #1
1a00399c:	6183      	streq	r3, [r0, #24]
1a00399e:	f000 f81f 	bl	1a0039e0 <__sfp>
1a0039a2:	6060      	str	r0, [r4, #4]
1a0039a4:	4620      	mov	r0, r4
1a0039a6:	f000 f81b 	bl	1a0039e0 <__sfp>
1a0039aa:	60a0      	str	r0, [r4, #8]
1a0039ac:	4620      	mov	r0, r4
1a0039ae:	f000 f817 	bl	1a0039e0 <__sfp>
1a0039b2:	2200      	movs	r2, #0
1a0039b4:	60e0      	str	r0, [r4, #12]
1a0039b6:	2104      	movs	r1, #4
1a0039b8:	6860      	ldr	r0, [r4, #4]
1a0039ba:	f7ff ffa1 	bl	1a003900 <std>
1a0039be:	2201      	movs	r2, #1
1a0039c0:	2109      	movs	r1, #9
1a0039c2:	68a0      	ldr	r0, [r4, #8]
1a0039c4:	f7ff ff9c 	bl	1a003900 <std>
1a0039c8:	2202      	movs	r2, #2
1a0039ca:	2112      	movs	r1, #18
1a0039cc:	68e0      	ldr	r0, [r4, #12]
1a0039ce:	f7ff ff97 	bl	1a003900 <std>
1a0039d2:	2301      	movs	r3, #1
1a0039d4:	61a3      	str	r3, [r4, #24]
1a0039d6:	bd10      	pop	{r4, pc}
1a0039d8:	1a0049d0 	.word	0x1a0049d0
1a0039dc:	1a003949 	.word	0x1a003949

1a0039e0 <__sfp>:
1a0039e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0039e2:	4b1b      	ldr	r3, [pc, #108]	; (1a003a50 <__sfp+0x70>)
1a0039e4:	681e      	ldr	r6, [r3, #0]
1a0039e6:	69b3      	ldr	r3, [r6, #24]
1a0039e8:	4607      	mov	r7, r0
1a0039ea:	b913      	cbnz	r3, 1a0039f2 <__sfp+0x12>
1a0039ec:	4630      	mov	r0, r6
1a0039ee:	f7ff ffc7 	bl	1a003980 <__sinit>
1a0039f2:	3648      	adds	r6, #72	; 0x48
1a0039f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a0039f8:	3b01      	subs	r3, #1
1a0039fa:	d503      	bpl.n	1a003a04 <__sfp+0x24>
1a0039fc:	6833      	ldr	r3, [r6, #0]
1a0039fe:	b133      	cbz	r3, 1a003a0e <__sfp+0x2e>
1a003a00:	6836      	ldr	r6, [r6, #0]
1a003a02:	e7f7      	b.n	1a0039f4 <__sfp+0x14>
1a003a04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a003a08:	b16d      	cbz	r5, 1a003a26 <__sfp+0x46>
1a003a0a:	3468      	adds	r4, #104	; 0x68
1a003a0c:	e7f4      	b.n	1a0039f8 <__sfp+0x18>
1a003a0e:	2104      	movs	r1, #4
1a003a10:	4638      	mov	r0, r7
1a003a12:	f7ff ff9f 	bl	1a003954 <__sfmoreglue>
1a003a16:	6030      	str	r0, [r6, #0]
1a003a18:	2800      	cmp	r0, #0
1a003a1a:	d1f1      	bne.n	1a003a00 <__sfp+0x20>
1a003a1c:	230c      	movs	r3, #12
1a003a1e:	603b      	str	r3, [r7, #0]
1a003a20:	4604      	mov	r4, r0
1a003a22:	4620      	mov	r0, r4
1a003a24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003a26:	4b0b      	ldr	r3, [pc, #44]	; (1a003a54 <__sfp+0x74>)
1a003a28:	6665      	str	r5, [r4, #100]	; 0x64
1a003a2a:	e9c4 5500 	strd	r5, r5, [r4]
1a003a2e:	60a5      	str	r5, [r4, #8]
1a003a30:	e9c4 3503 	strd	r3, r5, [r4, #12]
1a003a34:	e9c4 5505 	strd	r5, r5, [r4, #20]
1a003a38:	2208      	movs	r2, #8
1a003a3a:	4629      	mov	r1, r5
1a003a3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a003a40:	f000 f857 	bl	1a003af2 <memset>
1a003a44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a003a48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a003a4c:	e7e9      	b.n	1a003a22 <__sfp+0x42>
1a003a4e:	bf00      	nop
1a003a50:	1a0049d0 	.word	0x1a0049d0
1a003a54:	ffff0001 	.word	0xffff0001

1a003a58 <_fwalk_reent>:
1a003a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003a5c:	4680      	mov	r8, r0
1a003a5e:	4689      	mov	r9, r1
1a003a60:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a003a64:	2600      	movs	r6, #0
1a003a66:	b914      	cbnz	r4, 1a003a6e <_fwalk_reent+0x16>
1a003a68:	4630      	mov	r0, r6
1a003a6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a003a6e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a003a72:	3f01      	subs	r7, #1
1a003a74:	d501      	bpl.n	1a003a7a <_fwalk_reent+0x22>
1a003a76:	6824      	ldr	r4, [r4, #0]
1a003a78:	e7f5      	b.n	1a003a66 <_fwalk_reent+0xe>
1a003a7a:	89ab      	ldrh	r3, [r5, #12]
1a003a7c:	2b01      	cmp	r3, #1
1a003a7e:	d907      	bls.n	1a003a90 <_fwalk_reent+0x38>
1a003a80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a003a84:	3301      	adds	r3, #1
1a003a86:	d003      	beq.n	1a003a90 <_fwalk_reent+0x38>
1a003a88:	4629      	mov	r1, r5
1a003a8a:	4640      	mov	r0, r8
1a003a8c:	47c8      	blx	r9
1a003a8e:	4306      	orrs	r6, r0
1a003a90:	3568      	adds	r5, #104	; 0x68
1a003a92:	e7ee      	b.n	1a003a72 <_fwalk_reent+0x1a>

1a003a94 <__libc_init_array>:
1a003a94:	b570      	push	{r4, r5, r6, lr}
1a003a96:	4e0d      	ldr	r6, [pc, #52]	; (1a003acc <__libc_init_array+0x38>)
1a003a98:	4c0d      	ldr	r4, [pc, #52]	; (1a003ad0 <__libc_init_array+0x3c>)
1a003a9a:	1ba4      	subs	r4, r4, r6
1a003a9c:	10a4      	asrs	r4, r4, #2
1a003a9e:	2500      	movs	r5, #0
1a003aa0:	42a5      	cmp	r5, r4
1a003aa2:	d109      	bne.n	1a003ab8 <__libc_init_array+0x24>
1a003aa4:	4e0b      	ldr	r6, [pc, #44]	; (1a003ad4 <__libc_init_array+0x40>)
1a003aa6:	4c0c      	ldr	r4, [pc, #48]	; (1a003ad8 <__libc_init_array+0x44>)
1a003aa8:	f7fc fce5 	bl	1a000476 <_init>
1a003aac:	1ba4      	subs	r4, r4, r6
1a003aae:	10a4      	asrs	r4, r4, #2
1a003ab0:	2500      	movs	r5, #0
1a003ab2:	42a5      	cmp	r5, r4
1a003ab4:	d105      	bne.n	1a003ac2 <__libc_init_array+0x2e>
1a003ab6:	bd70      	pop	{r4, r5, r6, pc}
1a003ab8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a003abc:	4798      	blx	r3
1a003abe:	3501      	adds	r5, #1
1a003ac0:	e7ee      	b.n	1a003aa0 <__libc_init_array+0xc>
1a003ac2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a003ac6:	4798      	blx	r3
1a003ac8:	3501      	adds	r5, #1
1a003aca:	e7f2      	b.n	1a003ab2 <__libc_init_array+0x1e>
1a003acc:	1a004a08 	.word	0x1a004a08
1a003ad0:	1a004a08 	.word	0x1a004a08
1a003ad4:	1a004a08 	.word	0x1a004a08
1a003ad8:	1a004a0c 	.word	0x1a004a0c

1a003adc <memcpy>:
1a003adc:	b510      	push	{r4, lr}
1a003ade:	1e43      	subs	r3, r0, #1
1a003ae0:	440a      	add	r2, r1
1a003ae2:	4291      	cmp	r1, r2
1a003ae4:	d100      	bne.n	1a003ae8 <memcpy+0xc>
1a003ae6:	bd10      	pop	{r4, pc}
1a003ae8:	f811 4b01 	ldrb.w	r4, [r1], #1
1a003aec:	f803 4f01 	strb.w	r4, [r3, #1]!
1a003af0:	e7f7      	b.n	1a003ae2 <memcpy+0x6>

1a003af2 <memset>:
1a003af2:	4402      	add	r2, r0
1a003af4:	4603      	mov	r3, r0
1a003af6:	4293      	cmp	r3, r2
1a003af8:	d100      	bne.n	1a003afc <memset+0xa>
1a003afa:	4770      	bx	lr
1a003afc:	f803 1b01 	strb.w	r1, [r3], #1
1a003b00:	e7f9      	b.n	1a003af6 <memset+0x4>
1a003b02:	Address 0x000000001a003b02 is out of bounds.


1a003b04 <_free_r>:
1a003b04:	b538      	push	{r3, r4, r5, lr}
1a003b06:	4605      	mov	r5, r0
1a003b08:	2900      	cmp	r1, #0
1a003b0a:	d045      	beq.n	1a003b98 <_free_r+0x94>
1a003b0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a003b10:	1f0c      	subs	r4, r1, #4
1a003b12:	2b00      	cmp	r3, #0
1a003b14:	bfb8      	it	lt
1a003b16:	18e4      	addlt	r4, r4, r3
1a003b18:	f000 fa80 	bl	1a00401c <__malloc_lock>
1a003b1c:	4a1f      	ldr	r2, [pc, #124]	; (1a003b9c <_free_r+0x98>)
1a003b1e:	6813      	ldr	r3, [r2, #0]
1a003b20:	4610      	mov	r0, r2
1a003b22:	b933      	cbnz	r3, 1a003b32 <_free_r+0x2e>
1a003b24:	6063      	str	r3, [r4, #4]
1a003b26:	6014      	str	r4, [r2, #0]
1a003b28:	4628      	mov	r0, r5
1a003b2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a003b2e:	f000 ba76 	b.w	1a00401e <__malloc_unlock>
1a003b32:	42a3      	cmp	r3, r4
1a003b34:	d90c      	bls.n	1a003b50 <_free_r+0x4c>
1a003b36:	6821      	ldr	r1, [r4, #0]
1a003b38:	1862      	adds	r2, r4, r1
1a003b3a:	4293      	cmp	r3, r2
1a003b3c:	bf04      	itt	eq
1a003b3e:	681a      	ldreq	r2, [r3, #0]
1a003b40:	685b      	ldreq	r3, [r3, #4]
1a003b42:	6063      	str	r3, [r4, #4]
1a003b44:	bf04      	itt	eq
1a003b46:	1852      	addeq	r2, r2, r1
1a003b48:	6022      	streq	r2, [r4, #0]
1a003b4a:	6004      	str	r4, [r0, #0]
1a003b4c:	e7ec      	b.n	1a003b28 <_free_r+0x24>
1a003b4e:	4613      	mov	r3, r2
1a003b50:	685a      	ldr	r2, [r3, #4]
1a003b52:	b10a      	cbz	r2, 1a003b58 <_free_r+0x54>
1a003b54:	42a2      	cmp	r2, r4
1a003b56:	d9fa      	bls.n	1a003b4e <_free_r+0x4a>
1a003b58:	6819      	ldr	r1, [r3, #0]
1a003b5a:	1858      	adds	r0, r3, r1
1a003b5c:	42a0      	cmp	r0, r4
1a003b5e:	d10b      	bne.n	1a003b78 <_free_r+0x74>
1a003b60:	6820      	ldr	r0, [r4, #0]
1a003b62:	4401      	add	r1, r0
1a003b64:	1858      	adds	r0, r3, r1
1a003b66:	4282      	cmp	r2, r0
1a003b68:	6019      	str	r1, [r3, #0]
1a003b6a:	d1dd      	bne.n	1a003b28 <_free_r+0x24>
1a003b6c:	6810      	ldr	r0, [r2, #0]
1a003b6e:	6852      	ldr	r2, [r2, #4]
1a003b70:	605a      	str	r2, [r3, #4]
1a003b72:	4401      	add	r1, r0
1a003b74:	6019      	str	r1, [r3, #0]
1a003b76:	e7d7      	b.n	1a003b28 <_free_r+0x24>
1a003b78:	d902      	bls.n	1a003b80 <_free_r+0x7c>
1a003b7a:	230c      	movs	r3, #12
1a003b7c:	602b      	str	r3, [r5, #0]
1a003b7e:	e7d3      	b.n	1a003b28 <_free_r+0x24>
1a003b80:	6820      	ldr	r0, [r4, #0]
1a003b82:	1821      	adds	r1, r4, r0
1a003b84:	428a      	cmp	r2, r1
1a003b86:	bf04      	itt	eq
1a003b88:	6811      	ldreq	r1, [r2, #0]
1a003b8a:	6852      	ldreq	r2, [r2, #4]
1a003b8c:	6062      	str	r2, [r4, #4]
1a003b8e:	bf04      	itt	eq
1a003b90:	1809      	addeq	r1, r1, r0
1a003b92:	6021      	streq	r1, [r4, #0]
1a003b94:	605c      	str	r4, [r3, #4]
1a003b96:	e7c7      	b.n	1a003b28 <_free_r+0x24>
1a003b98:	bd38      	pop	{r3, r4, r5, pc}
1a003b9a:	bf00      	nop
1a003b9c:	10002b78 	.word	0x10002b78

1a003ba0 <_malloc_r>:
1a003ba0:	b570      	push	{r4, r5, r6, lr}
1a003ba2:	1ccd      	adds	r5, r1, #3
1a003ba4:	f025 0503 	bic.w	r5, r5, #3
1a003ba8:	3508      	adds	r5, #8
1a003baa:	2d0c      	cmp	r5, #12
1a003bac:	bf38      	it	cc
1a003bae:	250c      	movcc	r5, #12
1a003bb0:	2d00      	cmp	r5, #0
1a003bb2:	4606      	mov	r6, r0
1a003bb4:	db01      	blt.n	1a003bba <_malloc_r+0x1a>
1a003bb6:	42a9      	cmp	r1, r5
1a003bb8:	d903      	bls.n	1a003bc2 <_malloc_r+0x22>
1a003bba:	230c      	movs	r3, #12
1a003bbc:	6033      	str	r3, [r6, #0]
1a003bbe:	2000      	movs	r0, #0
1a003bc0:	bd70      	pop	{r4, r5, r6, pc}
1a003bc2:	f000 fa2b 	bl	1a00401c <__malloc_lock>
1a003bc6:	4a21      	ldr	r2, [pc, #132]	; (1a003c4c <_malloc_r+0xac>)
1a003bc8:	6814      	ldr	r4, [r2, #0]
1a003bca:	4621      	mov	r1, r4
1a003bcc:	b991      	cbnz	r1, 1a003bf4 <_malloc_r+0x54>
1a003bce:	4c20      	ldr	r4, [pc, #128]	; (1a003c50 <_malloc_r+0xb0>)
1a003bd0:	6823      	ldr	r3, [r4, #0]
1a003bd2:	b91b      	cbnz	r3, 1a003bdc <_malloc_r+0x3c>
1a003bd4:	4630      	mov	r0, r6
1a003bd6:	f7fc fca3 	bl	1a000520 <_sbrk_r>
1a003bda:	6020      	str	r0, [r4, #0]
1a003bdc:	4629      	mov	r1, r5
1a003bde:	4630      	mov	r0, r6
1a003be0:	f7fc fc9e 	bl	1a000520 <_sbrk_r>
1a003be4:	1c43      	adds	r3, r0, #1
1a003be6:	d124      	bne.n	1a003c32 <_malloc_r+0x92>
1a003be8:	230c      	movs	r3, #12
1a003bea:	6033      	str	r3, [r6, #0]
1a003bec:	4630      	mov	r0, r6
1a003bee:	f000 fa16 	bl	1a00401e <__malloc_unlock>
1a003bf2:	e7e4      	b.n	1a003bbe <_malloc_r+0x1e>
1a003bf4:	680b      	ldr	r3, [r1, #0]
1a003bf6:	1b5b      	subs	r3, r3, r5
1a003bf8:	d418      	bmi.n	1a003c2c <_malloc_r+0x8c>
1a003bfa:	2b0b      	cmp	r3, #11
1a003bfc:	d90f      	bls.n	1a003c1e <_malloc_r+0x7e>
1a003bfe:	600b      	str	r3, [r1, #0]
1a003c00:	50cd      	str	r5, [r1, r3]
1a003c02:	18cc      	adds	r4, r1, r3
1a003c04:	4630      	mov	r0, r6
1a003c06:	f000 fa0a 	bl	1a00401e <__malloc_unlock>
1a003c0a:	f104 000b 	add.w	r0, r4, #11
1a003c0e:	1d23      	adds	r3, r4, #4
1a003c10:	f020 0007 	bic.w	r0, r0, #7
1a003c14:	1ac3      	subs	r3, r0, r3
1a003c16:	d0d3      	beq.n	1a003bc0 <_malloc_r+0x20>
1a003c18:	425a      	negs	r2, r3
1a003c1a:	50e2      	str	r2, [r4, r3]
1a003c1c:	e7d0      	b.n	1a003bc0 <_malloc_r+0x20>
1a003c1e:	428c      	cmp	r4, r1
1a003c20:	684b      	ldr	r3, [r1, #4]
1a003c22:	bf16      	itet	ne
1a003c24:	6063      	strne	r3, [r4, #4]
1a003c26:	6013      	streq	r3, [r2, #0]
1a003c28:	460c      	movne	r4, r1
1a003c2a:	e7eb      	b.n	1a003c04 <_malloc_r+0x64>
1a003c2c:	460c      	mov	r4, r1
1a003c2e:	6849      	ldr	r1, [r1, #4]
1a003c30:	e7cc      	b.n	1a003bcc <_malloc_r+0x2c>
1a003c32:	1cc4      	adds	r4, r0, #3
1a003c34:	f024 0403 	bic.w	r4, r4, #3
1a003c38:	42a0      	cmp	r0, r4
1a003c3a:	d005      	beq.n	1a003c48 <_malloc_r+0xa8>
1a003c3c:	1a21      	subs	r1, r4, r0
1a003c3e:	4630      	mov	r0, r6
1a003c40:	f7fc fc6e 	bl	1a000520 <_sbrk_r>
1a003c44:	3001      	adds	r0, #1
1a003c46:	d0cf      	beq.n	1a003be8 <_malloc_r+0x48>
1a003c48:	6025      	str	r5, [r4, #0]
1a003c4a:	e7db      	b.n	1a003c04 <_malloc_r+0x64>
1a003c4c:	10002b78 	.word	0x10002b78
1a003c50:	10002b7c 	.word	0x10002b7c

1a003c54 <iprintf>:
1a003c54:	b40f      	push	{r0, r1, r2, r3}
1a003c56:	4b0a      	ldr	r3, [pc, #40]	; (1a003c80 <iprintf+0x2c>)
1a003c58:	b513      	push	{r0, r1, r4, lr}
1a003c5a:	681c      	ldr	r4, [r3, #0]
1a003c5c:	b124      	cbz	r4, 1a003c68 <iprintf+0x14>
1a003c5e:	69a3      	ldr	r3, [r4, #24]
1a003c60:	b913      	cbnz	r3, 1a003c68 <iprintf+0x14>
1a003c62:	4620      	mov	r0, r4
1a003c64:	f7ff fe8c 	bl	1a003980 <__sinit>
1a003c68:	ab05      	add	r3, sp, #20
1a003c6a:	9a04      	ldr	r2, [sp, #16]
1a003c6c:	68a1      	ldr	r1, [r4, #8]
1a003c6e:	9301      	str	r3, [sp, #4]
1a003c70:	4620      	mov	r0, r4
1a003c72:	f000 f9ff 	bl	1a004074 <_vfiprintf_r>
1a003c76:	b002      	add	sp, #8
1a003c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a003c7c:	b004      	add	sp, #16
1a003c7e:	4770      	bx	lr
1a003c80:	10000088 	.word	0x10000088

1a003c84 <_puts_r>:
1a003c84:	b570      	push	{r4, r5, r6, lr}
1a003c86:	460e      	mov	r6, r1
1a003c88:	4605      	mov	r5, r0
1a003c8a:	b118      	cbz	r0, 1a003c94 <_puts_r+0x10>
1a003c8c:	6983      	ldr	r3, [r0, #24]
1a003c8e:	b90b      	cbnz	r3, 1a003c94 <_puts_r+0x10>
1a003c90:	f7ff fe76 	bl	1a003980 <__sinit>
1a003c94:	69ab      	ldr	r3, [r5, #24]
1a003c96:	68ac      	ldr	r4, [r5, #8]
1a003c98:	b913      	cbnz	r3, 1a003ca0 <_puts_r+0x1c>
1a003c9a:	4628      	mov	r0, r5
1a003c9c:	f7ff fe70 	bl	1a003980 <__sinit>
1a003ca0:	4b23      	ldr	r3, [pc, #140]	; (1a003d30 <_puts_r+0xac>)
1a003ca2:	429c      	cmp	r4, r3
1a003ca4:	d117      	bne.n	1a003cd6 <_puts_r+0x52>
1a003ca6:	686c      	ldr	r4, [r5, #4]
1a003ca8:	89a3      	ldrh	r3, [r4, #12]
1a003caa:	071b      	lsls	r3, r3, #28
1a003cac:	d51d      	bpl.n	1a003cea <_puts_r+0x66>
1a003cae:	6923      	ldr	r3, [r4, #16]
1a003cb0:	b1db      	cbz	r3, 1a003cea <_puts_r+0x66>
1a003cb2:	3e01      	subs	r6, #1
1a003cb4:	68a3      	ldr	r3, [r4, #8]
1a003cb6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a003cba:	3b01      	subs	r3, #1
1a003cbc:	60a3      	str	r3, [r4, #8]
1a003cbe:	b9e9      	cbnz	r1, 1a003cfc <_puts_r+0x78>
1a003cc0:	2b00      	cmp	r3, #0
1a003cc2:	da2e      	bge.n	1a003d22 <_puts_r+0x9e>
1a003cc4:	4622      	mov	r2, r4
1a003cc6:	210a      	movs	r1, #10
1a003cc8:	4628      	mov	r0, r5
1a003cca:	f000 f883 	bl	1a003dd4 <__swbuf_r>
1a003cce:	3001      	adds	r0, #1
1a003cd0:	d011      	beq.n	1a003cf6 <_puts_r+0x72>
1a003cd2:	200a      	movs	r0, #10
1a003cd4:	e011      	b.n	1a003cfa <_puts_r+0x76>
1a003cd6:	4b17      	ldr	r3, [pc, #92]	; (1a003d34 <_puts_r+0xb0>)
1a003cd8:	429c      	cmp	r4, r3
1a003cda:	d101      	bne.n	1a003ce0 <_puts_r+0x5c>
1a003cdc:	68ac      	ldr	r4, [r5, #8]
1a003cde:	e7e3      	b.n	1a003ca8 <_puts_r+0x24>
1a003ce0:	4b15      	ldr	r3, [pc, #84]	; (1a003d38 <_puts_r+0xb4>)
1a003ce2:	429c      	cmp	r4, r3
1a003ce4:	bf08      	it	eq
1a003ce6:	68ec      	ldreq	r4, [r5, #12]
1a003ce8:	e7de      	b.n	1a003ca8 <_puts_r+0x24>
1a003cea:	4621      	mov	r1, r4
1a003cec:	4628      	mov	r0, r5
1a003cee:	f000 f8c3 	bl	1a003e78 <__swsetup_r>
1a003cf2:	2800      	cmp	r0, #0
1a003cf4:	d0dd      	beq.n	1a003cb2 <_puts_r+0x2e>
1a003cf6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003cfa:	bd70      	pop	{r4, r5, r6, pc}
1a003cfc:	2b00      	cmp	r3, #0
1a003cfe:	da04      	bge.n	1a003d0a <_puts_r+0x86>
1a003d00:	69a2      	ldr	r2, [r4, #24]
1a003d02:	429a      	cmp	r2, r3
1a003d04:	dc06      	bgt.n	1a003d14 <_puts_r+0x90>
1a003d06:	290a      	cmp	r1, #10
1a003d08:	d004      	beq.n	1a003d14 <_puts_r+0x90>
1a003d0a:	6823      	ldr	r3, [r4, #0]
1a003d0c:	1c5a      	adds	r2, r3, #1
1a003d0e:	6022      	str	r2, [r4, #0]
1a003d10:	7019      	strb	r1, [r3, #0]
1a003d12:	e7cf      	b.n	1a003cb4 <_puts_r+0x30>
1a003d14:	4622      	mov	r2, r4
1a003d16:	4628      	mov	r0, r5
1a003d18:	f000 f85c 	bl	1a003dd4 <__swbuf_r>
1a003d1c:	3001      	adds	r0, #1
1a003d1e:	d1c9      	bne.n	1a003cb4 <_puts_r+0x30>
1a003d20:	e7e9      	b.n	1a003cf6 <_puts_r+0x72>
1a003d22:	6823      	ldr	r3, [r4, #0]
1a003d24:	200a      	movs	r0, #10
1a003d26:	1c5a      	adds	r2, r3, #1
1a003d28:	6022      	str	r2, [r4, #0]
1a003d2a:	7018      	strb	r0, [r3, #0]
1a003d2c:	e7e5      	b.n	1a003cfa <_puts_r+0x76>
1a003d2e:	bf00      	nop
1a003d30:	1a004990 	.word	0x1a004990
1a003d34:	1a0049b0 	.word	0x1a0049b0
1a003d38:	1a004970 	.word	0x1a004970

1a003d3c <puts>:
1a003d3c:	4b02      	ldr	r3, [pc, #8]	; (1a003d48 <puts+0xc>)
1a003d3e:	4601      	mov	r1, r0
1a003d40:	6818      	ldr	r0, [r3, #0]
1a003d42:	f7ff bf9f 	b.w	1a003c84 <_puts_r>
1a003d46:	bf00      	nop
1a003d48:	10000088 	.word	0x10000088

1a003d4c <__sread>:
1a003d4c:	b510      	push	{r4, lr}
1a003d4e:	460c      	mov	r4, r1
1a003d50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003d54:	f7fc fba8 	bl	1a0004a8 <_read_r>
1a003d58:	2800      	cmp	r0, #0
1a003d5a:	bfab      	itete	ge
1a003d5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a003d5e:	89a3      	ldrhlt	r3, [r4, #12]
1a003d60:	181b      	addge	r3, r3, r0
1a003d62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a003d66:	bfac      	ite	ge
1a003d68:	6563      	strge	r3, [r4, #84]	; 0x54
1a003d6a:	81a3      	strhlt	r3, [r4, #12]
1a003d6c:	bd10      	pop	{r4, pc}

1a003d6e <__swrite>:
1a003d6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003d72:	461f      	mov	r7, r3
1a003d74:	898b      	ldrh	r3, [r1, #12]
1a003d76:	05db      	lsls	r3, r3, #23
1a003d78:	4605      	mov	r5, r0
1a003d7a:	460c      	mov	r4, r1
1a003d7c:	4616      	mov	r6, r2
1a003d7e:	d505      	bpl.n	1a003d8c <__swrite+0x1e>
1a003d80:	2302      	movs	r3, #2
1a003d82:	2200      	movs	r2, #0
1a003d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003d88:	f7fc fb89 	bl	1a00049e <_lseek_r>
1a003d8c:	89a3      	ldrh	r3, [r4, #12]
1a003d8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a003d92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a003d96:	81a3      	strh	r3, [r4, #12]
1a003d98:	4632      	mov	r2, r6
1a003d9a:	463b      	mov	r3, r7
1a003d9c:	4628      	mov	r0, r5
1a003d9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a003da2:	f7fc bba8 	b.w	1a0004f6 <_write_r>

1a003da6 <__sseek>:
1a003da6:	b510      	push	{r4, lr}
1a003da8:	460c      	mov	r4, r1
1a003daa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003dae:	f7fc fb76 	bl	1a00049e <_lseek_r>
1a003db2:	1c43      	adds	r3, r0, #1
1a003db4:	89a3      	ldrh	r3, [r4, #12]
1a003db6:	bf15      	itete	ne
1a003db8:	6560      	strne	r0, [r4, #84]	; 0x54
1a003dba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a003dbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a003dc2:	81a3      	strheq	r3, [r4, #12]
1a003dc4:	bf18      	it	ne
1a003dc6:	81a3      	strhne	r3, [r4, #12]
1a003dc8:	bd10      	pop	{r4, pc}

1a003dca <__sclose>:
1a003dca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003dce:	f7fc bb53 	b.w	1a000478 <_close_r>
1a003dd2:	Address 0x000000001a003dd2 is out of bounds.


1a003dd4 <__swbuf_r>:
1a003dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003dd6:	460e      	mov	r6, r1
1a003dd8:	4614      	mov	r4, r2
1a003dda:	4605      	mov	r5, r0
1a003ddc:	b118      	cbz	r0, 1a003de6 <__swbuf_r+0x12>
1a003dde:	6983      	ldr	r3, [r0, #24]
1a003de0:	b90b      	cbnz	r3, 1a003de6 <__swbuf_r+0x12>
1a003de2:	f7ff fdcd 	bl	1a003980 <__sinit>
1a003de6:	4b21      	ldr	r3, [pc, #132]	; (1a003e6c <__swbuf_r+0x98>)
1a003de8:	429c      	cmp	r4, r3
1a003dea:	d12a      	bne.n	1a003e42 <__swbuf_r+0x6e>
1a003dec:	686c      	ldr	r4, [r5, #4]
1a003dee:	69a3      	ldr	r3, [r4, #24]
1a003df0:	60a3      	str	r3, [r4, #8]
1a003df2:	89a3      	ldrh	r3, [r4, #12]
1a003df4:	071a      	lsls	r2, r3, #28
1a003df6:	d52e      	bpl.n	1a003e56 <__swbuf_r+0x82>
1a003df8:	6923      	ldr	r3, [r4, #16]
1a003dfa:	b363      	cbz	r3, 1a003e56 <__swbuf_r+0x82>
1a003dfc:	6923      	ldr	r3, [r4, #16]
1a003dfe:	6820      	ldr	r0, [r4, #0]
1a003e00:	1ac0      	subs	r0, r0, r3
1a003e02:	6963      	ldr	r3, [r4, #20]
1a003e04:	b2f6      	uxtb	r6, r6
1a003e06:	4283      	cmp	r3, r0
1a003e08:	4637      	mov	r7, r6
1a003e0a:	dc04      	bgt.n	1a003e16 <__swbuf_r+0x42>
1a003e0c:	4621      	mov	r1, r4
1a003e0e:	4628      	mov	r0, r5
1a003e10:	f7ff fd4c 	bl	1a0038ac <_fflush_r>
1a003e14:	bb28      	cbnz	r0, 1a003e62 <__swbuf_r+0x8e>
1a003e16:	68a3      	ldr	r3, [r4, #8]
1a003e18:	3b01      	subs	r3, #1
1a003e1a:	60a3      	str	r3, [r4, #8]
1a003e1c:	6823      	ldr	r3, [r4, #0]
1a003e1e:	1c5a      	adds	r2, r3, #1
1a003e20:	6022      	str	r2, [r4, #0]
1a003e22:	701e      	strb	r6, [r3, #0]
1a003e24:	6963      	ldr	r3, [r4, #20]
1a003e26:	3001      	adds	r0, #1
1a003e28:	4283      	cmp	r3, r0
1a003e2a:	d004      	beq.n	1a003e36 <__swbuf_r+0x62>
1a003e2c:	89a3      	ldrh	r3, [r4, #12]
1a003e2e:	07db      	lsls	r3, r3, #31
1a003e30:	d519      	bpl.n	1a003e66 <__swbuf_r+0x92>
1a003e32:	2e0a      	cmp	r6, #10
1a003e34:	d117      	bne.n	1a003e66 <__swbuf_r+0x92>
1a003e36:	4621      	mov	r1, r4
1a003e38:	4628      	mov	r0, r5
1a003e3a:	f7ff fd37 	bl	1a0038ac <_fflush_r>
1a003e3e:	b190      	cbz	r0, 1a003e66 <__swbuf_r+0x92>
1a003e40:	e00f      	b.n	1a003e62 <__swbuf_r+0x8e>
1a003e42:	4b0b      	ldr	r3, [pc, #44]	; (1a003e70 <__swbuf_r+0x9c>)
1a003e44:	429c      	cmp	r4, r3
1a003e46:	d101      	bne.n	1a003e4c <__swbuf_r+0x78>
1a003e48:	68ac      	ldr	r4, [r5, #8]
1a003e4a:	e7d0      	b.n	1a003dee <__swbuf_r+0x1a>
1a003e4c:	4b09      	ldr	r3, [pc, #36]	; (1a003e74 <__swbuf_r+0xa0>)
1a003e4e:	429c      	cmp	r4, r3
1a003e50:	bf08      	it	eq
1a003e52:	68ec      	ldreq	r4, [r5, #12]
1a003e54:	e7cb      	b.n	1a003dee <__swbuf_r+0x1a>
1a003e56:	4621      	mov	r1, r4
1a003e58:	4628      	mov	r0, r5
1a003e5a:	f000 f80d 	bl	1a003e78 <__swsetup_r>
1a003e5e:	2800      	cmp	r0, #0
1a003e60:	d0cc      	beq.n	1a003dfc <__swbuf_r+0x28>
1a003e62:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a003e66:	4638      	mov	r0, r7
1a003e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003e6a:	bf00      	nop
1a003e6c:	1a004990 	.word	0x1a004990
1a003e70:	1a0049b0 	.word	0x1a0049b0
1a003e74:	1a004970 	.word	0x1a004970

1a003e78 <__swsetup_r>:
1a003e78:	4b32      	ldr	r3, [pc, #200]	; (1a003f44 <__swsetup_r+0xcc>)
1a003e7a:	b570      	push	{r4, r5, r6, lr}
1a003e7c:	681d      	ldr	r5, [r3, #0]
1a003e7e:	4606      	mov	r6, r0
1a003e80:	460c      	mov	r4, r1
1a003e82:	b125      	cbz	r5, 1a003e8e <__swsetup_r+0x16>
1a003e84:	69ab      	ldr	r3, [r5, #24]
1a003e86:	b913      	cbnz	r3, 1a003e8e <__swsetup_r+0x16>
1a003e88:	4628      	mov	r0, r5
1a003e8a:	f7ff fd79 	bl	1a003980 <__sinit>
1a003e8e:	4b2e      	ldr	r3, [pc, #184]	; (1a003f48 <__swsetup_r+0xd0>)
1a003e90:	429c      	cmp	r4, r3
1a003e92:	d10f      	bne.n	1a003eb4 <__swsetup_r+0x3c>
1a003e94:	686c      	ldr	r4, [r5, #4]
1a003e96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a003e9a:	b29a      	uxth	r2, r3
1a003e9c:	0715      	lsls	r5, r2, #28
1a003e9e:	d42c      	bmi.n	1a003efa <__swsetup_r+0x82>
1a003ea0:	06d0      	lsls	r0, r2, #27
1a003ea2:	d411      	bmi.n	1a003ec8 <__swsetup_r+0x50>
1a003ea4:	2209      	movs	r2, #9
1a003ea6:	6032      	str	r2, [r6, #0]
1a003ea8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a003eac:	81a3      	strh	r3, [r4, #12]
1a003eae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003eb2:	e03e      	b.n	1a003f32 <__swsetup_r+0xba>
1a003eb4:	4b25      	ldr	r3, [pc, #148]	; (1a003f4c <__swsetup_r+0xd4>)
1a003eb6:	429c      	cmp	r4, r3
1a003eb8:	d101      	bne.n	1a003ebe <__swsetup_r+0x46>
1a003eba:	68ac      	ldr	r4, [r5, #8]
1a003ebc:	e7eb      	b.n	1a003e96 <__swsetup_r+0x1e>
1a003ebe:	4b24      	ldr	r3, [pc, #144]	; (1a003f50 <__swsetup_r+0xd8>)
1a003ec0:	429c      	cmp	r4, r3
1a003ec2:	bf08      	it	eq
1a003ec4:	68ec      	ldreq	r4, [r5, #12]
1a003ec6:	e7e6      	b.n	1a003e96 <__swsetup_r+0x1e>
1a003ec8:	0751      	lsls	r1, r2, #29
1a003eca:	d512      	bpl.n	1a003ef2 <__swsetup_r+0x7a>
1a003ecc:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a003ece:	b141      	cbz	r1, 1a003ee2 <__swsetup_r+0x6a>
1a003ed0:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a003ed4:	4299      	cmp	r1, r3
1a003ed6:	d002      	beq.n	1a003ede <__swsetup_r+0x66>
1a003ed8:	4630      	mov	r0, r6
1a003eda:	f7ff fe13 	bl	1a003b04 <_free_r>
1a003ede:	2300      	movs	r3, #0
1a003ee0:	6363      	str	r3, [r4, #52]	; 0x34
1a003ee2:	89a3      	ldrh	r3, [r4, #12]
1a003ee4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a003ee8:	81a3      	strh	r3, [r4, #12]
1a003eea:	2300      	movs	r3, #0
1a003eec:	6063      	str	r3, [r4, #4]
1a003eee:	6923      	ldr	r3, [r4, #16]
1a003ef0:	6023      	str	r3, [r4, #0]
1a003ef2:	89a3      	ldrh	r3, [r4, #12]
1a003ef4:	f043 0308 	orr.w	r3, r3, #8
1a003ef8:	81a3      	strh	r3, [r4, #12]
1a003efa:	6923      	ldr	r3, [r4, #16]
1a003efc:	b94b      	cbnz	r3, 1a003f12 <__swsetup_r+0x9a>
1a003efe:	89a3      	ldrh	r3, [r4, #12]
1a003f00:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a003f04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a003f08:	d003      	beq.n	1a003f12 <__swsetup_r+0x9a>
1a003f0a:	4621      	mov	r1, r4
1a003f0c:	4630      	mov	r0, r6
1a003f0e:	f000 f845 	bl	1a003f9c <__smakebuf_r>
1a003f12:	89a2      	ldrh	r2, [r4, #12]
1a003f14:	f012 0301 	ands.w	r3, r2, #1
1a003f18:	d00c      	beq.n	1a003f34 <__swsetup_r+0xbc>
1a003f1a:	2300      	movs	r3, #0
1a003f1c:	60a3      	str	r3, [r4, #8]
1a003f1e:	6963      	ldr	r3, [r4, #20]
1a003f20:	425b      	negs	r3, r3
1a003f22:	61a3      	str	r3, [r4, #24]
1a003f24:	6923      	ldr	r3, [r4, #16]
1a003f26:	b953      	cbnz	r3, 1a003f3e <__swsetup_r+0xc6>
1a003f28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a003f2c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a003f30:	d1ba      	bne.n	1a003ea8 <__swsetup_r+0x30>
1a003f32:	bd70      	pop	{r4, r5, r6, pc}
1a003f34:	0792      	lsls	r2, r2, #30
1a003f36:	bf58      	it	pl
1a003f38:	6963      	ldrpl	r3, [r4, #20]
1a003f3a:	60a3      	str	r3, [r4, #8]
1a003f3c:	e7f2      	b.n	1a003f24 <__swsetup_r+0xac>
1a003f3e:	2000      	movs	r0, #0
1a003f40:	e7f7      	b.n	1a003f32 <__swsetup_r+0xba>
1a003f42:	bf00      	nop
1a003f44:	10000088 	.word	0x10000088
1a003f48:	1a004990 	.word	0x1a004990
1a003f4c:	1a0049b0 	.word	0x1a0049b0
1a003f50:	1a004970 	.word	0x1a004970

1a003f54 <__swhatbuf_r>:
1a003f54:	b570      	push	{r4, r5, r6, lr}
1a003f56:	460e      	mov	r6, r1
1a003f58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003f5c:	2900      	cmp	r1, #0
1a003f5e:	b096      	sub	sp, #88	; 0x58
1a003f60:	4614      	mov	r4, r2
1a003f62:	461d      	mov	r5, r3
1a003f64:	da07      	bge.n	1a003f76 <__swhatbuf_r+0x22>
1a003f66:	2300      	movs	r3, #0
1a003f68:	602b      	str	r3, [r5, #0]
1a003f6a:	89b3      	ldrh	r3, [r6, #12]
1a003f6c:	061a      	lsls	r2, r3, #24
1a003f6e:	d410      	bmi.n	1a003f92 <__swhatbuf_r+0x3e>
1a003f70:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a003f74:	e00e      	b.n	1a003f94 <__swhatbuf_r+0x40>
1a003f76:	466a      	mov	r2, sp
1a003f78:	f7fc fa83 	bl	1a000482 <_fstat_r>
1a003f7c:	2800      	cmp	r0, #0
1a003f7e:	dbf2      	blt.n	1a003f66 <__swhatbuf_r+0x12>
1a003f80:	9a01      	ldr	r2, [sp, #4]
1a003f82:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a003f86:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a003f8a:	425a      	negs	r2, r3
1a003f8c:	415a      	adcs	r2, r3
1a003f8e:	602a      	str	r2, [r5, #0]
1a003f90:	e7ee      	b.n	1a003f70 <__swhatbuf_r+0x1c>
1a003f92:	2340      	movs	r3, #64	; 0x40
1a003f94:	2000      	movs	r0, #0
1a003f96:	6023      	str	r3, [r4, #0]
1a003f98:	b016      	add	sp, #88	; 0x58
1a003f9a:	bd70      	pop	{r4, r5, r6, pc}

1a003f9c <__smakebuf_r>:
1a003f9c:	898b      	ldrh	r3, [r1, #12]
1a003f9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a003fa0:	079d      	lsls	r5, r3, #30
1a003fa2:	4606      	mov	r6, r0
1a003fa4:	460c      	mov	r4, r1
1a003fa6:	d507      	bpl.n	1a003fb8 <__smakebuf_r+0x1c>
1a003fa8:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a003fac:	6023      	str	r3, [r4, #0]
1a003fae:	6123      	str	r3, [r4, #16]
1a003fb0:	2301      	movs	r3, #1
1a003fb2:	6163      	str	r3, [r4, #20]
1a003fb4:	b002      	add	sp, #8
1a003fb6:	bd70      	pop	{r4, r5, r6, pc}
1a003fb8:	ab01      	add	r3, sp, #4
1a003fba:	466a      	mov	r2, sp
1a003fbc:	f7ff ffca 	bl	1a003f54 <__swhatbuf_r>
1a003fc0:	9900      	ldr	r1, [sp, #0]
1a003fc2:	4605      	mov	r5, r0
1a003fc4:	4630      	mov	r0, r6
1a003fc6:	f7ff fdeb 	bl	1a003ba0 <_malloc_r>
1a003fca:	b948      	cbnz	r0, 1a003fe0 <__smakebuf_r+0x44>
1a003fcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a003fd0:	059a      	lsls	r2, r3, #22
1a003fd2:	d4ef      	bmi.n	1a003fb4 <__smakebuf_r+0x18>
1a003fd4:	f023 0303 	bic.w	r3, r3, #3
1a003fd8:	f043 0302 	orr.w	r3, r3, #2
1a003fdc:	81a3      	strh	r3, [r4, #12]
1a003fde:	e7e3      	b.n	1a003fa8 <__smakebuf_r+0xc>
1a003fe0:	4b0d      	ldr	r3, [pc, #52]	; (1a004018 <__smakebuf_r+0x7c>)
1a003fe2:	62b3      	str	r3, [r6, #40]	; 0x28
1a003fe4:	89a3      	ldrh	r3, [r4, #12]
1a003fe6:	6020      	str	r0, [r4, #0]
1a003fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a003fec:	81a3      	strh	r3, [r4, #12]
1a003fee:	9b00      	ldr	r3, [sp, #0]
1a003ff0:	6163      	str	r3, [r4, #20]
1a003ff2:	9b01      	ldr	r3, [sp, #4]
1a003ff4:	6120      	str	r0, [r4, #16]
1a003ff6:	b15b      	cbz	r3, 1a004010 <__smakebuf_r+0x74>
1a003ff8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a003ffc:	4630      	mov	r0, r6
1a003ffe:	f7fc fa45 	bl	1a00048c <_isatty_r>
1a004002:	b128      	cbz	r0, 1a004010 <__smakebuf_r+0x74>
1a004004:	89a3      	ldrh	r3, [r4, #12]
1a004006:	f023 0303 	bic.w	r3, r3, #3
1a00400a:	f043 0301 	orr.w	r3, r3, #1
1a00400e:	81a3      	strh	r3, [r4, #12]
1a004010:	89a3      	ldrh	r3, [r4, #12]
1a004012:	431d      	orrs	r5, r3
1a004014:	81a5      	strh	r5, [r4, #12]
1a004016:	e7cd      	b.n	1a003fb4 <__smakebuf_r+0x18>
1a004018:	1a003949 	.word	0x1a003949

1a00401c <__malloc_lock>:
1a00401c:	4770      	bx	lr

1a00401e <__malloc_unlock>:
1a00401e:	4770      	bx	lr

1a004020 <__sfputc_r>:
1a004020:	6893      	ldr	r3, [r2, #8]
1a004022:	3b01      	subs	r3, #1
1a004024:	2b00      	cmp	r3, #0
1a004026:	b410      	push	{r4}
1a004028:	6093      	str	r3, [r2, #8]
1a00402a:	da08      	bge.n	1a00403e <__sfputc_r+0x1e>
1a00402c:	6994      	ldr	r4, [r2, #24]
1a00402e:	42a3      	cmp	r3, r4
1a004030:	db01      	blt.n	1a004036 <__sfputc_r+0x16>
1a004032:	290a      	cmp	r1, #10
1a004034:	d103      	bne.n	1a00403e <__sfputc_r+0x1e>
1a004036:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00403a:	f7ff becb 	b.w	1a003dd4 <__swbuf_r>
1a00403e:	6813      	ldr	r3, [r2, #0]
1a004040:	1c58      	adds	r0, r3, #1
1a004042:	6010      	str	r0, [r2, #0]
1a004044:	7019      	strb	r1, [r3, #0]
1a004046:	4608      	mov	r0, r1
1a004048:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00404c:	4770      	bx	lr

1a00404e <__sfputs_r>:
1a00404e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004050:	4606      	mov	r6, r0
1a004052:	460f      	mov	r7, r1
1a004054:	4614      	mov	r4, r2
1a004056:	18d5      	adds	r5, r2, r3
1a004058:	42ac      	cmp	r4, r5
1a00405a:	d101      	bne.n	1a004060 <__sfputs_r+0x12>
1a00405c:	2000      	movs	r0, #0
1a00405e:	e007      	b.n	1a004070 <__sfputs_r+0x22>
1a004060:	463a      	mov	r2, r7
1a004062:	f814 1b01 	ldrb.w	r1, [r4], #1
1a004066:	4630      	mov	r0, r6
1a004068:	f7ff ffda 	bl	1a004020 <__sfputc_r>
1a00406c:	1c43      	adds	r3, r0, #1
1a00406e:	d1f3      	bne.n	1a004058 <__sfputs_r+0xa>
1a004070:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004072:	Address 0x000000001a004072 is out of bounds.


1a004074 <_vfiprintf_r>:
1a004074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a004078:	460c      	mov	r4, r1
1a00407a:	b09d      	sub	sp, #116	; 0x74
1a00407c:	4617      	mov	r7, r2
1a00407e:	461d      	mov	r5, r3
1a004080:	4606      	mov	r6, r0
1a004082:	b118      	cbz	r0, 1a00408c <_vfiprintf_r+0x18>
1a004084:	6983      	ldr	r3, [r0, #24]
1a004086:	b90b      	cbnz	r3, 1a00408c <_vfiprintf_r+0x18>
1a004088:	f7ff fc7a 	bl	1a003980 <__sinit>
1a00408c:	4b7c      	ldr	r3, [pc, #496]	; (1a004280 <_vfiprintf_r+0x20c>)
1a00408e:	429c      	cmp	r4, r3
1a004090:	d158      	bne.n	1a004144 <_vfiprintf_r+0xd0>
1a004092:	6874      	ldr	r4, [r6, #4]
1a004094:	89a3      	ldrh	r3, [r4, #12]
1a004096:	0718      	lsls	r0, r3, #28
1a004098:	d55e      	bpl.n	1a004158 <_vfiprintf_r+0xe4>
1a00409a:	6923      	ldr	r3, [r4, #16]
1a00409c:	2b00      	cmp	r3, #0
1a00409e:	d05b      	beq.n	1a004158 <_vfiprintf_r+0xe4>
1a0040a0:	2300      	movs	r3, #0
1a0040a2:	9309      	str	r3, [sp, #36]	; 0x24
1a0040a4:	2320      	movs	r3, #32
1a0040a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a0040aa:	2330      	movs	r3, #48	; 0x30
1a0040ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a0040b0:	9503      	str	r5, [sp, #12]
1a0040b2:	f04f 0b01 	mov.w	fp, #1
1a0040b6:	46b8      	mov	r8, r7
1a0040b8:	4645      	mov	r5, r8
1a0040ba:	f815 3b01 	ldrb.w	r3, [r5], #1
1a0040be:	b10b      	cbz	r3, 1a0040c4 <_vfiprintf_r+0x50>
1a0040c0:	2b25      	cmp	r3, #37	; 0x25
1a0040c2:	d154      	bne.n	1a00416e <_vfiprintf_r+0xfa>
1a0040c4:	ebb8 0a07 	subs.w	sl, r8, r7
1a0040c8:	d00b      	beq.n	1a0040e2 <_vfiprintf_r+0x6e>
1a0040ca:	4653      	mov	r3, sl
1a0040cc:	463a      	mov	r2, r7
1a0040ce:	4621      	mov	r1, r4
1a0040d0:	4630      	mov	r0, r6
1a0040d2:	f7ff ffbc 	bl	1a00404e <__sfputs_r>
1a0040d6:	3001      	adds	r0, #1
1a0040d8:	f000 80c2 	beq.w	1a004260 <_vfiprintf_r+0x1ec>
1a0040dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0040de:	4453      	add	r3, sl
1a0040e0:	9309      	str	r3, [sp, #36]	; 0x24
1a0040e2:	f898 3000 	ldrb.w	r3, [r8]
1a0040e6:	2b00      	cmp	r3, #0
1a0040e8:	f000 80ba 	beq.w	1a004260 <_vfiprintf_r+0x1ec>
1a0040ec:	2300      	movs	r3, #0
1a0040ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0040f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a0040f6:	9304      	str	r3, [sp, #16]
1a0040f8:	9307      	str	r3, [sp, #28]
1a0040fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a0040fe:	931a      	str	r3, [sp, #104]	; 0x68
1a004100:	46a8      	mov	r8, r5
1a004102:	2205      	movs	r2, #5
1a004104:	f818 1b01 	ldrb.w	r1, [r8], #1
1a004108:	485e      	ldr	r0, [pc, #376]	; (1a004284 <_vfiprintf_r+0x210>)
1a00410a:	f000 fa51 	bl	1a0045b0 <memchr>
1a00410e:	9b04      	ldr	r3, [sp, #16]
1a004110:	bb78      	cbnz	r0, 1a004172 <_vfiprintf_r+0xfe>
1a004112:	06d9      	lsls	r1, r3, #27
1a004114:	bf44      	itt	mi
1a004116:	2220      	movmi	r2, #32
1a004118:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a00411c:	071a      	lsls	r2, r3, #28
1a00411e:	bf44      	itt	mi
1a004120:	222b      	movmi	r2, #43	; 0x2b
1a004122:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004126:	782a      	ldrb	r2, [r5, #0]
1a004128:	2a2a      	cmp	r2, #42	; 0x2a
1a00412a:	d02a      	beq.n	1a004182 <_vfiprintf_r+0x10e>
1a00412c:	9a07      	ldr	r2, [sp, #28]
1a00412e:	46a8      	mov	r8, r5
1a004130:	2000      	movs	r0, #0
1a004132:	250a      	movs	r5, #10
1a004134:	4641      	mov	r1, r8
1a004136:	f811 3b01 	ldrb.w	r3, [r1], #1
1a00413a:	3b30      	subs	r3, #48	; 0x30
1a00413c:	2b09      	cmp	r3, #9
1a00413e:	d969      	bls.n	1a004214 <_vfiprintf_r+0x1a0>
1a004140:	b360      	cbz	r0, 1a00419c <_vfiprintf_r+0x128>
1a004142:	e024      	b.n	1a00418e <_vfiprintf_r+0x11a>
1a004144:	4b50      	ldr	r3, [pc, #320]	; (1a004288 <_vfiprintf_r+0x214>)
1a004146:	429c      	cmp	r4, r3
1a004148:	d101      	bne.n	1a00414e <_vfiprintf_r+0xda>
1a00414a:	68b4      	ldr	r4, [r6, #8]
1a00414c:	e7a2      	b.n	1a004094 <_vfiprintf_r+0x20>
1a00414e:	4b4f      	ldr	r3, [pc, #316]	; (1a00428c <_vfiprintf_r+0x218>)
1a004150:	429c      	cmp	r4, r3
1a004152:	bf08      	it	eq
1a004154:	68f4      	ldreq	r4, [r6, #12]
1a004156:	e79d      	b.n	1a004094 <_vfiprintf_r+0x20>
1a004158:	4621      	mov	r1, r4
1a00415a:	4630      	mov	r0, r6
1a00415c:	f7ff fe8c 	bl	1a003e78 <__swsetup_r>
1a004160:	2800      	cmp	r0, #0
1a004162:	d09d      	beq.n	1a0040a0 <_vfiprintf_r+0x2c>
1a004164:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004168:	b01d      	add	sp, #116	; 0x74
1a00416a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00416e:	46a8      	mov	r8, r5
1a004170:	e7a2      	b.n	1a0040b8 <_vfiprintf_r+0x44>
1a004172:	4a44      	ldr	r2, [pc, #272]	; (1a004284 <_vfiprintf_r+0x210>)
1a004174:	1a80      	subs	r0, r0, r2
1a004176:	fa0b f000 	lsl.w	r0, fp, r0
1a00417a:	4318      	orrs	r0, r3
1a00417c:	9004      	str	r0, [sp, #16]
1a00417e:	4645      	mov	r5, r8
1a004180:	e7be      	b.n	1a004100 <_vfiprintf_r+0x8c>
1a004182:	9a03      	ldr	r2, [sp, #12]
1a004184:	1d11      	adds	r1, r2, #4
1a004186:	6812      	ldr	r2, [r2, #0]
1a004188:	9103      	str	r1, [sp, #12]
1a00418a:	2a00      	cmp	r2, #0
1a00418c:	db01      	blt.n	1a004192 <_vfiprintf_r+0x11e>
1a00418e:	9207      	str	r2, [sp, #28]
1a004190:	e004      	b.n	1a00419c <_vfiprintf_r+0x128>
1a004192:	4252      	negs	r2, r2
1a004194:	f043 0302 	orr.w	r3, r3, #2
1a004198:	9207      	str	r2, [sp, #28]
1a00419a:	9304      	str	r3, [sp, #16]
1a00419c:	f898 3000 	ldrb.w	r3, [r8]
1a0041a0:	2b2e      	cmp	r3, #46	; 0x2e
1a0041a2:	d10e      	bne.n	1a0041c2 <_vfiprintf_r+0x14e>
1a0041a4:	f898 3001 	ldrb.w	r3, [r8, #1]
1a0041a8:	2b2a      	cmp	r3, #42	; 0x2a
1a0041aa:	d138      	bne.n	1a00421e <_vfiprintf_r+0x1aa>
1a0041ac:	9b03      	ldr	r3, [sp, #12]
1a0041ae:	1d1a      	adds	r2, r3, #4
1a0041b0:	681b      	ldr	r3, [r3, #0]
1a0041b2:	9203      	str	r2, [sp, #12]
1a0041b4:	2b00      	cmp	r3, #0
1a0041b6:	bfb8      	it	lt
1a0041b8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1a0041bc:	f108 0802 	add.w	r8, r8, #2
1a0041c0:	9305      	str	r3, [sp, #20]
1a0041c2:	4d33      	ldr	r5, [pc, #204]	; (1a004290 <_vfiprintf_r+0x21c>)
1a0041c4:	f898 1000 	ldrb.w	r1, [r8]
1a0041c8:	2203      	movs	r2, #3
1a0041ca:	4628      	mov	r0, r5
1a0041cc:	f000 f9f0 	bl	1a0045b0 <memchr>
1a0041d0:	b140      	cbz	r0, 1a0041e4 <_vfiprintf_r+0x170>
1a0041d2:	2340      	movs	r3, #64	; 0x40
1a0041d4:	1b40      	subs	r0, r0, r5
1a0041d6:	fa03 f000 	lsl.w	r0, r3, r0
1a0041da:	9b04      	ldr	r3, [sp, #16]
1a0041dc:	4303      	orrs	r3, r0
1a0041de:	f108 0801 	add.w	r8, r8, #1
1a0041e2:	9304      	str	r3, [sp, #16]
1a0041e4:	f898 1000 	ldrb.w	r1, [r8]
1a0041e8:	482a      	ldr	r0, [pc, #168]	; (1a004294 <_vfiprintf_r+0x220>)
1a0041ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a0041ee:	2206      	movs	r2, #6
1a0041f0:	f108 0701 	add.w	r7, r8, #1
1a0041f4:	f000 f9dc 	bl	1a0045b0 <memchr>
1a0041f8:	2800      	cmp	r0, #0
1a0041fa:	d037      	beq.n	1a00426c <_vfiprintf_r+0x1f8>
1a0041fc:	4b26      	ldr	r3, [pc, #152]	; (1a004298 <_vfiprintf_r+0x224>)
1a0041fe:	bb1b      	cbnz	r3, 1a004248 <_vfiprintf_r+0x1d4>
1a004200:	9b03      	ldr	r3, [sp, #12]
1a004202:	3307      	adds	r3, #7
1a004204:	f023 0307 	bic.w	r3, r3, #7
1a004208:	3308      	adds	r3, #8
1a00420a:	9303      	str	r3, [sp, #12]
1a00420c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00420e:	444b      	add	r3, r9
1a004210:	9309      	str	r3, [sp, #36]	; 0x24
1a004212:	e750      	b.n	1a0040b6 <_vfiprintf_r+0x42>
1a004214:	fb05 3202 	mla	r2, r5, r2, r3
1a004218:	2001      	movs	r0, #1
1a00421a:	4688      	mov	r8, r1
1a00421c:	e78a      	b.n	1a004134 <_vfiprintf_r+0xc0>
1a00421e:	2300      	movs	r3, #0
1a004220:	f108 0801 	add.w	r8, r8, #1
1a004224:	9305      	str	r3, [sp, #20]
1a004226:	4619      	mov	r1, r3
1a004228:	250a      	movs	r5, #10
1a00422a:	4640      	mov	r0, r8
1a00422c:	f810 2b01 	ldrb.w	r2, [r0], #1
1a004230:	3a30      	subs	r2, #48	; 0x30
1a004232:	2a09      	cmp	r2, #9
1a004234:	d903      	bls.n	1a00423e <_vfiprintf_r+0x1ca>
1a004236:	2b00      	cmp	r3, #0
1a004238:	d0c3      	beq.n	1a0041c2 <_vfiprintf_r+0x14e>
1a00423a:	9105      	str	r1, [sp, #20]
1a00423c:	e7c1      	b.n	1a0041c2 <_vfiprintf_r+0x14e>
1a00423e:	fb05 2101 	mla	r1, r5, r1, r2
1a004242:	2301      	movs	r3, #1
1a004244:	4680      	mov	r8, r0
1a004246:	e7f0      	b.n	1a00422a <_vfiprintf_r+0x1b6>
1a004248:	ab03      	add	r3, sp, #12
1a00424a:	9300      	str	r3, [sp, #0]
1a00424c:	4622      	mov	r2, r4
1a00424e:	4b13      	ldr	r3, [pc, #76]	; (1a00429c <_vfiprintf_r+0x228>)
1a004250:	a904      	add	r1, sp, #16
1a004252:	4630      	mov	r0, r6
1a004254:	f3af 8000 	nop.w
1a004258:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a00425c:	4681      	mov	r9, r0
1a00425e:	d1d5      	bne.n	1a00420c <_vfiprintf_r+0x198>
1a004260:	89a3      	ldrh	r3, [r4, #12]
1a004262:	065b      	lsls	r3, r3, #25
1a004264:	f53f af7e 	bmi.w	1a004164 <_vfiprintf_r+0xf0>
1a004268:	9809      	ldr	r0, [sp, #36]	; 0x24
1a00426a:	e77d      	b.n	1a004168 <_vfiprintf_r+0xf4>
1a00426c:	ab03      	add	r3, sp, #12
1a00426e:	9300      	str	r3, [sp, #0]
1a004270:	4622      	mov	r2, r4
1a004272:	4b0a      	ldr	r3, [pc, #40]	; (1a00429c <_vfiprintf_r+0x228>)
1a004274:	a904      	add	r1, sp, #16
1a004276:	4630      	mov	r0, r6
1a004278:	f000 f888 	bl	1a00438c <_printf_i>
1a00427c:	e7ec      	b.n	1a004258 <_vfiprintf_r+0x1e4>
1a00427e:	bf00      	nop
1a004280:	1a004990 	.word	0x1a004990
1a004284:	1a0049d4 	.word	0x1a0049d4
1a004288:	1a0049b0 	.word	0x1a0049b0
1a00428c:	1a004970 	.word	0x1a004970
1a004290:	1a0049da 	.word	0x1a0049da
1a004294:	1a0049de 	.word	0x1a0049de
1a004298:	00000000 	.word	0x00000000
1a00429c:	1a00404f 	.word	0x1a00404f

1a0042a0 <_printf_common>:
1a0042a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0042a4:	4691      	mov	r9, r2
1a0042a6:	461f      	mov	r7, r3
1a0042a8:	688a      	ldr	r2, [r1, #8]
1a0042aa:	690b      	ldr	r3, [r1, #16]
1a0042ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a0042b0:	4293      	cmp	r3, r2
1a0042b2:	bfb8      	it	lt
1a0042b4:	4613      	movlt	r3, r2
1a0042b6:	f8c9 3000 	str.w	r3, [r9]
1a0042ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a0042be:	4606      	mov	r6, r0
1a0042c0:	460c      	mov	r4, r1
1a0042c2:	b112      	cbz	r2, 1a0042ca <_printf_common+0x2a>
1a0042c4:	3301      	adds	r3, #1
1a0042c6:	f8c9 3000 	str.w	r3, [r9]
1a0042ca:	6823      	ldr	r3, [r4, #0]
1a0042cc:	0699      	lsls	r1, r3, #26
1a0042ce:	bf42      	ittt	mi
1a0042d0:	f8d9 3000 	ldrmi.w	r3, [r9]
1a0042d4:	3302      	addmi	r3, #2
1a0042d6:	f8c9 3000 	strmi.w	r3, [r9]
1a0042da:	6825      	ldr	r5, [r4, #0]
1a0042dc:	f015 0506 	ands.w	r5, r5, #6
1a0042e0:	d107      	bne.n	1a0042f2 <_printf_common+0x52>
1a0042e2:	f104 0a19 	add.w	sl, r4, #25
1a0042e6:	68e3      	ldr	r3, [r4, #12]
1a0042e8:	f8d9 2000 	ldr.w	r2, [r9]
1a0042ec:	1a9b      	subs	r3, r3, r2
1a0042ee:	42ab      	cmp	r3, r5
1a0042f0:	dc28      	bgt.n	1a004344 <_printf_common+0xa4>
1a0042f2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a0042f6:	6822      	ldr	r2, [r4, #0]
1a0042f8:	3300      	adds	r3, #0
1a0042fa:	bf18      	it	ne
1a0042fc:	2301      	movne	r3, #1
1a0042fe:	0692      	lsls	r2, r2, #26
1a004300:	d42d      	bmi.n	1a00435e <_printf_common+0xbe>
1a004302:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a004306:	4639      	mov	r1, r7
1a004308:	4630      	mov	r0, r6
1a00430a:	47c0      	blx	r8
1a00430c:	3001      	adds	r0, #1
1a00430e:	d020      	beq.n	1a004352 <_printf_common+0xb2>
1a004310:	6823      	ldr	r3, [r4, #0]
1a004312:	68e5      	ldr	r5, [r4, #12]
1a004314:	f8d9 2000 	ldr.w	r2, [r9]
1a004318:	f003 0306 	and.w	r3, r3, #6
1a00431c:	2b04      	cmp	r3, #4
1a00431e:	bf08      	it	eq
1a004320:	1aad      	subeq	r5, r5, r2
1a004322:	68a3      	ldr	r3, [r4, #8]
1a004324:	6922      	ldr	r2, [r4, #16]
1a004326:	bf0c      	ite	eq
1a004328:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a00432c:	2500      	movne	r5, #0
1a00432e:	4293      	cmp	r3, r2
1a004330:	bfc4      	itt	gt
1a004332:	1a9b      	subgt	r3, r3, r2
1a004334:	18ed      	addgt	r5, r5, r3
1a004336:	f04f 0900 	mov.w	r9, #0
1a00433a:	341a      	adds	r4, #26
1a00433c:	454d      	cmp	r5, r9
1a00433e:	d11a      	bne.n	1a004376 <_printf_common+0xd6>
1a004340:	2000      	movs	r0, #0
1a004342:	e008      	b.n	1a004356 <_printf_common+0xb6>
1a004344:	2301      	movs	r3, #1
1a004346:	4652      	mov	r2, sl
1a004348:	4639      	mov	r1, r7
1a00434a:	4630      	mov	r0, r6
1a00434c:	47c0      	blx	r8
1a00434e:	3001      	adds	r0, #1
1a004350:	d103      	bne.n	1a00435a <_printf_common+0xba>
1a004352:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00435a:	3501      	adds	r5, #1
1a00435c:	e7c3      	b.n	1a0042e6 <_printf_common+0x46>
1a00435e:	18e1      	adds	r1, r4, r3
1a004360:	1c5a      	adds	r2, r3, #1
1a004362:	2030      	movs	r0, #48	; 0x30
1a004364:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a004368:	4422      	add	r2, r4
1a00436a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a00436e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a004372:	3302      	adds	r3, #2
1a004374:	e7c5      	b.n	1a004302 <_printf_common+0x62>
1a004376:	2301      	movs	r3, #1
1a004378:	4622      	mov	r2, r4
1a00437a:	4639      	mov	r1, r7
1a00437c:	4630      	mov	r0, r6
1a00437e:	47c0      	blx	r8
1a004380:	3001      	adds	r0, #1
1a004382:	d0e6      	beq.n	1a004352 <_printf_common+0xb2>
1a004384:	f109 0901 	add.w	r9, r9, #1
1a004388:	e7d8      	b.n	1a00433c <_printf_common+0x9c>
1a00438a:	Address 0x000000001a00438a is out of bounds.


1a00438c <_printf_i>:
1a00438c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a004390:	f101 0c43 	add.w	ip, r1, #67	; 0x43
1a004394:	460c      	mov	r4, r1
1a004396:	7e09      	ldrb	r1, [r1, #24]
1a004398:	b085      	sub	sp, #20
1a00439a:	296e      	cmp	r1, #110	; 0x6e
1a00439c:	4617      	mov	r7, r2
1a00439e:	4606      	mov	r6, r0
1a0043a0:	4698      	mov	r8, r3
1a0043a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a0043a4:	f000 80b3 	beq.w	1a00450e <_printf_i+0x182>
1a0043a8:	d822      	bhi.n	1a0043f0 <_printf_i+0x64>
1a0043aa:	2963      	cmp	r1, #99	; 0x63
1a0043ac:	d036      	beq.n	1a00441c <_printf_i+0x90>
1a0043ae:	d80a      	bhi.n	1a0043c6 <_printf_i+0x3a>
1a0043b0:	2900      	cmp	r1, #0
1a0043b2:	f000 80b9 	beq.w	1a004528 <_printf_i+0x19c>
1a0043b6:	2958      	cmp	r1, #88	; 0x58
1a0043b8:	f000 8083 	beq.w	1a0044c2 <_printf_i+0x136>
1a0043bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0043c0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a0043c4:	e032      	b.n	1a00442c <_printf_i+0xa0>
1a0043c6:	2964      	cmp	r1, #100	; 0x64
1a0043c8:	d001      	beq.n	1a0043ce <_printf_i+0x42>
1a0043ca:	2969      	cmp	r1, #105	; 0x69
1a0043cc:	d1f6      	bne.n	1a0043bc <_printf_i+0x30>
1a0043ce:	6820      	ldr	r0, [r4, #0]
1a0043d0:	6813      	ldr	r3, [r2, #0]
1a0043d2:	0605      	lsls	r5, r0, #24
1a0043d4:	f103 0104 	add.w	r1, r3, #4
1a0043d8:	d52a      	bpl.n	1a004430 <_printf_i+0xa4>
1a0043da:	681b      	ldr	r3, [r3, #0]
1a0043dc:	6011      	str	r1, [r2, #0]
1a0043de:	2b00      	cmp	r3, #0
1a0043e0:	da03      	bge.n	1a0043ea <_printf_i+0x5e>
1a0043e2:	222d      	movs	r2, #45	; 0x2d
1a0043e4:	425b      	negs	r3, r3
1a0043e6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
1a0043ea:	486f      	ldr	r0, [pc, #444]	; (1a0045a8 <_printf_i+0x21c>)
1a0043ec:	220a      	movs	r2, #10
1a0043ee:	e039      	b.n	1a004464 <_printf_i+0xd8>
1a0043f0:	2973      	cmp	r1, #115	; 0x73
1a0043f2:	f000 809d 	beq.w	1a004530 <_printf_i+0x1a4>
1a0043f6:	d808      	bhi.n	1a00440a <_printf_i+0x7e>
1a0043f8:	296f      	cmp	r1, #111	; 0x6f
1a0043fa:	d020      	beq.n	1a00443e <_printf_i+0xb2>
1a0043fc:	2970      	cmp	r1, #112	; 0x70
1a0043fe:	d1dd      	bne.n	1a0043bc <_printf_i+0x30>
1a004400:	6823      	ldr	r3, [r4, #0]
1a004402:	f043 0320 	orr.w	r3, r3, #32
1a004406:	6023      	str	r3, [r4, #0]
1a004408:	e003      	b.n	1a004412 <_printf_i+0x86>
1a00440a:	2975      	cmp	r1, #117	; 0x75
1a00440c:	d017      	beq.n	1a00443e <_printf_i+0xb2>
1a00440e:	2978      	cmp	r1, #120	; 0x78
1a004410:	d1d4      	bne.n	1a0043bc <_printf_i+0x30>
1a004412:	2378      	movs	r3, #120	; 0x78
1a004414:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a004418:	4864      	ldr	r0, [pc, #400]	; (1a0045ac <_printf_i+0x220>)
1a00441a:	e055      	b.n	1a0044c8 <_printf_i+0x13c>
1a00441c:	6813      	ldr	r3, [r2, #0]
1a00441e:	1d19      	adds	r1, r3, #4
1a004420:	681b      	ldr	r3, [r3, #0]
1a004422:	6011      	str	r1, [r2, #0]
1a004424:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004428:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a00442c:	2301      	movs	r3, #1
1a00442e:	e08c      	b.n	1a00454a <_printf_i+0x1be>
1a004430:	681b      	ldr	r3, [r3, #0]
1a004432:	6011      	str	r1, [r2, #0]
1a004434:	f010 0f40 	tst.w	r0, #64	; 0x40
1a004438:	bf18      	it	ne
1a00443a:	b21b      	sxthne	r3, r3
1a00443c:	e7cf      	b.n	1a0043de <_printf_i+0x52>
1a00443e:	6813      	ldr	r3, [r2, #0]
1a004440:	6825      	ldr	r5, [r4, #0]
1a004442:	1d18      	adds	r0, r3, #4
1a004444:	6010      	str	r0, [r2, #0]
1a004446:	0628      	lsls	r0, r5, #24
1a004448:	d501      	bpl.n	1a00444e <_printf_i+0xc2>
1a00444a:	681b      	ldr	r3, [r3, #0]
1a00444c:	e002      	b.n	1a004454 <_printf_i+0xc8>
1a00444e:	0668      	lsls	r0, r5, #25
1a004450:	d5fb      	bpl.n	1a00444a <_printf_i+0xbe>
1a004452:	881b      	ldrh	r3, [r3, #0]
1a004454:	4854      	ldr	r0, [pc, #336]	; (1a0045a8 <_printf_i+0x21c>)
1a004456:	296f      	cmp	r1, #111	; 0x6f
1a004458:	bf14      	ite	ne
1a00445a:	220a      	movne	r2, #10
1a00445c:	2208      	moveq	r2, #8
1a00445e:	2100      	movs	r1, #0
1a004460:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a004464:	6865      	ldr	r5, [r4, #4]
1a004466:	60a5      	str	r5, [r4, #8]
1a004468:	2d00      	cmp	r5, #0
1a00446a:	f2c0 8095 	blt.w	1a004598 <_printf_i+0x20c>
1a00446e:	6821      	ldr	r1, [r4, #0]
1a004470:	f021 0104 	bic.w	r1, r1, #4
1a004474:	6021      	str	r1, [r4, #0]
1a004476:	2b00      	cmp	r3, #0
1a004478:	d13d      	bne.n	1a0044f6 <_printf_i+0x16a>
1a00447a:	2d00      	cmp	r5, #0
1a00447c:	f040 808e 	bne.w	1a00459c <_printf_i+0x210>
1a004480:	4665      	mov	r5, ip
1a004482:	2a08      	cmp	r2, #8
1a004484:	d10b      	bne.n	1a00449e <_printf_i+0x112>
1a004486:	6823      	ldr	r3, [r4, #0]
1a004488:	07db      	lsls	r3, r3, #31
1a00448a:	d508      	bpl.n	1a00449e <_printf_i+0x112>
1a00448c:	6923      	ldr	r3, [r4, #16]
1a00448e:	6862      	ldr	r2, [r4, #4]
1a004490:	429a      	cmp	r2, r3
1a004492:	bfde      	ittt	le
1a004494:	2330      	movle	r3, #48	; 0x30
1a004496:	f805 3c01 	strble.w	r3, [r5, #-1]
1a00449a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
1a00449e:	ebac 0305 	sub.w	r3, ip, r5
1a0044a2:	6123      	str	r3, [r4, #16]
1a0044a4:	f8cd 8000 	str.w	r8, [sp]
1a0044a8:	463b      	mov	r3, r7
1a0044aa:	aa03      	add	r2, sp, #12
1a0044ac:	4621      	mov	r1, r4
1a0044ae:	4630      	mov	r0, r6
1a0044b0:	f7ff fef6 	bl	1a0042a0 <_printf_common>
1a0044b4:	3001      	adds	r0, #1
1a0044b6:	d14d      	bne.n	1a004554 <_printf_i+0x1c8>
1a0044b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0044bc:	b005      	add	sp, #20
1a0044be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a0044c2:	4839      	ldr	r0, [pc, #228]	; (1a0045a8 <_printf_i+0x21c>)
1a0044c4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a0044c8:	6813      	ldr	r3, [r2, #0]
1a0044ca:	6821      	ldr	r1, [r4, #0]
1a0044cc:	1d1d      	adds	r5, r3, #4
1a0044ce:	681b      	ldr	r3, [r3, #0]
1a0044d0:	6015      	str	r5, [r2, #0]
1a0044d2:	060a      	lsls	r2, r1, #24
1a0044d4:	d50b      	bpl.n	1a0044ee <_printf_i+0x162>
1a0044d6:	07ca      	lsls	r2, r1, #31
1a0044d8:	bf44      	itt	mi
1a0044da:	f041 0120 	orrmi.w	r1, r1, #32
1a0044de:	6021      	strmi	r1, [r4, #0]
1a0044e0:	b91b      	cbnz	r3, 1a0044ea <_printf_i+0x15e>
1a0044e2:	6822      	ldr	r2, [r4, #0]
1a0044e4:	f022 0220 	bic.w	r2, r2, #32
1a0044e8:	6022      	str	r2, [r4, #0]
1a0044ea:	2210      	movs	r2, #16
1a0044ec:	e7b7      	b.n	1a00445e <_printf_i+0xd2>
1a0044ee:	064d      	lsls	r5, r1, #25
1a0044f0:	bf48      	it	mi
1a0044f2:	b29b      	uxthmi	r3, r3
1a0044f4:	e7ef      	b.n	1a0044d6 <_printf_i+0x14a>
1a0044f6:	4665      	mov	r5, ip
1a0044f8:	fbb3 f1f2 	udiv	r1, r3, r2
1a0044fc:	fb02 3311 	mls	r3, r2, r1, r3
1a004500:	5cc3      	ldrb	r3, [r0, r3]
1a004502:	f805 3d01 	strb.w	r3, [r5, #-1]!
1a004506:	460b      	mov	r3, r1
1a004508:	2900      	cmp	r1, #0
1a00450a:	d1f5      	bne.n	1a0044f8 <_printf_i+0x16c>
1a00450c:	e7b9      	b.n	1a004482 <_printf_i+0xf6>
1a00450e:	6813      	ldr	r3, [r2, #0]
1a004510:	6825      	ldr	r5, [r4, #0]
1a004512:	6961      	ldr	r1, [r4, #20]
1a004514:	1d18      	adds	r0, r3, #4
1a004516:	6010      	str	r0, [r2, #0]
1a004518:	0628      	lsls	r0, r5, #24
1a00451a:	681b      	ldr	r3, [r3, #0]
1a00451c:	d501      	bpl.n	1a004522 <_printf_i+0x196>
1a00451e:	6019      	str	r1, [r3, #0]
1a004520:	e002      	b.n	1a004528 <_printf_i+0x19c>
1a004522:	066a      	lsls	r2, r5, #25
1a004524:	d5fb      	bpl.n	1a00451e <_printf_i+0x192>
1a004526:	8019      	strh	r1, [r3, #0]
1a004528:	2300      	movs	r3, #0
1a00452a:	6123      	str	r3, [r4, #16]
1a00452c:	4665      	mov	r5, ip
1a00452e:	e7b9      	b.n	1a0044a4 <_printf_i+0x118>
1a004530:	6813      	ldr	r3, [r2, #0]
1a004532:	1d19      	adds	r1, r3, #4
1a004534:	6011      	str	r1, [r2, #0]
1a004536:	681d      	ldr	r5, [r3, #0]
1a004538:	6862      	ldr	r2, [r4, #4]
1a00453a:	2100      	movs	r1, #0
1a00453c:	4628      	mov	r0, r5
1a00453e:	f000 f837 	bl	1a0045b0 <memchr>
1a004542:	b108      	cbz	r0, 1a004548 <_printf_i+0x1bc>
1a004544:	1b40      	subs	r0, r0, r5
1a004546:	6060      	str	r0, [r4, #4]
1a004548:	6863      	ldr	r3, [r4, #4]
1a00454a:	6123      	str	r3, [r4, #16]
1a00454c:	2300      	movs	r3, #0
1a00454e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004552:	e7a7      	b.n	1a0044a4 <_printf_i+0x118>
1a004554:	6923      	ldr	r3, [r4, #16]
1a004556:	462a      	mov	r2, r5
1a004558:	4639      	mov	r1, r7
1a00455a:	4630      	mov	r0, r6
1a00455c:	47c0      	blx	r8
1a00455e:	3001      	adds	r0, #1
1a004560:	d0aa      	beq.n	1a0044b8 <_printf_i+0x12c>
1a004562:	6823      	ldr	r3, [r4, #0]
1a004564:	079b      	lsls	r3, r3, #30
1a004566:	d413      	bmi.n	1a004590 <_printf_i+0x204>
1a004568:	68e0      	ldr	r0, [r4, #12]
1a00456a:	9b03      	ldr	r3, [sp, #12]
1a00456c:	4298      	cmp	r0, r3
1a00456e:	bfb8      	it	lt
1a004570:	4618      	movlt	r0, r3
1a004572:	e7a3      	b.n	1a0044bc <_printf_i+0x130>
1a004574:	2301      	movs	r3, #1
1a004576:	464a      	mov	r2, r9
1a004578:	4639      	mov	r1, r7
1a00457a:	4630      	mov	r0, r6
1a00457c:	47c0      	blx	r8
1a00457e:	3001      	adds	r0, #1
1a004580:	d09a      	beq.n	1a0044b8 <_printf_i+0x12c>
1a004582:	3501      	adds	r5, #1
1a004584:	68e3      	ldr	r3, [r4, #12]
1a004586:	9a03      	ldr	r2, [sp, #12]
1a004588:	1a9b      	subs	r3, r3, r2
1a00458a:	42ab      	cmp	r3, r5
1a00458c:	dcf2      	bgt.n	1a004574 <_printf_i+0x1e8>
1a00458e:	e7eb      	b.n	1a004568 <_printf_i+0x1dc>
1a004590:	2500      	movs	r5, #0
1a004592:	f104 0919 	add.w	r9, r4, #25
1a004596:	e7f5      	b.n	1a004584 <_printf_i+0x1f8>
1a004598:	2b00      	cmp	r3, #0
1a00459a:	d1ac      	bne.n	1a0044f6 <_printf_i+0x16a>
1a00459c:	7803      	ldrb	r3, [r0, #0]
1a00459e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a0045a2:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0045a6:	e76c      	b.n	1a004482 <_printf_i+0xf6>
1a0045a8:	1a0049e5 	.word	0x1a0049e5
1a0045ac:	1a0049f6 	.word	0x1a0049f6

1a0045b0 <memchr>:
1a0045b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0045b4:	2a10      	cmp	r2, #16
1a0045b6:	db2b      	blt.n	1a004610 <memchr+0x60>
1a0045b8:	f010 0f07 	tst.w	r0, #7
1a0045bc:	d008      	beq.n	1a0045d0 <memchr+0x20>
1a0045be:	f810 3b01 	ldrb.w	r3, [r0], #1
1a0045c2:	3a01      	subs	r2, #1
1a0045c4:	428b      	cmp	r3, r1
1a0045c6:	d02d      	beq.n	1a004624 <memchr+0x74>
1a0045c8:	f010 0f07 	tst.w	r0, #7
1a0045cc:	b342      	cbz	r2, 1a004620 <memchr+0x70>
1a0045ce:	d1f6      	bne.n	1a0045be <memchr+0xe>
1a0045d0:	b4f0      	push	{r4, r5, r6, r7}
1a0045d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a0045d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a0045da:	f022 0407 	bic.w	r4, r2, #7
1a0045de:	f07f 0700 	mvns.w	r7, #0
1a0045e2:	2300      	movs	r3, #0
1a0045e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a0045e8:	3c08      	subs	r4, #8
1a0045ea:	ea85 0501 	eor.w	r5, r5, r1
1a0045ee:	ea86 0601 	eor.w	r6, r6, r1
1a0045f2:	fa85 f547 	uadd8	r5, r5, r7
1a0045f6:	faa3 f587 	sel	r5, r3, r7
1a0045fa:	fa86 f647 	uadd8	r6, r6, r7
1a0045fe:	faa5 f687 	sel	r6, r5, r7
1a004602:	b98e      	cbnz	r6, 1a004628 <memchr+0x78>
1a004604:	d1ee      	bne.n	1a0045e4 <memchr+0x34>
1a004606:	bcf0      	pop	{r4, r5, r6, r7}
1a004608:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a00460c:	f002 0207 	and.w	r2, r2, #7
1a004610:	b132      	cbz	r2, 1a004620 <memchr+0x70>
1a004612:	f810 3b01 	ldrb.w	r3, [r0], #1
1a004616:	3a01      	subs	r2, #1
1a004618:	ea83 0301 	eor.w	r3, r3, r1
1a00461c:	b113      	cbz	r3, 1a004624 <memchr+0x74>
1a00461e:	d1f8      	bne.n	1a004612 <memchr+0x62>
1a004620:	2000      	movs	r0, #0
1a004622:	4770      	bx	lr
1a004624:	3801      	subs	r0, #1
1a004626:	4770      	bx	lr
1a004628:	2d00      	cmp	r5, #0
1a00462a:	bf06      	itte	eq
1a00462c:	4635      	moveq	r5, r6
1a00462e:	3803      	subeq	r0, #3
1a004630:	3807      	subne	r0, #7
1a004632:	f015 0f01 	tst.w	r5, #1
1a004636:	d107      	bne.n	1a004648 <memchr+0x98>
1a004638:	3001      	adds	r0, #1
1a00463a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a00463e:	bf02      	ittt	eq
1a004640:	3001      	addeq	r0, #1
1a004642:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a004646:	3001      	addeq	r0, #1
1a004648:	bcf0      	pop	{r4, r5, r6, r7}
1a00464a:	3801      	subs	r0, #1
1a00464c:	4770      	bx	lr
1a00464e:	bf00      	nop
1a004650:	63696e49 	.word	0x63696e49
1a004654:	696c6169 	.word	0x696c6169
1a004658:	646e617a 	.word	0x646e617a
1a00465c:	4a50206f 	.word	0x4a50206f
1a004660:	0d434143 	.word	0x0d434143
1a004664:	00000000 	.word	0x00000000
1a004668:	6b736154 	.word	0x6b736154
1a00466c:	00000031 	.word	0x00000031
1a004670:	6b736154 	.word	0x6b736154
1a004674:	ffff0032 	.word	0xffff0032
1a004678:	6c6c6548 	.word	0x6c6c6548
1a00467c:	6f57206f 	.word	0x6f57206f
1a004680:	21646c72 	.word	0x21646c72
1a004684:	25203a20 	.word	0x25203a20
1a004688:	00000a64 	.word	0x00000a64
1a00468c:	72726f42 	.word	0x72726f42
1a004690:	6f646e61 	.word	0x6f646e61
1a004694:	ffff0021 	.word	0xffff0021
1a004698:	454c4449 	.word	0x454c4449
1a00469c:	ffffff00 	.word	0xffffff00
1a0046a0:	51726d54 	.word	0x51726d54
1a0046a4:	ffffff00 	.word	0xffffff00
1a0046a8:	20726d54 	.word	0x20726d54
1a0046ac:	00637653 	.word	0x00637653

1a0046b0 <ExtRateIn>:
1a0046b0:	00000000                                ....

1a0046b4 <GpioButtons>:
1a0046b4:	08000400 09010900                       ........

1a0046bc <GpioLeds>:
1a0046bc:	01050005 0e000205 0c010b01              ............

1a0046c8 <GpioPorts>:
1a0046c8:	03030003 0f050403 05031005 07030603     ................
1a0046d8:	ffff0802                                ....

1a0046dc <OscRateIn>:
1a0046dc:	00b71b00                                ....

1a0046e0 <InitClkStates>:
1a0046e0:	01010f01                                ....

1a0046e4 <pinmuxing>:
1a0046e4:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a0046f4:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a004704:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a004714:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a004724:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a004734:	00d50301 00d50401 00160107 00560207     ..............V.
1a004744:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a004754:	00570206                                ..W.

1a004758 <UART_BClock>:
1a004758:	01a201c2 01620182                       ......b.

1a004760 <UART_PClock>:
1a004760:	00820081 00a200a1 08040201 0f0f0f03     ................
1a004770:	ffff00ff                                ....

1a004774 <periph_to_base>:
1a004774:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a004784:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a004794:	000100e0 01000100 01200003 00060120     .......... . ...
1a0047a4:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a0047b4:	01820013 00120182 01a201a2 01c20011     ................
1a0047c4:	001001c2 01e201e2 0202000f 000e0202     ................
1a0047d4:	02220222 0223000d 001c0223              "."...#.#...

1a0047e0 <InitClkStates>:
1a0047e0:	00010100 00010909 0001090a 01010701     ................
1a0047f0:	00010902 00010906 0101090c 0001090d     ................
1a004800:	0001090e 0001090f 00010910 00010911     ................
1a004810:	00010912 00010913 00011114 00011119     ................
1a004820:	0001111a 0001111b 636b6974 69547265     ........tikcerTi
1a004830:	0072656d                                mer.

1a004834 <gpioPinsInit>:
1a004834:	02000104 00050701 05010d03 04080100     ................
1a004844:	02020002 02000304 00000403 04070002     ................
1a004854:	030c0300 09050402 05040103 04030208     ................
1a004864:	04020305 06040504 0802000c 03000b06     ................
1a004874:	00090607 07060503 060f0504 03030004     ................
1a004884:	02000404 00050404 06040502 04060200     ................
1a004894:	0c050408 05040a04 0003010e 14010a00     ................
1a0048a4:	010f0000 0d000012 00001101 0010010c     ................
1a0048b4:	07070300 000f0300 01000001 00000000     ................
1a0048c4:	000a0600 08060603 06100504 04030005     ................
1a0048d4:	03000106 04090400 04010d05 010b0000     ................
1a0048e4:	0200000f 00000001 00010104 02010800     ................
1a0048f4:	01090000 09010006 05040002 04010200     ................
1a004904:	02020105 02020504 0e00000a 01000b02     ................
1a004914:	000c020b 00040c01 04000200 01020001     ................
1a004924:	02000204 00030402 03070302 070b0300     ................
1a004934:	0c030004 03000507 0006070d 01020e03     ................
1a004944:	04010504 06020006 02000504 00040405     ................
1a004954:	08040402 040c0504 0d050409 05040a04     ................
1a004964:	0005010e ffff0801                       ........

1a00496c <ultrasonicSensorsIrqMap>:
1a00496c:	ff020100                                ....

1a004970 <__sf_fake_stderr>:
	...

1a004990 <__sf_fake_stdin>:
	...

1a0049b0 <__sf_fake_stdout>:
	...

1a0049d0 <_global_impure_ptr>:
1a0049d0:	1000008c 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
1a0049e0:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a0049f0:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a004a00:	64636261 ff006665                       abcdef..
