// Seed: 1952765555
module module_0 (
    output tri  id_0,
    input  wand id_1,
    input  wire id_2
);
  wire id_4;
  assign module_2.type_1 = 0;
  assign module_1.id_5   = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  wand  id_2,
    output tri0  id_3
);
  wand id_5;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  id_6 :
  assert property (@(posedge 1) id_2)
  else $display(1 % id_5, id_5, 1, ~id_1, 1 | id_5, 1, 1'h0);
  assign id_6 = 1;
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    output supply0 id_2,
    input wor id_3,
    output wand id_4,
    input supply1 id_5,
    output uwire id_6,
    input wor id_7
);
  tri id_9 = 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1
  );
endmodule
