{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "FLAGM",
      "FLAGM2"
    ],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256"
    ]
  },
  "Instructions": {
    "add al, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /0",
      "ExpectedArm64ASM": [
        "uxtb w27, w4",
        "add w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "bic w20, w26, w27",
        "rmif x20, #7, #nzcV",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "or al, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x80 /1",
      "ExpectedArm64ASM": [
        "orr w26, w4, #0x1",
        "cmn wzr, w26, lsl #24",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "adc al, 1": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP1 0x80 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add w20, w20, w21",
        "uxtb w27, w4",
        "add w20, w27, w20",
        "bfxil x4, x20, #0, #8",
        "uxtb w26, w20",
        "cmn wzr, w26, lsl #24",
        "mrs x20, nzcv",
        "cmp w26, #0x1 (1)",
        "cset x22, lo",
        "cmp w26, #0x1 (1)",
        "cset x23, ls",
        "cmp x21, #0x1 (1)",
        "csel x21, x23, x22, eq",
        "orr w20, w20, w21, lsl #29",
        "bic w21, w26, w27",
        "msr nzcv, x20",
        "rmif x21, #7, #nzcV"
      ]
    },
    "sbb al, 1": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP1 0x80 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add w20, w20, w21",
        "uxtb w27, w4",
        "sub w20, w27, w20",
        "bfxil x4, x20, #0, #8",
        "uxtb w26, w20",
        "cmn wzr, w26, lsl #24",
        "mrs x20, nzcv",
        "cmp w26, w27",
        "cset x22, hi",
        "cmp w26, w27",
        "cset x23, hs",
        "cmp x21, #0x1 (1)",
        "csel x21, x23, x22, eq",
        "orr w20, w20, w21, lsl #29",
        "bic w21, w27, w26",
        "msr nzcv, x20",
        "rmif x21, #7, #nzcV"
      ]
    },
    "and al, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x80 /4",
      "ExpectedArm64ASM": [
        "and w26, w4, #0x1",
        "cmn wzr, w26, lsl #24",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "sub al, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /5",
      "ExpectedArm64ASM": [
        "uxtb w27, w4",
        "sub w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "bic w20, w27, w26",
        "rmif x20, #7, #nzcV",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "xor al, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x80 /6",
      "ExpectedArm64ASM": [
        "eor w26, w4, #0x1",
        "cmn wzr, w26, lsl #24",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "cmp al, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x80 /7",
      "ExpectedArm64ASM": [
        "uxtb w27, w4",
        "sub w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "bic w20, w27, w26",
        "rmif x20, #7, #nzcV"
      ]
    },
    "add al, -1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x80 /0",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "add w26, w20, #0xff (255)",
        "eor w27, w20, #0xff",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "bic w20, w20, w26",
        "rmif x20, #7, #nzcV",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "or al, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x80 /1",
      "ExpectedArm64ASM": [
        "orr w26, w4, #0xff",
        "cmn wzr, w26, lsl #24",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "adc al, -1": {
      "ExpectedInstructionCount": 20,
      "Comment": "GROUP1 0x80 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "cset w21, hs",
        "add w20, w20, w21",
        "uxtb w22, w4",
        "add w20, w22, w20",
        "bfxil x4, x20, #0, #8",
        "uxtb w26, w20",
        "eor w27, w22, #0xff",
        "cmn wzr, w26, lsl #24",
        "mrs x20, nzcv",
        "cmp w26, #0xff (255)",
        "cset x23, lo",
        "cmp w26, #0xff (255)",
        "cset x24, ls",
        "cmp x21, #0x1 (1)",
        "csel x21, x24, x23, eq",
        "orr w20, w20, w21, lsl #29",
        "bic w21, w22, w26",
        "msr nzcv, x20",
        "rmif x21, #7, #nzcV"
      ]
    },
    "sbb al, -1": {
      "ExpectedInstructionCount": 20,
      "Comment": "GROUP1 0x80 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "cset w21, hs",
        "add w20, w20, w21",
        "uxtb w22, w4",
        "sub w20, w22, w20",
        "bfxil x4, x20, #0, #8",
        "uxtb w26, w20",
        "eor w27, w22, #0xff",
        "cmn wzr, w26, lsl #24",
        "mrs x20, nzcv",
        "cmp w26, w22",
        "cset x23, hi",
        "cmp w26, w22",
        "cset x24, hs",
        "cmp x21, #0x1 (1)",
        "csel x21, x24, x23, eq",
        "orr w20, w20, w21, lsl #29",
        "bic w21, w26, w22",
        "msr nzcv, x20",
        "rmif x21, #7, #nzcV"
      ]
    },
    "and al, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x80 /4",
      "ExpectedArm64ASM": [
        "and w26, w4, #0xff",
        "cmn wzr, w26, lsl #24",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "sub al, -1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x80 /5",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "sub w26, w20, #0xff (255)",
        "eor w27, w20, #0xff",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "bic w20, w26, w20",
        "rmif x20, #7, #nzcV",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "xor al, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x80 /6",
      "ExpectedArm64ASM": [
        "eor w26, w4, #0xff",
        "cmn wzr, w26, lsl #24",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "cmp al, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /7",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "sub w26, w20, #0xff (255)",
        "eor w27, w20, #0xff",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "bic w20, w26, w20",
        "rmif x20, #7, #nzcV"
      ]
    },
    "add ax, 256": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "uxth w27, w4",
        "add w26, w27, #0x100 (256)",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "bic w20, w26, w27",
        "rmif x20, #15, #nzcV",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "add eax, 256": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "adds w26, w27, #0x100 (256)",
        "mov x4, x26"
      ]
    },
    "add rax, 256": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "adds x26, x27, #0x100 (256)",
        "mov x4, x26"
      ]
    },
    "or eax, 256": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "orr w26, w4, #0x100",
        "tst w26, w26",
        "mov x4, x26"
      ]
    },
    "or rax, 256": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "orr x26, x4, #0x100",
        "tst x26, x26",
        "mov x4, x26"
      ]
    },
    "adc eax, 256": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w27, w4",
        "add w4, w27, w21",
        "mov x26, x4",
        "adcs wzr, w27, w20"
      ]
    },
    "adc rax, 256": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "cset w21, hs",
        "add x21, x20, x21",
        "mov x27, x4",
        "add x4, x27, x21",
        "mov x26, x4",
        "adcs xzr, x27, x20"
      ]
    },
    "sbb eax, 256": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w27, w4",
        "sub w4, w27, w21",
        "mov x26, x4",
        "cfinv",
        "sbcs wzr, w27, w20",
        "cfinv"
      ]
    },
    "sbb rax, 256": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "cset w21, hs",
        "add x21, x20, x21",
        "mov x27, x4",
        "sub x4, x27, x21",
        "mov x26, x4",
        "cfinv",
        "sbcs xzr, x27, x20",
        "cfinv"
      ]
    },
    "and eax, 256": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "ands w26, w4, #0x100",
        "mov x4, x26"
      ]
    },
    "and rax, 256": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "ands x26, x4, #0x100",
        "mov x4, x26"
      ]
    },
    "sub eax, 256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "subs w26, w27, #0x100 (256)",
        "cfinv",
        "mov x4, x26"
      ]
    },
    "sub rax, 256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "subs x26, x27, #0x100 (256)",
        "cfinv",
        "mov x4, x26"
      ]
    },
    "xor eax, 256": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "eor w26, w4, #0x100",
        "tst w26, w26",
        "mov x4, x26"
      ]
    },
    "xor rax, 256": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "eor x26, x4, #0x100",
        "tst x26, x26",
        "mov x4, x26"
      ]
    },
    "cmp eax, 256": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x81 /7",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "subs w26, w27, #0x100 (256)",
        "cfinv"
      ]
    },
    "cmp rax, 256": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x81 /7",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "subs x26, x27, #0x100 (256)",
        "cfinv"
      ]
    },
    "add ax, -256": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xff00",
        "uxth w27, w4",
        "add w26, w27, w20",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "bic w20, w27, w26",
        "rmif x20, #15, #nzcV",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "add eax, -256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "mov x27, x4",
        "adds w26, w27, w20",
        "mov x4, x26"
      ]
    },
    "add rax, -256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffff00",
        "mov x27, x4",
        "adds x26, x27, x20",
        "mov x4, x26"
      ]
    },
    "or eax, -256": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "orr w26, w4, #0xffffff00",
        "tst w26, w26",
        "mov x4, x26"
      ]
    },
    "or rax, -256": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "orr x26, x4, #0xffffffffffffff00",
        "tst x26, x26",
        "mov x4, x26"
      ]
    },
    "adc eax, -256": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w27, w4",
        "add w4, w27, w21",
        "mov x26, x4",
        "adcs wzr, w27, w20"
      ]
    },
    "adc rax, -256": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffff00",
        "cset w21, hs",
        "add x21, x20, x21",
        "mov x27, x4",
        "add x4, x27, x21",
        "mov x26, x4",
        "adcs xzr, x27, x20"
      ]
    },
    "sbb eax, -256": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w27, w4",
        "sub w4, w27, w21",
        "mov x26, x4",
        "cfinv",
        "sbcs wzr, w27, w20",
        "cfinv"
      ]
    },
    "sbb rax, -256": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffff00",
        "cset w21, hs",
        "add x21, x20, x21",
        "mov x27, x4",
        "sub x4, x27, x21",
        "mov x26, x4",
        "cfinv",
        "sbcs xzr, x27, x20",
        "cfinv"
      ]
    },
    "and eax, -256": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "ands w26, w4, #0xffffff00",
        "mov x4, x26"
      ]
    },
    "and rax, -256": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "ands x26, x4, #0xffffffffffffff00",
        "mov x4, x26"
      ]
    },
    "sub eax, -256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "mov x27, x4",
        "subs w26, w27, w20",
        "cfinv",
        "mov x4, x26"
      ]
    },
    "sub rax, -256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffff00",
        "mov x27, x4",
        "subs x26, x27, x20",
        "cfinv",
        "mov x4, x26"
      ]
    },
    "xor eax, -256": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "eor w26, w4, #0xffffff00",
        "tst w26, w26",
        "mov x4, x26"
      ]
    },
    "xor rax, -256": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "eor x26, x4, #0xffffffffffffff00",
        "tst x26, x26",
        "mov x4, x26"
      ]
    },
    "cmp eax, -256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /7",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "mov x27, x4",
        "subs w26, w27, w20",
        "cfinv"
      ]
    },
    "cmp rax, -256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /7",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffff00",
        "mov x27, x4",
        "subs x26, x27, x20",
        "cfinv"
      ]
    },
    "add ax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "uxth w27, w4",
        "add w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "bic w20, w26, w27",
        "rmif x20, #15, #nzcV",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "add eax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "adds w26, w27, #0x1 (1)",
        "mov x4, x26"
      ]
    },
    "add rax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "adds x26, x27, #0x1 (1)",
        "mov x4, x26"
      ]
    },
    "or eax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x83 /1",
      "ExpectedArm64ASM": [
        "orr w26, w4, #0x1",
        "tst w26, w26",
        "mov x4, x26"
      ]
    },
    "or rax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x83 /1",
      "ExpectedArm64ASM": [
        "orr x26, x4, #0x1",
        "tst x26, x26",
        "mov x4, x26"
      ]
    },
    "adc eax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w27, w4",
        "add w4, w27, w21",
        "mov x26, x4",
        "adcs wzr, w27, w20"
      ]
    },
    "adc rax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add x21, x20, x21",
        "mov x27, x4",
        "add x4, x27, x21",
        "mov x26, x4",
        "adcs xzr, x27, x20"
      ]
    },
    "sbb eax, 1": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w27, w4",
        "sub w4, w27, w21",
        "mov x26, x4",
        "cfinv",
        "sbcs wzr, w27, w20",
        "cfinv"
      ]
    },
    "sbb rax, 1": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add x21, x20, x21",
        "mov x27, x4",
        "sub x4, x27, x21",
        "mov x26, x4",
        "cfinv",
        "sbcs xzr, x27, x20",
        "cfinv"
      ]
    },
    "and eax, 1": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "ands w26, w4, #0x1",
        "mov x4, x26"
      ]
    },
    "and rax, 1": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "ands x26, x4, #0x1",
        "mov x4, x26"
      ]
    },
    "sub eax, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "subs w26, w27, #0x1 (1)",
        "cfinv",
        "mov x4, x26"
      ]
    },
    "sub rax, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "subs x26, x27, #0x1 (1)",
        "cfinv",
        "mov x4, x26"
      ]
    },
    "xor eax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "eor w26, w4, #0x1",
        "tst w26, w26",
        "mov x4, x26"
      ]
    },
    "xor rax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "eor x26, x4, #0x1",
        "tst x26, x26",
        "mov x4, x26"
      ]
    },
    "cmp eax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x83 /7",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "subs w26, w27, #0x1 (1)",
        "cfinv"
      ]
    },
    "cmp rax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x83 /7",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "subs x26, x27, #0x1 (1)",
        "cfinv"
      ]
    },
    "add ax, -1": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "uxth w21, w4",
        "add w26, w21, w20",
        "eor w27, w21, #0xffff",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "bic w20, w21, w26",
        "rmif x20, #15, #nzcV",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "add eax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "adds w26, w4, w20",
        "eor w27, w4, w20",
        "mov x4, x26"
      ]
    },
    "add rax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "adds x26, x4, x20",
        "eor x27, x4, x20",
        "mov x4, x26"
      ]
    },
    "or eax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /-1",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "orr w26, w4, w20",
        "tst w26, w26",
        "mov x4, x26"
      ]
    },
    "or rax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /-1",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "orr x26, x4, x20",
        "tst x26, x26",
        "mov x4, x26"
      ]
    },
    "adc eax, -1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w22, w4",
        "add w4, w22, w21",
        "eor w27, w22, w20",
        "mov x26, x4",
        "adcs wzr, w22, w20"
      ]
    },
    "adc rax, -1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "cset w21, hs",
        "add x21, x20, x21",
        "mov x22, x4",
        "add x4, x22, x21",
        "eor x27, x22, x20",
        "mov x26, x4",
        "adcs xzr, x22, x20"
      ]
    },
    "sbb eax, -1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w22, w4",
        "sub w4, w22, w21",
        "eor w27, w22, w20",
        "mov x26, x4",
        "cfinv",
        "sbcs wzr, w22, w20",
        "cfinv"
      ]
    },
    "sbb rax, -1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "cset w21, hs",
        "add x21, x20, x21",
        "mov x22, x4",
        "sub x4, x22, x21",
        "eor x27, x22, x20",
        "mov x26, x4",
        "cfinv",
        "sbcs xzr, x22, x20",
        "cfinv"
      ]
    },
    "and eax, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "ands w26, w4, w20",
        "mov x4, x26"
      ]
    },
    "and rax, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "ands x26, x4, x20",
        "mov x4, x26"
      ]
    },
    "sub eax, -1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "subs w26, w4, w20",
        "eor w27, w4, w20",
        "cfinv",
        "mov x4, x26"
      ]
    },
    "sub rax, -1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "subs x26, x4, x20",
        "eor x27, x4, x20",
        "cfinv",
        "mov x4, x26"
      ]
    },
    "xor eax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "eor w26, w4, w20",
        "tst w26, w26",
        "mov x4, x26"
      ]
    },
    "xor rax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "eor x26, x4, x20",
        "tst x26, x26",
        "mov x4, x26"
      ]
    },
    "cmp eax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /7",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "subs w26, w4, w20",
        "eor w27, w4, w20",
        "cfinv"
      ]
    },
    "cmp rax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /7",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "subs x26, x4, x20",
        "eor x27, x4, x20",
        "cfinv"
      ]
    },
    "rol al, 2": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xC0 /0",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "bfi w20, w20, #8, #8",
        "bfi w20, w20, #16, #16",
        "ror w20, w20, #30",
        "bfxil x4, x20, #0, #8",
        "rmif x20, #63, #nzCv"
      ]
    },
    "ror al, 2": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xC0 /1",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "bfi w20, w20, #8, #8",
        "ror w20, w20, #2",
        "bfxil x4, x20, #0, #8",
        "rmif x20, #6, #nzCv"
      ]
    },
    "rcl al, 2": {
      "ExpectedInstructionCount": 31,
      "Comment": "GROUP2 0xC0 /2",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "mov w21, #0x0",
        "cset w22, hs",
        "mov w23, #0x2",
        "bfi x21, x20, #55, #8",
        "bfi x21, x22, #63, #1",
        "bfi x21, x20, #46, #8",
        "bfi x21, x22, #54, #1",
        "bfi x21, x20, #37, #8",
        "bfi x21, x22, #45, #1",
        "bfi x21, x20, #28, #8",
        "bfi x21, x22, #36, #1",
        "bfi x21, x20, #19, #8",
        "bfi x21, x22, #27, #1",
        "mov x0, x21",
        "bfxil x0, x20, #0, #8",
        "mov x20, x0",
        "ror x21, x20, #62",
        "bfxil x4, x21, #0, #8",
        "ror x20, x20, #61",
        "ubfx x20, x20, #0, #1",
        "mrs x24, nzcv",
        "cmp x23, #0x1 (1)",
        "csel x22, x20, x22, hs",
        "msr nzcv, x24",
        "rmif x22, #63, #nzCv",
        "ubfx x21, x21, #7, #1",
        "eor x20, x21, x20",
        "mrs x21, nzcv",
        "msr nzcv, x21",
        "rmif x20, #0, #nzcV"
      ]
    },
    "rcr al, 2": {
      "ExpectedInstructionCount": 20,
      "Comment": "GROUP2 0xC0 /3",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "cset w21, hs",
        "mov w22, #0x2",
        "bfi x20, x21, #8, #1",
        "bfi x20, x20, #9, #9",
        "bfi x20, x20, #18, #18",
        "bfi x20, x20, #36, #9",
        "lsr x23, x20, #2",
        "bfxil x4, x23, #0, #8",
        "lsr x20, x20, #1",
        "ubfx x20, x20, #0, #1",
        "mrs x24, nzcv",
        "cmp w22, #0x1 (1)",
        "csel x20, x20, x21, hs",
        "msr nzcv, x24",
        "rmif x20, #63, #nzCv",
        "ubfx x20, x23, #7, #1",
        "ubfx x21, x23, #6, #1",
        "eor x20, x20, x21",
        "rmif x20, #0, #nzcV"
      ]
    },
    "shl al, 2": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xC0 /4",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "lsl w26, w20, #2",
        "bfxil x4, x26, #0, #8",
        "cmn wzr, w26, lsl #24",
        "rmif x20, #5, #nzCv"
      ]
    },
    "shr al, 2": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xC0 /5",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "lsr w26, w20, #2",
        "bfxil x4, x26, #0, #8",
        "cset w21, vs",
        "cmn wzr, w26, lsl #24",
        "rmif x20, #0, #nzCv",
        "rmif x21, #0, #nzcV"
      ]
    },
    "sar al, 2": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xC0 /7",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "sxtb x20, w20",
        "asr x26, x20, #2",
        "bfxil x4, x26, #0, #8",
        "cmn wzr, w26, lsl #24",
        "rmif x20, #0, #nzCv"
      ]
    },
    "rol ax, 2": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xC1 /0",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "bfi w20, w20, #16, #16",
        "ror w20, w20, #30",
        "bfxil x4, x20, #0, #16",
        "rmif x20, #63, #nzCv"
      ]
    },
    "rol eax, 2": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xC1 /0",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "ror w4, w20, #30",
        "rmif x4, #63, #nzCv"
      ]
    },
    "rol rax, 2": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP2 0xC1 /0",
      "ExpectedArm64ASM": [
        "ror x4, x4, #62",
        "rmif x4, #63, #nzCv"
      ]
    },
    "ror ax, 2": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xC1 /1",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "bfi w20, w20, #16, #16",
        "ror w20, w20, #2",
        "bfxil x4, x20, #0, #16",
        "rmif x20, #14, #nzCv"
      ]
    },
    "ror eax, 2": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xC1 /1",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "ror w4, w20, #2",
        "rmif x4, #30, #nzCv"
      ]
    },
    "ror rax, 2": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP2 0xC1 /1",
      "ExpectedArm64ASM": [
        "ror x4, x4, #2",
        "rmif x4, #62, #nzCv"
      ]
    },
    "rcl ax, 2": {
      "ExpectedInstructionCount": 27,
      "Comment": "GROUP2 0xC1 /2",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "mov w21, #0x0",
        "cset w22, hs",
        "mov w23, #0x2",
        "bfi x21, x20, #47, #16",
        "bfi x21, x22, #63, #1",
        "bfi x21, x20, #30, #16",
        "bfi x21, x22, #46, #1",
        "bfi x21, x20, #13, #16",
        "bfi x21, x22, #29, #1",
        "mov x0, x21",
        "bfxil x0, x20, #0, #16",
        "mov x20, x0",
        "ror x21, x20, #62",
        "bfxil x4, x21, #0, #16",
        "ror x20, x20, #61",
        "ubfx x20, x20, #0, #1",
        "mrs x24, nzcv",
        "cmp x23, #0x1 (1)",
        "csel x22, x20, x22, hs",
        "msr nzcv, x24",
        "rmif x22, #63, #nzCv",
        "ubfx x21, x21, #15, #1",
        "eor x20, x21, x20",
        "mrs x21, nzcv",
        "msr nzcv, x21",
        "rmif x20, #0, #nzcV"
      ]
    },
    "rcl eax, 2": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xC1 /2",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "mov w21, w4",
        "lsl w22, w21, #2",
        "orr w22, w22, w21, lsr #31",
        "rmif x21, #29, #nzCv",
        "orr w4, w22, w20, lsl #1"
      ]
    },
    "rcl rax, 2": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xC1 /2",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "lsl x21, x4, #2",
        "orr x21, x21, x4, lsr #63",
        "rmif x4, #61, #nzCv",
        "orr x4, x21, x20, lsl #1"
      ]
    },
    "rcr ax, 2": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP2 0xC1 /3",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "cset w21, hs",
        "mov w22, #0x2",
        "bfi x20, x21, #16, #1",
        "bfi x20, x20, #17, #17",
        "bfi x20, x20, #34, #17",
        "lsr x23, x20, #2",
        "bfxil x4, x23, #0, #16",
        "lsr x20, x20, #1",
        "ubfx x20, x20, #0, #1",
        "mrs x24, nzcv",
        "cmp w22, #0x1 (1)",
        "csel x20, x20, x21, hs",
        "msr nzcv, x24",
        "rmif x20, #63, #nzCv",
        "ubfx x20, x23, #15, #1",
        "ubfx x21, x23, #14, #1",
        "eor x20, x20, x21",
        "rmif x20, #0, #nzcV"
      ]
    },
    "rcr eax, 2": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xC1 /3",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "mov w21, w4",
        "lsr w22, w21, #2",
        "orr w22, w22, w21, lsl #31",
        "rmif x21, #0, #nzCv",
        "orr w4, w22, w20, lsl #30"
      ]
    },
    "rcr rax, 2": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xC1 /3",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "lsr x21, x4, #2",
        "orr x21, x21, x4, lsl #63",
        "rmif x4, #0, #nzCv",
        "orr x4, x21, x20, lsl #62"
      ]
    },
    "shl ax, 2": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xC1 /4",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "lsl w26, w20, #2",
        "bfxil x4, x26, #0, #16",
        "cmn wzr, w26, lsl #16",
        "rmif x20, #13, #nzCv"
      ]
    },
    "shl eax, 2": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xC1 /4",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "lsl w4, w20, #2",
        "tst w4, w4",
        "rmif x20, #29, #nzCv",
        "mov x26, x4"
      ]
    },
    "shl rax, 2": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xC1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsl x4, x20, #2",
        "tst x4, x4",
        "rmif x20, #61, #nzCv",
        "mov x26, x4"
      ]
    },
    "shr ax, 2": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xC1 /5",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "lsr w26, w20, #2",
        "bfxil x4, x26, #0, #16",
        "cset w21, vs",
        "cmn wzr, w26, lsl #16",
        "rmif x20, #0, #nzCv",
        "rmif x21, #0, #nzcV"
      ]
    },
    "shr eax, 2": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xC1 /5",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "lsr w4, w20, #2",
        "cset w21, vs",
        "tst w4, w4",
        "rmif x20, #0, #nzCv",
        "mov x26, x4",
        "rmif x21, #0, #nzcV"
      ]
    },
    "shr rax, 2": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xC1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsr x4, x20, #2",
        "cset w21, vs",
        "tst x4, x4",
        "rmif x20, #0, #nzCv",
        "mov x26, x4",
        "rmif x21, #0, #nzcV"
      ]
    },
    "sar ax, 2": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xC1 /7",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "sxth x20, w20",
        "asr x26, x20, #2",
        "bfxil x4, x26, #0, #16",
        "cmn wzr, w26, lsl #16",
        "rmif x20, #0, #nzCv"
      ]
    },
    "sar eax, 2": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xC1 /7",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "asr w4, w20, #2",
        "tst w4, w4",
        "rmif x20, #0, #nzCv",
        "mov x26, x4"
      ]
    },
    "sar rax, 2": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xC1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "asr x4, x20, #2",
        "tst x4, x4",
        "rmif x20, #0, #nzCv",
        "mov x26, x4"
      ]
    },
    "rol al, 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xd0 /0",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "bfi w20, w20, #8, #8",
        "bfi w20, w20, #16, #16",
        "ror w20, w20, #31",
        "bfxil x4, x20, #0, #8",
        "rmif x20, #63, #nzCv",
        "eor w20, w20, w20, lsr #7",
        "rmif x20, #0, #nzcV"
      ]
    },
    "ror al, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xd0 /1",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "bfi w20, w20, #8, #8",
        "ror w20, w20, #1",
        "bfxil x4, x20, #0, #8",
        "rmif x20, #6, #nzCv",
        "eor w20, w20, w20, lsr #1",
        "rmif x20, #6, #nzcV"
      ]
    },
    "rcl al, 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xd0 /2",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "cset w21, hs",
        "lsl w22, w20, #1",
        "orr w21, w22, w21",
        "bfxil x4, x21, #0, #8",
        "rmif x20, #6, #nzCv",
        "eor w20, w21, w20",
        "rmif x20, #7, #nzcV"
      ]
    },
    "rcr al, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd0 /3",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "cset w21, hs",
        "rmif x20, #63, #nzCv",
        "ubfx w20, w20, #1, #7",
        "bfi w20, w21, #7, #1",
        "bfxil x4, x20, #0, #8",
        "ubfx w21, w20, #7, #1",
        "ubfx w20, w20, #6, #1",
        "eor w20, w21, w20",
        "rmif x20, #0, #nzcV"
      ]
    },
    "shl al, 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xd0 /4",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "lsl w21, w20, #1",
        "bfxil x4, x21, #0, #8",
        "uxtb w26, w21",
        "cmn wzr, w26, lsl #24",
        "rmif x20, #6, #nzCv",
        "eor w20, w26, w20",
        "rmif x20, #7, #nzcV"
      ]
    },
    "shr al, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xd0 /5",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "lsr w26, w20, #1",
        "bfxil x4, x26, #0, #8",
        "cmn wzr, w26, lsl #24",
        "rmif x20, #63, #nzCv",
        "rmif x20, #7, #nzcV"
      ]
    },
    "sar al, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xd0 /7",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "sxtb x20, w20",
        "asr w26, w20, #1",
        "bfxil x4, x26, #0, #8",
        "cmn wzr, w26, lsl #24",
        "rmif x20, #63, #nzCv"
      ]
    },
    "rol ax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xd1 /0",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "bfi w20, w20, #16, #16",
        "ror w20, w20, #31",
        "bfxil x4, x20, #0, #16",
        "rmif x20, #63, #nzCv",
        "eor w20, w20, w20, lsr #15",
        "rmif x20, #0, #nzcV"
      ]
    },
    "rol eax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xd1 /0",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "ror w4, w20, #31",
        "rmif x4, #63, #nzCv",
        "eor w20, w4, w4, lsr #31",
        "rmif x20, #0, #nzcV"
      ]
    },
    "rol rax, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP2 0xd1 /0",
      "ExpectedArm64ASM": [
        "ror x4, x4, #63",
        "rmif x4, #63, #nzCv",
        "eor x20, x4, x4, lsr #63",
        "rmif x20, #0, #nzcV"
      ]
    },
    "ror ax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xd1 /1",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "bfi w20, w20, #16, #16",
        "ror w20, w20, #1",
        "bfxil x4, x20, #0, #16",
        "rmif x20, #14, #nzCv",
        "eor w20, w20, w20, lsr #1",
        "rmif x20, #14, #nzcV"
      ]
    },
    "ror eax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xd1 /1",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "ror w4, w20, #1",
        "rmif x4, #30, #nzCv",
        "eor w20, w4, w4, lsr #1",
        "rmif x20, #30, #nzcV"
      ]
    },
    "ror rax, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP2 0xd1 /1",
      "ExpectedArm64ASM": [
        "ror x4, x4, #1",
        "rmif x4, #62, #nzCv",
        "eor x20, x4, x4, lsr #1",
        "rmif x20, #62, #nzcV"
      ]
    },
    "rcl ax, 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xd1 /2",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "cset w21, hs",
        "lsl w22, w20, #1",
        "orr w21, w22, w21",
        "bfxil x4, x21, #0, #16",
        "rmif x20, #14, #nzCv",
        "eor w20, w21, w20",
        "rmif x20, #15, #nzcV"
      ]
    },
    "rcl eax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xd1 /2",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "cset w21, hs",
        "lsl w22, w20, #1",
        "orr w4, w22, w21",
        "rmif x20, #30, #nzCv",
        "eor w20, w4, w20",
        "rmif x20, #31, #nzcV"
      ]
    },
    "rcl rax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xd1 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "lsl x22, x20, #1",
        "orr x4, x22, x21",
        "rmif x20, #62, #nzCv",
        "eor x20, x4, x20",
        "rmif x20, #63, #nzcV"
      ]
    },
    "rcr ax, 1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd1 /3",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "cset w21, hs",
        "ubfx w22, w20, #1, #15",
        "lsl w21, w21, #15",
        "orr w21, w22, w21",
        "bfxil x4, x21, #0, #16",
        "rmif x20, #63, #nzCv",
        "ubfx w20, w21, #15, #1",
        "ubfx w21, w21, #14, #1",
        "eor w20, w20, w21",
        "rmif x20, #0, #nzcV"
      ]
    },
    "rcr eax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xd1 /3",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "cset w21, hs",
        "extr w4, w21, w20, #1",
        "rmif x20, #63, #nzCv",
        "eor w20, w4, w4, lsr #1",
        "rmif x20, #30, #nzcV"
      ]
    },
    "rcr rax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xd1 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "extr x4, x21, x20, #1",
        "rmif x20, #63, #nzCv",
        "eor x20, x4, x4, lsr #1",
        "rmif x20, #62, #nzcV"
      ]
    },
    "shl ax, 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xd1 /4",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "lsl w21, w20, #1",
        "bfxil x4, x21, #0, #16",
        "uxth w26, w21",
        "cmn wzr, w26, lsl #16",
        "rmif x20, #14, #nzCv",
        "eor w20, w26, w20",
        "rmif x20, #15, #nzcV"
      ]
    },
    "shl eax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xd1 /4",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "lsl w4, w20, #1",
        "tst w4, w4",
        "rmif x20, #30, #nzCv",
        "mov x26, x4",
        "eor w20, w4, w20",
        "rmif x20, #31, #nzcV"
      ]
    },
    "shl rax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xd1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsl x4, x20, #1",
        "tst x4, x4",
        "rmif x20, #62, #nzCv",
        "mov x26, x4",
        "eor x20, x4, x20",
        "rmif x20, #63, #nzcV"
      ]
    },
    "shr ax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xd1 /5",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "lsr w26, w20, #1",
        "bfxil x4, x26, #0, #16",
        "cmn wzr, w26, lsl #16",
        "rmif x20, #63, #nzCv",
        "rmif x20, #15, #nzcV"
      ]
    },
    "shr eax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xd1 /5",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "lsr w4, w20, #1",
        "tst w4, w4",
        "rmif x20, #63, #nzCv",
        "mov x26, x4",
        "rmif x20, #31, #nzcV"
      ]
    },
    "shr rax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xd1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsr x4, x20, #1",
        "tst x4, x4",
        "rmif x20, #63, #nzCv",
        "mov x26, x4",
        "rmif x20, #63, #nzcV"
      ]
    },
    "sar ax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xd1 /7",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "sxth x20, w20",
        "asr w26, w20, #1",
        "bfxil x4, x26, #0, #16",
        "cmn wzr, w26, lsl #16",
        "rmif x20, #63, #nzCv"
      ]
    },
    "sar eax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xd1 /7",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "asr w4, w20, #1",
        "tst w4, w4",
        "rmif x20, #63, #nzCv",
        "mov x26, x4"
      ]
    },
    "sar rax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xd1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "asr x4, x20, #1",
        "tst x4, x4",
        "rmif x20, #63, #nzCv",
        "mov x26, x4"
      ]
    },
    "rol al, cl": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP2 0xd2 /0",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "uxtb w21, w5",
        "and w21, w21, #0x1f",
        "bfi w20, w20, #8, #8",
        "bfi w20, w20, #16, #16",
        "mov w22, #0x20",
        "sub w22, w22, w21",
        "ror w20, w20, w22",
        "bfxil x4, x20, #0, #8",
        "cbz x21, #+0x10",
        "rmif x20, #63, #nzCv",
        "eor w20, w20, w20, lsr #7",
        "rmif x20, #0, #nzcV"
      ]
    },
    "ror al, cl": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd2 /1",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "uxtb w21, w5",
        "and w21, w21, #0x1f",
        "bfi w20, w20, #8, #8",
        "bfi w20, w20, #16, #16",
        "ror w20, w20, w21",
        "bfxil x4, x20, #0, #8",
        "cbz x21, #+0x10",
        "rmif x20, #6, #nzCv",
        "eor w20, w20, w20, lsr #1",
        "rmif x20, #6, #nzcV"
      ]
    },
    "rcl al, cl": {
      "ExpectedInstructionCount": 39,
      "Comment": "GROUP2 0xd2 /2",
      "ExpectedArm64ASM": [
        "uxtb w20, w5",
        "uxtb w21, w4",
        "mov w22, #0x0",
        "cset w23, hs",
        "and w20, w20, #0x1f",
        "bfi x22, x21, #55, #8",
        "bfi x22, x23, #63, #1",
        "bfi x22, x21, #46, #8",
        "bfi x22, x23, #54, #1",
        "bfi x22, x21, #37, #8",
        "bfi x22, x23, #45, #1",
        "bfi x22, x21, #28, #8",
        "bfi x22, x23, #36, #1",
        "bfi x22, x21, #19, #8",
        "bfi x22, x23, #27, #1",
        "mov x0, x22",
        "bfxil x0, x21, #0, #8",
        "mov x21, x0",
        "mov w22, #0x40",
        "sub w22, w22, w20",
        "ror x22, x21, x22",
        "bfxil x4, x22, #0, #8",
        "mov w24, #0x3f",
        "sub x24, x24, x20",
        "ror x21, x21, x24",
        "ubfx x21, x21, #0, #1",
        "mrs x24, nzcv",
        "cmp x20, #0x1 (1)",
        "csel x23, x21, x23, hs",
        "msr nzcv, x24",
        "rmif x23, #63, #nzCv",
        "cset w23, vs",
        "ubfx x22, x22, #7, #1",
        "eor x21, x22, x21",
        "mrs x22, nzcv",
        "cmp x20, #0x0 (0)",
        "csel x20, x23, x21, eq",
        "msr nzcv, x22",
        "rmif x20, #0, #nzcV"
      ]
    },
    "rcr al, cl": {
      "ExpectedInstructionCount": 22,
      "Comment": "GROUP2 0xd2 /3",
      "ExpectedArm64ASM": [
        "uxtb w20, w5",
        "uxtb w21, w4",
        "cset w22, hs",
        "and w20, w20, #0x1f",
        "bfi x21, x22, #8, #1",
        "bfi x21, x21, #9, #9",
        "bfi x21, x21, #18, #18",
        "bfi x21, x21, #36, #9",
        "lsr x23, x21, x20",
        "bfxil x4, x23, #0, #8",
        "sub w24, w20, #0x1 (1)",
        "lsr x21, x21, x24",
        "ubfx x21, x21, #0, #1",
        "mrs x24, nzcv",
        "cmp w20, #0x1 (1)",
        "csel x20, x21, x22, hs",
        "msr nzcv, x24",
        "rmif x20, #63, #nzCv",
        "ubfx x20, x23, #7, #1",
        "ubfx x21, x23, #6, #1",
        "eor x20, x20, x21",
        "rmif x20, #0, #nzcV"
      ]
    },
    "shl al, cl": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xd2 /4",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "uxtb w21, w5",
        "lsl w22, w20, w21",
        "bfxil x4, x22, #0, #8",
        "uxtb w22, w22",
        "cbz x21, #+0x24",
        "cmn wzr, w22, lsl #24",
        "mov w23, #0x8",
        "sub w21, w23, w21",
        "lsr w21, w20, w21",
        "rmif x21, #63, #nzCv",
        "mov x26, x22",
        "eor w20, w20, w22",
        "rmif x20, #7, #nzcV"
      ]
    },
    "shr al, cl": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xd2 /5",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "uxtb w21, w5",
        "lsr w22, w20, w21",
        "bfxil x4, x22, #0, #8",
        "cbz x21, #+0x20",
        "cmn wzr, w22, lsl #24",
        "sub x21, x21, #0x1 (1)",
        "lsr w21, w20, w21",
        "rmif x21, #63, #nzCv",
        "mov x26, x22",
        "eor w20, w20, w22",
        "rmif x20, #7, #nzcV"
      ]
    },
    "sar al, cl": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd2 /7",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "uxtb w21, w5",
        "sxtb x20, w20",
        "asr w22, w20, w21",
        "bfxil x4, x22, #0, #8",
        "cbz x21, #+0x18",
        "cmn wzr, w22, lsl #24",
        "sub x21, x21, #0x1 (1)",
        "lsr x20, x20, x21",
        "rmif x20, #63, #nzCv",
        "mov x26, x22"
      ]
    },
    "rol ax, cl": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xd3 /0",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "uxth w21, w5",
        "and w21, w21, #0x1f",
        "bfi w20, w20, #16, #16",
        "mov w22, #0x20",
        "sub w22, w22, w21",
        "ror w20, w20, w22",
        "bfxil x4, x20, #0, #16",
        "cbz x21, #+0x10",
        "rmif x20, #63, #nzCv",
        "eor w20, w20, w20, lsr #15",
        "rmif x20, #0, #nzcV"
      ]
    },
    "rol eax, cl": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd3 /0",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "mov w21, w5",
        "and w21, w21, #0x1f",
        "mov w22, #0x20",
        "sub w22, w22, w21",
        "ror w20, w20, w22",
        "mov x4, x20",
        "cbz x21, #+0x10",
        "rmif x20, #63, #nzCv",
        "eor w20, w20, w20, lsr #31",
        "rmif x20, #0, #nzcV"
      ]
    },
    "rol rax, cl": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xd3 /0",
      "ExpectedArm64ASM": [
        "and x20, x5, #0x3f",
        "mov w21, #0x40",
        "sub x21, x21, x20",
        "ror x21, x4, x21",
        "mov x4, x21",
        "cbz x20, #+0x10",
        "rmif x21, #63, #nzCv",
        "eor x20, x21, x21, lsr #63",
        "rmif x20, #0, #nzcV"
      ]
    },
    "ror ax, cl": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd3 /1",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "uxth w21, w5",
        "and w21, w21, #0x1f",
        "bfi w20, w20, #16, #16",
        "ror w20, w20, w21",
        "bfxil x4, x20, #0, #16",
        "cbz x21, #+0x10",
        "rmif x20, #14, #nzCv",
        "eor w20, w20, w20, lsr #1",
        "rmif x20, #14, #nzcV"
      ]
    },
    "ror eax, cl": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xd3 /1",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "mov w21, w5",
        "and w21, w21, #0x1f",
        "ror w20, w20, w21",
        "mov x4, x20",
        "cbz x21, #+0x10",
        "rmif x20, #30, #nzCv",
        "eor w20, w20, w20, lsr #1",
        "rmif x20, #30, #nzcV"
      ]
    },
    "ror rax, cl": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xd3 /1",
      "ExpectedArm64ASM": [
        "and x20, x5, #0x3f",
        "ror x21, x4, x20",
        "mov x4, x21",
        "cbz x20, #+0x10",
        "rmif x21, #62, #nzCv",
        "eor x20, x21, x21, lsr #1",
        "rmif x20, #62, #nzcV"
      ]
    },
    "rcl ax, cl": {
      "ExpectedInstructionCount": 35,
      "Comment": "GROUP2 0xd3 /2",
      "ExpectedArm64ASM": [
        "uxth w20, w5",
        "uxth w21, w4",
        "mov w22, #0x0",
        "cset w23, hs",
        "and w20, w20, #0x1f",
        "bfi x22, x21, #47, #16",
        "bfi x22, x23, #63, #1",
        "bfi x22, x21, #30, #16",
        "bfi x22, x23, #46, #1",
        "bfi x22, x21, #13, #16",
        "bfi x22, x23, #29, #1",
        "mov x0, x22",
        "bfxil x0, x21, #0, #16",
        "mov x21, x0",
        "mov w22, #0x40",
        "sub w22, w22, w20",
        "ror x22, x21, x22",
        "bfxil x4, x22, #0, #16",
        "mov w24, #0x3f",
        "sub x24, x24, x20",
        "ror x21, x21, x24",
        "ubfx x21, x21, #0, #1",
        "mrs x24, nzcv",
        "cmp x20, #0x1 (1)",
        "csel x23, x21, x23, hs",
        "msr nzcv, x24",
        "rmif x23, #63, #nzCv",
        "cset w23, vs",
        "ubfx x22, x22, #15, #1",
        "eor x21, x22, x21",
        "mrs x22, nzcv",
        "cmp x20, #0x0 (0)",
        "csel x20, x23, x21, eq",
        "msr nzcv, x22",
        "rmif x20, #0, #nzcV"
      ]
    },
    "rcl eax, cl": {
      "ExpectedInstructionCount": 23,
      "Comment": "GROUP2 0xd3 /2",
      "ExpectedArm64ASM": [
        "mov w20, w5",
        "cset w21, hs",
        "cbz x20, #+0x54",
        "mov w22, w4",
        "lsl w23, w22, w20",
        "mov w24, #0x21",
        "sub w24, w24, w20",
        "lsr w24, w22, w24",
        "mov w25, #0x0",
        "mrs x30, nzcv",
        "cmp w20, #0x1 (1)",
        "csel w24, w24, w25, hi",
        "orr w23, w23, w24",
        "mov w24, #0x20",
        "sub w24, w24, w20",
        "lsr w22, w22, w24",
        "msr nzcv, x30",
        "rmif x22, #63, #nzCv",
        "sub w20, w20, #0x1 (1)",
        "lsl x20, x21, x20",
        "orr w4, w23, w20",
        "eor w20, w4, w22, lsl #31",
        "rmif x20, #31, #nzcV"
      ]
    },
    "rcl rax, cl": {
      "ExpectedInstructionCount": 22,
      "Comment": "GROUP2 0xd3 /2",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "cset w21, hs",
        "cbz x20, #+0x50",
        "lsl x22, x4, x20",
        "mov w23, #0x41",
        "sub x23, x23, x20",
        "lsr x23, x4, x23",
        "mov w24, #0x0",
        "mrs x25, nzcv",
        "cmp x20, #0x1 (1)",
        "csel x23, x23, x24, hi",
        "orr x22, x22, x23",
        "mov w23, #0x40",
        "sub x23, x23, x20",
        "lsr x23, x4, x23",
        "msr nzcv, x25",
        "rmif x23, #63, #nzCv",
        "sub x20, x20, #0x1 (1)",
        "lsl x20, x21, x20",
        "orr x4, x22, x20",
        "eor x20, x4, x23, lsl #63",
        "rmif x20, #63, #nzcV"
      ]
    },
    "rcr ax, cl": {
      "ExpectedInstructionCount": 21,
      "Comment": "GROUP2 0xd3 /3",
      "ExpectedArm64ASM": [
        "uxth w20, w5",
        "uxth w21, w4",
        "cset w22, hs",
        "and w20, w20, #0x1f",
        "bfi x21, x22, #16, #1",
        "bfi x21, x21, #17, #17",
        "bfi x21, x21, #34, #17",
        "lsr x23, x21, x20",
        "bfxil x4, x23, #0, #16",
        "sub w24, w20, #0x1 (1)",
        "lsr x21, x21, x24",
        "ubfx x21, x21, #0, #1",
        "mrs x24, nzcv",
        "cmp w20, #0x1 (1)",
        "csel x20, x21, x22, hs",
        "msr nzcv, x24",
        "rmif x20, #63, #nzCv",
        "ubfx x20, x23, #15, #1",
        "ubfx x21, x23, #14, #1",
        "eor x20, x20, x21",
        "rmif x20, #0, #nzcV"
      ]
    },
    "rcr eax, cl": {
      "ExpectedInstructionCount": 23,
      "Comment": "GROUP2 0xd3 /3",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "mov w21, w5",
        "cbz x21, #+0x54",
        "mov w22, w4",
        "lsr w23, w22, w21",
        "mov w24, #0x0",
        "mov w25, #0x21",
        "sub w25, w25, w21",
        "lsl w25, w22, w25",
        "mrs x30, nzcv",
        "cmp w21, #0x1 (1)",
        "csel w24, w25, w24, hi",
        "orr w23, w23, w24",
        "sub w24, w21, #0x1 (1)",
        "lsr w22, w22, w24",
        "msr nzcv, x30",
        "rmif x22, #63, #nzCv",
        "mov w22, #0x20",
        "sub w21, w22, w21",
        "lsl x20, x20, x21",
        "orr w4, w23, w20",
        "eor w20, w4, w4, lsr #1",
        "rmif x20, #30, #nzcV"
      ]
    },
    "rcr rax, cl": {
      "ExpectedInstructionCount": 22,
      "Comment": "GROUP2 0xd3 /3",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "mov x21, x5",
        "cbz x21, #+0x50",
        "lsr x22, x4, x21",
        "mov w23, #0x0",
        "mov w24, #0x41",
        "sub x24, x24, x21",
        "lsl x24, x4, x24",
        "mrs x25, nzcv",
        "cmp x21, #0x1 (1)",
        "csel x23, x24, x23, hi",
        "orr x22, x22, x23",
        "sub x23, x21, #0x1 (1)",
        "lsr x23, x4, x23",
        "msr nzcv, x25",
        "rmif x23, #63, #nzCv",
        "mov w23, #0x40",
        "sub x21, x23, x21",
        "lsl x20, x20, x21",
        "orr x4, x22, x20",
        "eor x20, x4, x4, lsr #1",
        "rmif x20, #62, #nzcV"
      ]
    },
    "shl ax, cl": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xd3 /4",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "uxth w21, w5",
        "lsl w22, w20, w21",
        "bfxil x4, x22, #0, #16",
        "uxth w22, w22",
        "cbz x21, #+0x24",
        "cmn wzr, w22, lsl #16",
        "mov w23, #0x10",
        "sub w21, w23, w21",
        "lsr w21, w20, w21",
        "rmif x21, #63, #nzCv",
        "mov x26, x22",
        "eor w20, w20, w22",
        "rmif x20, #15, #nzcV"
      ]
    },
    "shl eax, cl": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP2 0xd3 /4",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "mov w21, w5",
        "lsl w22, w20, w21",
        "mov x4, x22",
        "cbz x21, #+0x24",
        "tst w22, w22",
        "mov w23, #0x20",
        "sub w21, w23, w21",
        "lsr w21, w20, w21",
        "rmif x21, #63, #nzCv",
        "mov x26, x22",
        "eor w20, w20, w22",
        "rmif x20, #31, #nzcV"
      ]
    },
    "shl rax, cl": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP2 0xd3 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x21, x5",
        "lsl x22, x20, x21",
        "mov x4, x22",
        "cbz x21, #+0x24",
        "tst x22, x22",
        "mov w23, #0x40",
        "sub x21, x23, x21",
        "lsr x21, x20, x21",
        "rmif x21, #63, #nzCv",
        "mov x26, x22",
        "eor x20, x20, x22",
        "rmif x20, #63, #nzcV"
      ]
    },
    "shr ax, cl": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xd3 /5",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "uxth w21, w5",
        "lsr w22, w20, w21",
        "bfxil x4, x22, #0, #16",
        "cbz x21, #+0x20",
        "cmn wzr, w22, lsl #16",
        "sub x21, x21, #0x1 (1)",
        "lsr w21, w20, w21",
        "rmif x21, #63, #nzCv",
        "mov x26, x22",
        "eor w20, w20, w22",
        "rmif x20, #15, #nzcV"
      ]
    },
    "shr eax, cl": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xd3 /5",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "mov w21, w5",
        "lsr w22, w20, w21",
        "mov x4, x22",
        "cbz x21, #+0x20",
        "tst w22, w22",
        "sub x21, x21, #0x1 (1)",
        "lsr w21, w20, w21",
        "rmif x21, #63, #nzCv",
        "mov x26, x22",
        "eor w20, w20, w22",
        "rmif x20, #31, #nzcV"
      ]
    },
    "shr rax, cl": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xd3 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x21, x5",
        "lsr x22, x20, x21",
        "mov x4, x22",
        "cbz x21, #+0x20",
        "tst x22, x22",
        "sub x21, x21, #0x1 (1)",
        "lsr x21, x20, x21",
        "rmif x21, #63, #nzCv",
        "mov x26, x22",
        "eor x20, x20, x22",
        "rmif x20, #63, #nzcV"
      ]
    },
    "sar ax, cl": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd3 /7",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "uxth w21, w5",
        "sxth x20, w20",
        "asr w22, w20, w21",
        "bfxil x4, x22, #0, #16",
        "cbz x21, #+0x18",
        "cmn wzr, w22, lsl #16",
        "sub x21, x21, #0x1 (1)",
        "lsr x20, x20, x21",
        "rmif x20, #63, #nzCv",
        "mov x26, x22"
      ]
    },
    "sar eax, cl": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd3 /7",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "mov w21, w5",
        "asr w22, w20, w21",
        "mov x4, x22",
        "cbz x21, #+0x18",
        "tst w22, w22",
        "sub x21, x21, #0x1 (1)",
        "lsr w20, w20, w21",
        "rmif x20, #63, #nzCv",
        "mov x26, x22"
      ]
    },
    "sar rax, cl": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd3 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x21, x5",
        "asr x22, x20, x21",
        "mov x4, x22",
        "cbz x21, #+0x18",
        "tst x22, x22",
        "sub x21, x21, #0x1 (1)",
        "lsr x20, x20, x21",
        "rmif x20, #63, #nzCv",
        "mov x26, x22"
      ]
    },
    "test bl, 1": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP2 0xf6 /0",
      "ExpectedArm64ASM": [
        "and w26, w7, #0x1",
        "cmn wzr, w26, lsl #24"
      ]
    },
    "not bl": {
      "ExpectedInstructionCount": 1,
      "Comment": "GROUP2 0xf6 /2",
      "ExpectedArm64ASM": [
        "eor x7, x7, #0xff"
      ]
    },
    "neg bl": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xf6 /3",
      "ExpectedArm64ASM": [
        "uxtb w27, w7",
        "neg w26, w27",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "and w20, w26, w27",
        "rmif x20, #7, #nzcV",
        "bfxil x7, x26, #0, #8"
      ]
    },
    "mul bl": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xf6 /4",
      "ExpectedArm64ASM": [
        "uxtb x20, w7",
        "uxtb x21, w4",
        "mul x20, x20, x21",
        "bfxil x4, x20, #0, #16",
        "ubfx x20, x20, #8, #8",
        "cmp x20, #0x0 (0)",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul bl": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xf6 /5",
      "ExpectedArm64ASM": [
        "sxtb x20, w7",
        "sxtb x21, w4",
        "mul x20, x20, x21",
        "bfxil x4, x20, #0, #16",
        "sbfx x21, x20, #8, #8",
        "sbfx x20, x20, #7, #1",
        "cmp x21, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "div bl": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP2 0xf6 /6",
      "ExpectedArm64ASM": [
        "uxtb w20, w7",
        "uxth w21, w4",
        "uxth w0, w21",
        "uxth w1, w20",
        "udiv w22, w0, w1",
        "uxth w0, w21",
        "uxth w1, w20",
        "udiv w2, w0, w1",
        "msub w20, w2, w1, w0",
        "mov x0, x22",
        "bfi x0, x20, #8, #8",
        "mov x20, x0",
        "bfxil x4, x20, #0, #16"
      ]
    },
    "idiv bl": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xf6 /7",
      "ExpectedArm64ASM": [
        "uxtb w20, w7",
        "uxth w21, w4",
        "sxth x21, w21",
        "sxtb x20, w20",
        "sdiv x22, x21, x20",
        "sdiv x0, x21, x20",
        "msub x20, x0, x20, x21",
        "mov x0, x22",
        "bfi x0, x20, #8, #8",
        "mov x20, x0",
        "bfxil x4, x20, #0, #16"
      ]
    },
    "test bx, 1": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "and w26, w7, #0x1",
        "cmn wzr, w26, lsl #16"
      ]
    },
    "test ebx, 1": {
      "ExpectedInstructionCount": 1,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "ands w26, w7, #0x1"
      ]
    },
    "test rbx, 1": {
      "ExpectedInstructionCount": 1,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "ands x26, x7, #0x1"
      ]
    },
    "test bx, -1": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "and w26, w7, #0xffff",
        "cmn wzr, w26, lsl #16"
      ]
    },
    "test ebx, -1": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "ands w26, w7, w20"
      ]
    },
    "test rbx, -1": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "ands x26, x7, x20"
      ]
    },
    "neg bx": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xf7 /2",
      "ExpectedArm64ASM": [
        "uxth w27, w7",
        "neg w26, w27",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "and w20, w26, w27",
        "rmif x20, #15, #nzcV",
        "bfxil x7, x26, #0, #16"
      ]
    },
    "neg ebx": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xf7 /2",
      "ExpectedArm64ASM": [
        "mov w27, w7",
        "neg w26, w27",
        "cmp wzr, w27",
        "cfinv",
        "mov x7, x26"
      ]
    },
    "neg rbx": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xf7 /2",
      "ExpectedArm64ASM": [
        "mov x27, x7",
        "neg x26, x27",
        "cmp xzr, x27",
        "cfinv",
        "mov x7, x26"
      ]
    },
    "mul bx": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xf7 /3",
      "ExpectedArm64ASM": [
        "uxth x20, w7",
        "uxth x21, w4",
        "mul x20, x20, x21",
        "bfxil x4, x20, #0, #16",
        "ubfx x20, x20, #16, #16",
        "bfxil x6, x20, #0, #16",
        "cmp x20, #0x0 (0)",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "mul ebx": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xf7 /3",
      "ExpectedArm64ASM": [
        "mov w20, w7",
        "mov w21, w4",
        "mul x20, x20, x21",
        "mov w4, w20",
        "lsr x6, x20, #32",
        "cmp x6, #0x0 (0)",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "mul rbx": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xf7 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mul x4, x7, x20",
        "umulh x6, x7, x20",
        "cmp x6, #0x0 (0)",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul bx": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xf7 /5",
      "ExpectedArm64ASM": [
        "sxth x20, w7",
        "sxth x21, w4",
        "mul x20, x20, x21",
        "bfxil x4, x20, #0, #16",
        "sbfx x21, x20, #16, #16",
        "bfxil x6, x21, #0, #16",
        "sbfx x20, x20, #15, #1",
        "cmp x21, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul ebx": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xf7 /5",
      "ExpectedArm64ASM": [
        "sxtw x20, w7",
        "sxtw x21, w4",
        "mul x20, x20, x21",
        "mov w4, w20",
        "lsr x6, x20, #32",
        "asr x21, x20, #32",
        "sxtw x20, w20",
        "sbfx x20, x20, #31, #1",
        "cmp x21, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul rbx": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP2 0xf7 /5",
      "ExpectedArm64ASM": [
        "smulh x6, x7, x4",
        "mul x4, x7, x4",
        "asr x20, x4, #63",
        "cmp x6, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "div bx": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xf7 /6",
      "ExpectedArm64ASM": [
        "uxth w20, w7",
        "uxth w21, w4",
        "uxth w22, w6",
        "uxth w0, w21",
        "bfi w0, w22, #16, #16",
        "udiv w23, w0, w20",
        "uxth w0, w21",
        "bfi w0, w22, #16, #16",
        "udiv w1, w0, w20",
        "msub w20, w1, w20, w0",
        "bfxil x4, x23, #0, #16",
        "bfxil x6, x20, #0, #16"
      ]
    },
    "inc al": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP3 0xfe /0",
      "ExpectedArm64ASM": [
        "uxtb w27, w4",
        "cset w20, hs",
        "add w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #24",
        "bic w21, w26, w27",
        "rmif x21, #7, #nzcV",
        "rmif x20, #63, #nzCv",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "dec al": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP3 0xfe /1",
      "ExpectedArm64ASM": [
        "uxtb w27, w4",
        "cset w20, hs",
        "sub w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #24",
        "bic w21, w27, w26",
        "rmif x21, #7, #nzcV",
        "rmif x20, #63, #nzCv",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "inc ax": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP4 0xfe /0",
      "ExpectedArm64ASM": [
        "uxth w27, w4",
        "cset w20, hs",
        "add w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #16",
        "bic w21, w26, w27",
        "rmif x21, #15, #nzcV",
        "rmif x20, #63, #nzCv",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "inc eax": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP4 0xfe /0",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "cset w20, hs",
        "adds w26, w27, #0x1 (1)",
        "rmif x20, #63, #nzCv",
        "mov x4, x26"
      ]
    },
    "inc rax": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP4 0xfe /0",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "cset w20, hs",
        "adds x26, x27, #0x1 (1)",
        "rmif x20, #63, #nzCv",
        "mov x4, x26"
      ]
    },
    "dec ax": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP4 0xfe /1",
      "ExpectedArm64ASM": [
        "uxth w27, w4",
        "cset w20, hs",
        "sub w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #16",
        "bic w21, w27, w26",
        "rmif x21, #15, #nzcV",
        "rmif x20, #63, #nzCv",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "dec eax": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP4 0xfe /1",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "cset w20, hs",
        "subs w26, w27, #0x1 (1)",
        "rmif x20, #63, #nzCv",
        "mov x4, x26"
      ]
    },
    "dec rax": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP4 0xfe /1",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "cset w20, hs",
        "subs x26, x27, #0x1 (1)",
        "rmif x20, #63, #nzCv",
        "mov x4, x26"
      ]
    }
  }
}
