Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Dec 20 19:18:57 2021
| Host         : Jabberwock running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file ./crc32_2048.rpt
| Design       : crc32_2048_top
| Device       : xczu3egsbva484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                | 7377 |     0 |     70560 | 10.45 |
|   LUT as Logic          | 7377 |     0 |     70560 | 10.45 |
|   LUT as Memory         |    0 |     0 |     28800 |  0.00 |
| CLB Registers           | 2387 |     0 |    141120 |  1.69 |
|   Register as Flip Flop | 2387 |     0 |    141120 |  1.69 |
|   Register as Latch     |    0 |     0 |    141120 |  0.00 |
| CARRY8                  |    0 |     0 |      8820 |  0.00 |
| F7 Muxes                |    0 |     0 |     35280 |  0.00 |
| F8 Muxes                |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                |    0 |     0 |      8820 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 65    |          Yes |           - |          Set |
| 2322  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1365 |     0 |      8820 | 15.48 |
|   CLBL                                     |  810 |     0 |           |       |
|   CLBM                                     |  555 |     0 |           |       |
| LUT as Logic                               | 7377 |     0 |     70560 | 10.45 |
|   using O5 output only                     |    4 |       |           |       |
|   using O6 output only                     | 7056 |       |           |       |
|   using O5 and O6                          |  317 |       |           |       |
| LUT as Memory                              |    0 |     0 |     28800 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| CLB Registers                              | 2387 |     0 |    141120 |  1.69 |
|   Register driven from within the CLB      |  322 |       |           |       |
|   Register driven from outside the CLB     | 2065 |       |           |       |
|     LUT in front of the register is unused |  626 |       |           |       |
|     LUT in front of the register is used   | 1439 |       |           |       |
| Unique Control Sets                        |  259 |       |     17640 |  1.47 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       216 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       216 |  0.00 |
|   RAMB18       |    0 |     0 |       432 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   45 |     0 |        82 | 54.88 |
| HPIOB_M          |   22 |     0 |        26 | 84.62 |
|   INPUT          |    5 |       |           |       |
|   OUTPUT         |   17 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   22 |     0 |        26 | 84.62 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |   16 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    1 |     0 |         6 | 16.67 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       196 |  0.51 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 6877 |                 CLB |
| FDCE     | 2322 |            Register |
| LUT2     |  739 |                 CLB |
| LUT4     |   67 |                 CLB |
| FDPE     |   65 |            Register |
| OBUF     |   33 |                 I/O |
| INBUF    |   12 |                 I/O |
| IBUFCTRL |   12 |              Others |
| LUT3     |    6 |                 CLB |
| LUT5     |    5 |                 CLB |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Mon Dec 20 19:19:00 2021
| Host              : Jabberwock running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_timing -file ./crc32_2048.rpt -append
| Design            : crc32_2048_top
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 i_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@1.950ns period=3.900ns})
  Destination:            d_data_reg[1428]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@1.950ns period=3.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.900ns  (CLK rise@3.900ns - CLK rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.093ns (2.522%)  route 3.595ns (97.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 5.694 - 3.900 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.185ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.170ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    B2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    B2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.519     0.519 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.519    CLK_IBUF_inst/OUT
    B2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.862    CLK_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.890 r  CLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2387, routed)        1.279     2.169    CLK_IBUF_BUFG
    SLICE_X48Y73         FDCE                                         r  i_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.262 r  i_data_reg[4]/Q
                         net (fo=256, routed)         3.595     5.857    i_data[4]
    SLICE_X21Y177        FDCE                                         r  d_data_reg[1428]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.900     3.900 r  
    B2                                                0.000     3.900 r  CLK (IN)
                         net (fo=0)                   0.000     3.900    CLK_IBUF_inst/I
    B2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.252     4.152 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.152    CLK_IBUF_inst/OUT
    B2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.152 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.454    CLK_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.478 r  CLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2387, routed)        1.216     5.694    CLK_IBUF_BUFG
    SLICE_X21Y177        FDCE                                         r  d_data_reg[1428]/C
                         clock pessimism              0.327     6.021    
                         clock uncertainty           -0.035     5.985    
    SLICE_X21Y177        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     6.012    d_data_reg[1428]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  0.156    




