<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p676" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_676{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_676{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_676{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_676{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t5_676{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t6_676{left:69px;bottom:1003px;letter-spacing:0.17px;}
#t7_676{left:150px;bottom:1003px;letter-spacing:0.19px;word-spacing:0.01px;}
#t8_676{left:149px;bottom:977px;letter-spacing:0.19px;word-spacing:0.03px;}
#t9_676{left:387px;bottom:977px;letter-spacing:0.22px;word-spacing:-0.04px;}
#ta_676{left:69px;bottom:952px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tb_676{left:69px;bottom:935px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_676{left:69px;bottom:918px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_676{left:69px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_676{left:69px;bottom:867px;}
#tf_676{left:95px;bottom:871px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tg_676{left:284px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_676{left:95px;bottom:854px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#ti_676{left:95px;bottom:837px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_676{left:95px;bottom:814px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tk_676{left:95px;bottom:790px;}
#tl_676{left:121px;bottom:790px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#tm_676{left:523px;bottom:790px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tn_676{left:121px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_676{left:121px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tp_676{left:121px;bottom:739px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tq_676{left:95px;bottom:715px;}
#tr_676{left:121px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#ts_676{left:460px;bottom:715px;letter-spacing:-0.13px;word-spacing:-0.71px;}
#tt_676{left:121px;bottom:698px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tu_676{left:121px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_676{left:121px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_676{left:95px;bottom:640px;}
#tx_676{left:121px;bottom:640px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_676{left:437px;bottom:640px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tz_676{left:121px;bottom:623px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t10_676{left:121px;bottom:606px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t11_676{left:121px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t12_676{left:95px;bottom:565px;}
#t13_676{left:121px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_676{left:420px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_676{left:121px;bottom:548px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#t16_676{left:95px;bottom:524px;}
#t17_676{left:121px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_676{left:476px;bottom:524px;letter-spacing:-0.32px;word-spacing:-0.43px;}
#t19_676{left:121px;bottom:507px;letter-spacing:-0.34px;word-spacing:-0.61px;}
#t1a_676{left:121px;bottom:490px;letter-spacing:-0.34px;word-spacing:-0.43px;}
#t1b_676{left:69px;bottom:196px;}
#t1c_676{left:95px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_676{left:661px;bottom:199px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t1e_676{left:95px;bottom:183px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_676{left:95px;bottom:166px;letter-spacing:-0.23px;word-spacing:-0.35px;}
#t1g_676{left:69px;bottom:139px;}
#t1h_676{left:95px;bottom:143px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1i_676{left:344px;bottom:143px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1j_676{left:95px;bottom:126px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#t1k_676{left:95px;bottom:109px;letter-spacing:-0.14px;word-spacing:-0.33px;}
#t1l_676{left:155px;bottom:253px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1m_676{left:256px;bottom:253px;letter-spacing:0.13px;}
#t1n_676{left:660px;bottom:253px;letter-spacing:0.13px;word-spacing:0.03px;}
#t1o_676{left:255px;bottom:427px;letter-spacing:-0.16px;}
#t1p_676{left:274px;bottom:333px;letter-spacing:0.09px;word-spacing:0.04px;}
#t1q_676{left:274px;bottom:361px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t1r_676{left:274px;bottom:306px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1s_676{left:274px;bottom:292px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1t_676{left:409px;bottom:396px;letter-spacing:0.11px;}
#t1u_676{left:562px;bottom:426px;}
#t1v_676{left:574px;bottom:426px;}
#t1w_676{left:586px;bottom:426px;}
#t1x_676{left:598px;bottom:426px;}
#t1y_676{left:610px;bottom:426px;}
#t1z_676{left:622px;bottom:426px;}
#t20_676{left:633px;bottom:426px;}
#t21_676{left:645px;bottom:426px;}
#t22_676{left:660px;bottom:426px;}
#t23_676{left:274px;bottom:347px;letter-spacing:0.14px;word-spacing:0.03px;}
#t24_676{left:320px;bottom:347px;letter-spacing:0.11px;}
#t25_676{left:274px;bottom:320px;letter-spacing:0.13px;}

.s1_676{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_676{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_676{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_676{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_676{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_676{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_676{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_676{font-size:11px;font-family:Arial_3ed;color:#000;}
.s9_676{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts676" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg676Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg676" style="-webkit-user-select: none;"><object width="935" height="1210" data="676/676.svg" type="image/svg+xml" id="pdf676" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_676" class="t s1_676">18-38 </span><span id="t2_676" class="t s1_676">Vol. 3B </span>
<span id="t3_676" class="t s2_676">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_676" class="t s3_676">The MSR_LER_TO_LIP and MSR_LER_FROM_LIP MSRs contain a branch record for the last branch that the </span>
<span id="t5_676" class="t s3_676">processor took prior to an exception or interrupt being generated. </span>
<span id="t6_676" class="t s4_676">18.14 </span><span id="t7_676" class="t s4_676">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING (INTEL® CORE™ </span>
<span id="t8_676" class="t s4_676">SOLO AND INTEL® CORE™ </span><span id="t9_676" class="t s4_676">DUO PROCESSORS) </span>
<span id="ta_676" class="t s3_676">Intel Core Solo and Intel Core Duo processors provide last branch interrupt and exception recording. This capability </span>
<span id="tb_676" class="t s3_676">is almost identical to that found in Pentium 4 and Intel Xeon processors. There are differences in the stack and in </span>
<span id="tc_676" class="t s3_676">some MSR names and locations. </span>
<span id="td_676" class="t s3_676">Note the following: </span>
<span id="te_676" class="t s5_676">• </span><span id="tf_676" class="t s6_676">IA32_DEBUGCTL MSR — </span><span id="tg_676" class="t s3_676">Enables debug trace interrupt, debug trace store, trace messages enable, </span>
<span id="th_676" class="t s3_676">performance monitoring breakpoint flags, single stepping on branches, and last branch. IA32_DEBUGCTL MSR </span>
<span id="ti_676" class="t s3_676">is located at register address 01D9H. </span>
<span id="tj_676" class="t s3_676">See Figure 18-14 for the layout and the entries below for a description of the flags: </span>
<span id="tk_676" class="t s3_676">— </span><span id="tl_676" class="t s6_676">LBR (last branch/interrupt/exception) flag (bit 0) — </span><span id="tm_676" class="t s3_676">When set, the processor records a running trace </span>
<span id="tn_676" class="t s3_676">of the most recent branches, interrupts, and/or exceptions taken by the processor (prior to a debug </span>
<span id="to_676" class="t s3_676">exception being generated) in the last branch record (LBR) stack. For more information, see the “Last </span>
<span id="tp_676" class="t s3_676">Branch Record (LBR) Stack” below. </span>
<span id="tq_676" class="t s3_676">— </span><span id="tr_676" class="t s6_676">BTF (single-step on branches) flag (bit 1) — </span><span id="ts_676" class="t s3_676">When set, the processor treats the TF flag in the EFLAGS </span>
<span id="tt_676" class="t s3_676">register as a “single-step on branches” flag rather than a “single-step on instructions” flag. This mechanism </span>
<span id="tu_676" class="t s3_676">allows single-stepping the processor on taken branches. See Section 18.4.3, “Single-Stepping on </span>
<span id="tv_676" class="t s3_676">Branches,” for more information about the BTF flag. </span>
<span id="tw_676" class="t s3_676">— </span><span id="tx_676" class="t s6_676">TR (trace message enable) flag (bit 6) — </span><span id="ty_676" class="t s3_676">When set, branch trace messages are enabled. When the </span>
<span id="tz_676" class="t s3_676">processor detects a taken branch, interrupt, or exception; it sends the branch record out on the system bus </span>
<span id="t10_676" class="t s3_676">as a branch trace message (BTM). See Section 18.4.4, “Branch Trace Messages,” for more information </span>
<span id="t11_676" class="t s3_676">about the TR flag. </span>
<span id="t12_676" class="t s3_676">— </span><span id="t13_676" class="t s6_676">BTS (branch trace store) flag (bit 7) — </span><span id="t14_676" class="t s3_676">When set, the flag enables BTS facilities to log BTMs to a </span>
<span id="t15_676" class="t s3_676">memory-resident BTS buffer that is part of the DS save area. See Section 18.4.9, “BTS and DS Save Area.” </span>
<span id="t16_676" class="t s3_676">— </span><span id="t17_676" class="t s6_676">BTINT (branch trace interrupt) flag (bits 8) — </span><span id="t18_676" class="t s3_676">When set, the BTS facilities generate an interrupt when </span>
<span id="t19_676" class="t s3_676">the BTS buffer is full. When clear, BTMs are logged to the BTS buffer in a circular fashion. See Section 18.4.5, </span>
<span id="t1a_676" class="t s3_676">“Branch Trace Store (BTS),” for a description of this mechanism. </span>
<span id="t1b_676" class="t s5_676">• </span><span id="t1c_676" class="t s6_676">Debug store (DS) feature flag (bit 21), returned by the CPUID instruction </span><span id="t1d_676" class="t s3_676">— Indicates that the </span>
<span id="t1e_676" class="t s3_676">processor provides the debug store (DS) mechanism, which allows BTMs to be stored in a memory-resident </span>
<span id="t1f_676" class="t s3_676">BTS buffer. See Section 18.4.5, “Branch Trace Store (BTS).” </span>
<span id="t1g_676" class="t s5_676">• </span><span id="t1h_676" class="t s6_676">Last Branch Record (LBR) Stack </span><span id="t1i_676" class="t s3_676">— The LBR stack consists of 8 MSRs (MSR_LASTBRANCH_0 through </span>
<span id="t1j_676" class="t s3_676">MSR_LASTBRANCH_7); bits 31-0 hold the ‘from’ address, bits 63-32 hold the ‘to’ address (MSR addresses start </span>
<span id="t1k_676" class="t s3_676">at 40H). See Figure 18-15. </span>
<span id="t1l_676" class="t s7_676">Figure 18-14. </span><span id="t1m_676" class="t s7_676">IA32_DEBUGCTL MSR for Intel® Core™ Solo and Intel® Core™ </span><span id="t1n_676" class="t s7_676">Duo Processors </span>
<span id="t1o_676" class="t s8_676">31 </span>
<span id="t1p_676" class="t s9_676">TR — Trace messages enable </span>
<span id="t1q_676" class="t s9_676">BTINT — Branch trace interrupt </span>
<span id="t1r_676" class="t s9_676">BTF — Single-step on branches </span>
<span id="t1s_676" class="t s9_676">LBR — Last branch/interrupt/exception </span>
<span id="t1t_676" class="t s9_676">Reserved </span>
<span id="t1u_676" class="t s8_676">8 </span><span id="t1v_676" class="t s8_676">7 </span><span id="t1w_676" class="t s8_676">6 </span><span id="t1x_676" class="t s8_676">5 </span><span id="t1y_676" class="t s8_676">4 </span><span id="t1z_676" class="t s8_676">3 </span><span id="t20_676" class="t s8_676">2 </span><span id="t21_676" class="t s8_676">1 </span><span id="t22_676" class="t s8_676">0 </span>
<span id="t23_676" class="t s9_676">BTS — </span><span id="t24_676" class="t s9_676">Branch trace store </span>
<span id="t25_676" class="t s9_676">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
