{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701793789314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701793789314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 10:29:49 2023 " "Processing started: Tue Dec  5 10:29:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701793789314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793789314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793789314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701793789725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/NIOS2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOS2/synthesis/NIOS2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NIOS2-rtl " "Found design unit 1: NIOS2-rtl" {  } { { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795349 ""} { "Info" "ISGN_ENTITY_NAME" "1 NIOS2 " "Found entity 1: NIOS2" {  } { { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/nios2_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOS2/synthesis/nios2_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_rst_controller-rtl " "Found design unit 1: nios2_rst_controller-rtl" {  } { { "NIOS2/synthesis/nios2_rst_controller.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/nios2_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795349 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_rst_controller " "Found entity 1: nios2_rst_controller" {  } { { "NIOS2/synthesis/nios2_rst_controller.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/nios2_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/nios2_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOS2/synthesis/nios2_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_rst_controller_001-rtl " "Found design unit 1: nios2_rst_controller_001-rtl" {  } { { "NIOS2/synthesis/nios2_rst_controller_001.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/nios2_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795350 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_rst_controller_001 " "Found entity 1: nios2_rst_controller_001" {  } { { "NIOS2/synthesis/nios2_rst_controller_001.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/nios2_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS2/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_irq_mapper " "Found entity 1: NIOS2_irq_mapper" {  } { { "NIOS2/synthesis/submodules/NIOS2_irq_mapper.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0 " "Found entity 1: NIOS2_mm_interconnect_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS2_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOS2_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795368 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS2_mm_interconnect_0_rsp_mux" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NIOS2_mm_interconnect_0_rsp_demux_002" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS2_mm_interconnect_0_rsp_demux" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NIOS2_mm_interconnect_0_cmd_mux_002" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS2_mm_interconnect_0_cmd_mux" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOS2_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS2_mm_interconnect_0_cmd_demux" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOS2/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOS2/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795377 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOS2/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOS2/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_004.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701793795380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_004.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701793795380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_router_004_default_decode " "Found entity 1: NIOS2_mm_interconnect_0_router_004_default_decode" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_004.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795380 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_mm_interconnect_0_router_004 " "Found entity 2: NIOS2_mm_interconnect_0_router_004" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_004.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701793795380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701793795380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS2_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795381 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_mm_interconnect_0_router_002 " "Found entity 2: NIOS2_mm_interconnect_0_router_002" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701793795381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701793795381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOS2_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795382 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_mm_interconnect_0_router_001 " "Found entity 2: NIOS2_mm_interconnect_0_router_001" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701793795382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701793795382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS2_mm_interconnect_0_router_default_decode" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795383 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_mm_interconnect_0_router " "Found entity 2: NIOS2_mm_interconnect_0_router" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_vic_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_vic_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_vic_0 " "Found entity 1: NIOS2_vic_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_vic_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_vic_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_vic_vector.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_vic_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_vector " "Found entity 1: altera_vic_vector" {  } { { "NIOS2/synthesis/submodules/altera_vic_vector.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_vic_vector.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_vic_priority.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_vic_priority.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_priority " "Found entity 1: altera_vic_priority" {  } { { "NIOS2/synthesis/submodules/altera_vic_priority.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_vic_priority.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_vic_compare2.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_vic_compare2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_compare2 " "Found entity 1: altera_vic_compare2" {  } { { "NIOS2/synthesis/submodules/altera_vic_compare2.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_vic_compare2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_vic_compare4.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_vic_compare4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_compare4 " "Found entity 1: altera_vic_compare4" {  } { { "NIOS2/synthesis/submodules/altera_vic_compare4.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_vic_compare4.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_vic_csr.sv 6 6 " "Found 6 design units, including 6 entities, in source file NIOS2/synthesis/submodules/altera_vic_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_csr " "Found entity 1: altera_vic_csr" {  } { { "NIOS2/synthesis/submodules/altera_vic_csr.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_vic_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795393 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_vic_output_reg " "Found entity 2: altera_vic_output_reg" {  } { { "NIOS2/synthesis/submodules/altera_vic_csr.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_vic_csr.sv" 713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795393 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_vic_config_reg " "Found entity 3: altera_vic_config_reg" {  } { { "NIOS2/synthesis/submodules/altera_vic_csr.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_vic_csr.sv" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795393 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_vic_reg " "Found entity 4: altera_vic_reg" {  } { { "NIOS2/synthesis/submodules/altera_vic_csr.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_vic_csr.sv" 776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795393 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_vic_reg_ro " "Found entity 5: altera_vic_reg_ro" {  } { { "NIOS2/synthesis/submodules/altera_vic_csr.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_vic_csr.sv" 797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795393 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_vic_reg_set_clear " "Found entity 6: altera_vic_reg_set_clear" {  } { { "NIOS2/synthesis/submodules/altera_vic_csr.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_vic_csr.sv" 817 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_onchip_memory2_0 " "Found entity 1: NIOS2_onchip_memory2_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0 " "Found entity 1: NIOS2_nios2_gen2_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NIOS2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0_cpu_mult_cell " "Found entity 1: NIOS2_nios2_gen2_0_cpu_mult_cell" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: NIOS2_nios2_gen2_0_cpu_ic_data_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: NIOS2_nios2_gen2_0_cpu_ic_tag_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS2_nios2_gen2_0_cpu_bht_module " "Found entity 3: NIOS2_nios2_gen2_0_cpu_bht_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: NIOS2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: NIOS2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS2_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: NIOS2_nios2_gen2_0_cpu_dc_tag_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS2_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: NIOS2_nios2_gen2_0_cpu_dc_data_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS2_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: NIOS2_nios2_gen2_0_cpu_dc_victim_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: NIOS2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: NIOS2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: NIOS2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: NIOS2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: NIOS2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: NIOS2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1659 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1727 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NIOS2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: NIOS2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: NIOS2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOS2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: NIOS2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOS2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: NIOS2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2567 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2660 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "25 NIOS2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: NIOS2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "26 NIOS2_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: NIOS2_nios2_gen2_0_cpu_nios2_oci" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2906 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""} { "Info" "ISGN_ENTITY_NAME" "27 NIOS2_nios2_gen2_0_cpu " "Found entity 27: NIOS2_nios2_gen2_0_cpu" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0_cpu_test_bench " "Found entity 1: NIOS2_nios2_gen2_0_cpu_test_bench" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "NIOS2/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_jtag_uart_0_sim_scfifo_w " "Found entity 1: NIOS2_jtag_uart_0_sim_scfifo_w" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795506 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_jtag_uart_0_scfifo_w " "Found entity 2: NIOS2_jtag_uart_0_scfifo_w" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795506 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS2_jtag_uart_0_sim_scfifo_r " "Found entity 3: NIOS2_jtag_uart_0_sim_scfifo_r" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795506 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS2_jtag_uart_0_scfifo_r " "Found entity 4: NIOS2_jtag_uart_0_scfifo_r" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795506 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS2_jtag_uart_0 " "Found entity 5: NIOS2_jtag_uart_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_UART_TX_DATA_REG.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_UART_TX_DATA_REG.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_UART_TX_DATA_REG " "Found entity 1: NIOS2_UART_TX_DATA_REG" {  } { { "NIOS2/synthesis/submodules/NIOS2_UART_TX_DATA_REG.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_UART_TX_DATA_REG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_UART_RX_STATUS_REG.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_UART_RX_STATUS_REG.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_UART_RX_STATUS_REG " "Found entity 1: NIOS2_UART_RX_STATUS_REG" {  } { { "NIOS2/synthesis/submodules/NIOS2_UART_RX_STATUS_REG.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_UART_RX_STATUS_REG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_UART_RX_32_PO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_UART_RX_32_PO.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_UART_RX_32_PO " "Found entity 1: NIOS2_UART_RX_32_PO" {  } { { "NIOS2/synthesis/submodules/NIOS2_UART_RX_32_PO.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_UART_RX_32_PO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_Status_LEDS_PIO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_Status_LEDS_PIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Status_LEDS_PIO " "Found entity 1: NIOS2_Status_LEDS_PIO" {  } { { "NIOS2/synthesis/submodules/NIOS2_Status_LEDS_PIO.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_Status_LEDS_PIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_Start_Timer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_Start_Timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Start_Timer " "Found entity 1: NIOS2_Start_Timer" {  } { { "NIOS2/synthesis/submodules/NIOS2_Start_Timer.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_Start_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_ParsedLoop_IRQ.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_ParsedLoop_IRQ.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_ParsedLoop_IRQ " "Found entity 1: NIOS2_ParsedLoop_IRQ" {  } { { "NIOS2/synthesis/submodules/NIOS2_ParsedLoop_IRQ.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_ParsedLoop_IRQ.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_DIP_TX_Data_PIO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_DIP_TX_Data_PIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_DIP_TX_Data_PIO " "Found entity 1: NIOS2_DIP_TX_Data_PIO" {  } { { "NIOS2/synthesis/submodules/NIOS2_DIP_TX_Data_PIO.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_DIP_TX_Data_PIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_Control_PIO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_Control_PIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Control_PIO " "Found entity 1: NIOS2_Control_PIO" {  } { { "NIOS2/synthesis/submodules/NIOS2_Control_PIO.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_Control_PIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CARACTERES_ESPECIALES_REVC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CARACTERES_ESPECIALES_REVC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARACTERES_ESPECIALES_REVC-Behavioral " "Found design unit 1: CARACTERES_ESPECIALES_REVC-Behavioral" {  } { { "CARACTERES_ESPECIALES_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/CARACTERES_ESPECIALES_REVC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795511 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_ESPECIALES_REVC " "Found entity 1: CARACTERES_ESPECIALES_REVC" {  } { { "CARACTERES_ESPECIALES_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/CARACTERES_ESPECIALES_REVC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COMANDOS_LCD_REVC.vhd 2 0 " "Found 2 design units, including 0 entities, in source file COMANDOS_LCD_REVC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMANDOS_LCD_REVC " "Found design unit 1: COMANDOS_LCD_REVC" {  } { { "COMANDOS_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/COMANDOS_LCD_REVC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795512 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COMANDOS_LCD_REVC-body " "Found design unit 2: COMANDOS_LCD_REVC-body" {  } { { "COMANDOS_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/COMANDOS_LCD_REVC.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROCESADOR_LCD_REVC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PROCESADOR_LCD_REVC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD_REVC-Behavioral " "Found design unit 1: PROCESADOR_LCD_REVC-Behavioral" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795513 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD_REVC " "Found entity 1: PROCESADOR_LCD_REVC" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexToAscii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HexToAscii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexToAscii-rtl " "Found design unit 1: HexToAscii-rtl" {  } { { "HexToAscii.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/HexToAscii.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795513 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexToAscii " "Found entity 1: HexToAscii" {  } { { "HexToAscii.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/HexToAscii.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-rtl " "Found design unit 1: UART-rtl" {  } { { "UART.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795514 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_PR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_PR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PR-rtl " "Found design unit 1: UART_PR-rtl" {  } { { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795514 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PR " "Found entity 1: UART_PR" {  } { { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795515 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793795515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795515 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "std_logic_vector UART_PR.vhd(330) " "VHDL Type Mismatch error at UART_PR.vhd(330): indexed name returns a value whose type does not match \"std_logic_vector\", the type of the target expression" {  } { { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 330 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "Analysis & Synthesis" 0 -1 1701793795526 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/output_files/UART.map.smsg " "Generated suppressed messages file /home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/output_files/UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793795593 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701793796911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec  5 10:29:56 2023 " "Processing ended: Tue Dec  5 10:29:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701793796911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701793796911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701793796911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793796911 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793797501 ""}
