-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity unet_pvm_top_custom_pvm_layer_config_enc5_Block_entry_enc4_out_rd_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_WREADY : IN STD_LOGIC;
    m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RVALID : IN STD_LOGIC;
    m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_RLAST : IN STD_LOGIC;
    m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BVALID : IN STD_LOGIC;
    m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    proj_weights : IN STD_LOGIC_VECTOR (63 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of unet_pvm_top_custom_pvm_layer_config_enc5_Block_entry_enc4_out_rd_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal forward_int_stream_S6Params_0_stream_PixelVec_0_state : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal forward_int_stream_S6Params_0_stream_PixelVec_0_state_25 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal forward_int_stream_S6Params_0_stream_PixelVec_0_state_26 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal forward_int_stream_S6Params_0_stream_PixelVec_0_state_27 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal forward_int_stream_S6Params_0_stream_PixelVec_0_state_28 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal forward_int_stream_S6Params_0_stream_PixelVec_0_state_29 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal forward_int_stream_S6Params_0_stream_PixelVec_0_state_30 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal forward_int_stream_S6Params_0_stream_PixelVec_0_state_31 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal proj_weights_read_reg_350 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_done : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_idle : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_ready : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_0_din : STD_LOGIC_VECTOR (575 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_0_write : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_1_din : STD_LOGIC_VECTOR (575 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_1_write : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_2_din : STD_LOGIC_VECTOR (575 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_2_write : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_3_din : STD_LOGIC_VECTOR (575 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_3_write : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_ce : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_ce : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_ce : STD_LOGIC;
    signal grp_run_1_fu_168_mamba_in_0_read : STD_LOGIC;
    signal grp_run_1_fu_168_mamba_out_0_din : STD_LOGIC_VECTOR (575 downto 0);
    signal grp_run_1_fu_168_mamba_out_0_write : STD_LOGIC;
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_1_fu_168_ap_start : STD_LOGIC;
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld : STD_LOGIC;
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld : STD_LOGIC;
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld : STD_LOGIC;
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld : STD_LOGIC;
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld : STD_LOGIC;
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld : STD_LOGIC;
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld : STD_LOGIC;
    signal grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld : STD_LOGIC;
    signal grp_run_1_fu_168_ap_done : STD_LOGIC;
    signal grp_run_1_fu_168_ap_ready : STD_LOGIC;
    signal grp_run_1_fu_168_ap_idle : STD_LOGIC;
    signal grp_run_1_fu_168_ap_continue : STD_LOGIC;
    signal grp_run_2_fu_194_mamba_in_1_read : STD_LOGIC;
    signal grp_run_2_fu_194_mamba_out_1_din : STD_LOGIC_VECTOR (575 downto 0);
    signal grp_run_2_fu_194_mamba_out_1_write : STD_LOGIC;
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_2_fu_194_ap_start : STD_LOGIC;
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld : STD_LOGIC;
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld : STD_LOGIC;
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld : STD_LOGIC;
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld : STD_LOGIC;
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld : STD_LOGIC;
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld : STD_LOGIC;
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld : STD_LOGIC;
    signal grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld : STD_LOGIC;
    signal grp_run_2_fu_194_ap_done : STD_LOGIC;
    signal grp_run_2_fu_194_ap_ready : STD_LOGIC;
    signal grp_run_2_fu_194_ap_idle : STD_LOGIC;
    signal grp_run_2_fu_194_ap_continue : STD_LOGIC;
    signal grp_run_3_fu_220_mamba_in_2_read : STD_LOGIC;
    signal grp_run_3_fu_220_mamba_out_2_din : STD_LOGIC_VECTOR (575 downto 0);
    signal grp_run_3_fu_220_mamba_out_2_write : STD_LOGIC;
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_3_fu_220_ap_start : STD_LOGIC;
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld : STD_LOGIC;
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld : STD_LOGIC;
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld : STD_LOGIC;
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld : STD_LOGIC;
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld : STD_LOGIC;
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld : STD_LOGIC;
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld : STD_LOGIC;
    signal grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld : STD_LOGIC;
    signal grp_run_3_fu_220_ap_done : STD_LOGIC;
    signal grp_run_3_fu_220_ap_ready : STD_LOGIC;
    signal grp_run_3_fu_220_ap_idle : STD_LOGIC;
    signal grp_run_3_fu_220_ap_continue : STD_LOGIC;
    signal grp_run_fu_246_mamba_in_3_read : STD_LOGIC;
    signal grp_run_fu_246_mamba_out_3_din : STD_LOGIC_VECTOR (575 downto 0);
    signal grp_run_fu_246_mamba_out_3_write : STD_LOGIC;
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_run_fu_246_ap_start : STD_LOGIC;
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld : STD_LOGIC;
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld : STD_LOGIC;
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld : STD_LOGIC;
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld : STD_LOGIC;
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld : STD_LOGIC;
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld : STD_LOGIC;
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld : STD_LOGIC;
    signal grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld : STD_LOGIC;
    signal grp_run_fu_246_ap_done : STD_LOGIC;
    signal grp_run_fu_246_ap_ready : STD_LOGIC;
    signal grp_run_fu_246_ap_idle : STD_LOGIC;
    signal grp_run_fu_246_ap_continue : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_idle : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_ready : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_0_read : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_1_read : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_2_read : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_3_read : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0 : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_ce : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_ce : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_ce : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call29 : BOOLEAN;
    signal mamba_in_0_i_full_n : STD_LOGIC;
    signal mamba_in_0_i_write : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mamba_in_1_i_full_n : STD_LOGIC;
    signal mamba_in_1_i_write : STD_LOGIC;
    signal mamba_in_2_i_full_n : STD_LOGIC;
    signal mamba_in_2_i_write : STD_LOGIC;
    signal mamba_in_3_i_full_n : STD_LOGIC;
    signal mamba_in_3_i_write : STD_LOGIC;
    signal grp_run_1_fu_168_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_sync_reg_grp_run_1_fu_168_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_run_1_fu_168_ap_done : STD_LOGIC := '0';
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_sync_grp_run_1_fu_168_ap_ready : STD_LOGIC;
    signal mamba_in_0_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal mamba_in_0_i_empty_n : STD_LOGIC;
    signal mamba_in_0_i_read : STD_LOGIC;
    signal mamba_out_0_i_full_n : STD_LOGIC;
    signal mamba_out_0_i_write : STD_LOGIC;
    signal grp_run_2_fu_194_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_sync_reg_grp_run_2_fu_194_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_run_2_fu_194_ap_done : STD_LOGIC := '0';
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_sync_grp_run_2_fu_194_ap_ready : STD_LOGIC;
    signal mamba_in_1_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal mamba_in_1_i_empty_n : STD_LOGIC;
    signal mamba_in_1_i_read : STD_LOGIC;
    signal mamba_out_1_i_full_n : STD_LOGIC;
    signal mamba_out_1_i_write : STD_LOGIC;
    signal grp_run_3_fu_220_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_sync_reg_grp_run_3_fu_220_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_run_3_fu_220_ap_done : STD_LOGIC := '0';
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_sync_grp_run_3_fu_220_ap_ready : STD_LOGIC;
    signal mamba_in_2_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal mamba_in_2_i_empty_n : STD_LOGIC;
    signal mamba_in_2_i_read : STD_LOGIC;
    signal mamba_out_2_i_full_n : STD_LOGIC;
    signal mamba_out_2_i_write : STD_LOGIC;
    signal grp_run_fu_246_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_sync_reg_grp_run_fu_246_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_run_fu_246_ap_done : STD_LOGIC := '0';
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_sync_grp_run_fu_246_ap_ready : STD_LOGIC;
    signal mamba_in_3_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal mamba_in_3_i_empty_n : STD_LOGIC;
    signal mamba_in_3_i_read : STD_LOGIC;
    signal mamba_out_3_i_full_n : STD_LOGIC;
    signal mamba_out_3_i_write : STD_LOGIC;
    signal grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start_reg : STD_LOGIC := '0';
    signal mamba_out_0_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal mamba_out_0_i_empty_n : STD_LOGIC;
    signal mamba_out_0_i_read : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal mamba_out_1_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal mamba_out_1_i_empty_n : STD_LOGIC;
    signal mamba_out_1_i_read : STD_LOGIC;
    signal mamba_out_2_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal mamba_out_2_i_empty_n : STD_LOGIC;
    signal mamba_out_2_i_read : STD_LOGIC;
    signal mamba_out_3_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal mamba_out_3_i_empty_n : STD_LOGIC;
    signal mamba_out_3_i_read : STD_LOGIC;
    signal grp_fu_356_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_356_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_356_ce : STD_LOGIC;
    signal grp_fu_360_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_360_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_360_ce : STD_LOGIC;
    signal grp_fu_363_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_363_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_363_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_363_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component unet_pvm_top_pvm_split_and_norm_config_enc5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mamba_in_0_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        mamba_in_0_full_n : IN STD_LOGIC;
        mamba_in_0_write : OUT STD_LOGIC;
        mamba_in_1_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        mamba_in_1_full_n : IN STD_LOGIC;
        mamba_in_1_write : OUT STD_LOGIC;
        mamba_in_2_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        mamba_in_2_full_n : IN STD_LOGIC;
        mamba_in_2_write : OUT STD_LOGIC;
        mamba_in_3_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        mamba_in_3_full_n : IN STD_LOGIC;
        mamba_in_3_write : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_356_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_356_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_356_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_356_p_ce : OUT STD_LOGIC;
        grp_fu_360_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_360_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_360_p_ce : OUT STD_LOGIC;
        grp_fu_363_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_363_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_363_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_363_p_ce : OUT STD_LOGIC );
    end component;


    component unet_pvm_top_run_1 IS
    port (
        mamba_in_0_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        mamba_in_0_empty_n : IN STD_LOGIC;
        mamba_in_0_read : OUT STD_LOGIC;
        mamba_out_0_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        mamba_out_0_full_n : IN STD_LOGIC;
        mamba_out_0_write : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component unet_pvm_top_run_2 IS
    port (
        mamba_in_1_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        mamba_in_1_empty_n : IN STD_LOGIC;
        mamba_in_1_read : OUT STD_LOGIC;
        mamba_out_1_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        mamba_out_1_full_n : IN STD_LOGIC;
        mamba_out_1_write : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component unet_pvm_top_run_3 IS
    port (
        mamba_in_2_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        mamba_in_2_empty_n : IN STD_LOGIC;
        mamba_in_2_read : OUT STD_LOGIC;
        mamba_out_2_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        mamba_out_2_full_n : IN STD_LOGIC;
        mamba_out_2_write : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component unet_pvm_top_run IS
    port (
        mamba_in_3_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        mamba_in_3_empty_n : IN STD_LOGIC;
        mamba_in_3_read : OUT STD_LOGIC;
        mamba_out_3_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        mamba_out_3_full_n : IN STD_LOGIC;
        mamba_out_3_write : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld : IN STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component unet_pvm_top_pvm_merge_and_project_config_enc5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mamba_out_0_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        mamba_out_0_empty_n : IN STD_LOGIC;
        mamba_out_0_read : OUT STD_LOGIC;
        mamba_out_1_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        mamba_out_1_empty_n : IN STD_LOGIC;
        mamba_out_1_read : OUT STD_LOGIC;
        mamba_out_2_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        mamba_out_2_empty_n : IN STD_LOGIC;
        mamba_out_2_read : OUT STD_LOGIC;
        mamba_out_3_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        mamba_out_3_empty_n : IN STD_LOGIC;
        mamba_out_3_read : OUT STD_LOGIC;
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        proj_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        proj_bias : IN STD_LOGIC_VECTOR (63 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_356_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_356_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_356_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_356_p_ce : OUT STD_LOGIC;
        grp_fu_360_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_360_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_360_p_ce : OUT STD_LOGIC;
        grp_fu_363_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_363_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_363_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_363_p_ce : OUT STD_LOGIC );
    end component;


    component unet_pvm_top_fdiv_32ns_32ns_32_12_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component unet_pvm_top_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component unet_pvm_top_fsqrt_32ns_32ns_32_12_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component unet_pvm_top_fifo_w576_d16_A_x2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (575 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (575 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_pvm_split_and_norm_config_enc5_s_fu_152 : component unet_pvm_top_pvm_split_and_norm_config_enc5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start,
        ap_done => grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_done,
        ap_idle => grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_idle,
        ap_ready => grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_ready,
        mamba_in_0_din => grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_0_din,
        mamba_in_0_full_n => mamba_in_0_i_full_n,
        mamba_in_0_write => grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_0_write,
        mamba_in_1_din => grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_1_din,
        mamba_in_1_full_n => mamba_in_1_i_full_n,
        mamba_in_1_write => grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_1_write,
        mamba_in_2_din => grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_2_din,
        mamba_in_2_full_n => mamba_in_2_i_full_n,
        mamba_in_2_write => grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_2_write,
        mamba_in_3_din => grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_3_din,
        mamba_in_3_full_n => mamba_in_3_i_full_n,
        mamba_in_3_write => grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_3_write,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 => grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 => grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 => grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 => grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 => grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 => grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 => grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 => grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0,
        grp_fu_356_p_din0 => grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din0,
        grp_fu_356_p_din1 => grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din1,
        grp_fu_356_p_dout0 => grp_fu_356_p2,
        grp_fu_356_p_ce => grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_ce,
        grp_fu_360_p_din0 => grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_din0,
        grp_fu_360_p_dout0 => grp_fu_360_p1,
        grp_fu_360_p_ce => grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_ce,
        grp_fu_363_p_din0 => grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din0,
        grp_fu_363_p_din1 => grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din1,
        grp_fu_363_p_dout0 => grp_fu_363_p2,
        grp_fu_363_p_ce => grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_ce);

    grp_run_1_fu_168 : component unet_pvm_top_run_1
    port map (
        mamba_in_0_dout => mamba_in_0_i_dout,
        mamba_in_0_empty_n => mamba_in_0_i_empty_n,
        mamba_in_0_read => grp_run_1_fu_168_mamba_in_0_read,
        mamba_out_0_din => grp_run_1_fu_168_mamba_out_0_din,
        mamba_out_0_full_n => mamba_out_0_i_full_n,
        mamba_out_0_write => grp_run_1_fu_168_mamba_out_0_write,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_25,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_26,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_27,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_28,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_29,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_30,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_31,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_run_1_fu_168_ap_start,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld => grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld,
        ap_done => grp_run_1_fu_168_ap_done,
        ap_ready => grp_run_1_fu_168_ap_ready,
        ap_idle => grp_run_1_fu_168_ap_idle,
        ap_continue => grp_run_1_fu_168_ap_continue);

    grp_run_2_fu_194 : component unet_pvm_top_run_2
    port map (
        mamba_in_1_dout => mamba_in_1_i_dout,
        mamba_in_1_empty_n => mamba_in_1_i_empty_n,
        mamba_in_1_read => grp_run_2_fu_194_mamba_in_1_read,
        mamba_out_1_din => grp_run_2_fu_194_mamba_out_1_din,
        mamba_out_1_full_n => mamba_out_1_i_full_n,
        mamba_out_1_write => grp_run_2_fu_194_mamba_out_1_write,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_25,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_26,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_27,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_28,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_29,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_30,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_31,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_run_2_fu_194_ap_start,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld => grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld,
        ap_done => grp_run_2_fu_194_ap_done,
        ap_ready => grp_run_2_fu_194_ap_ready,
        ap_idle => grp_run_2_fu_194_ap_idle,
        ap_continue => grp_run_2_fu_194_ap_continue);

    grp_run_3_fu_220 : component unet_pvm_top_run_3
    port map (
        mamba_in_2_dout => mamba_in_2_i_dout,
        mamba_in_2_empty_n => mamba_in_2_i_empty_n,
        mamba_in_2_read => grp_run_3_fu_220_mamba_in_2_read,
        mamba_out_2_din => grp_run_3_fu_220_mamba_out_2_din,
        mamba_out_2_full_n => mamba_out_2_i_full_n,
        mamba_out_2_write => grp_run_3_fu_220_mamba_out_2_write,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_25,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_26,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_27,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_28,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_29,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_30,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_31,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_run_3_fu_220_ap_start,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld => grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld,
        ap_done => grp_run_3_fu_220_ap_done,
        ap_ready => grp_run_3_fu_220_ap_ready,
        ap_idle => grp_run_3_fu_220_ap_idle,
        ap_continue => grp_run_3_fu_220_ap_continue);

    grp_run_fu_246 : component unet_pvm_top_run
    port map (
        mamba_in_3_dout => mamba_in_3_i_dout,
        mamba_in_3_empty_n => mamba_in_3_i_empty_n,
        mamba_in_3_read => grp_run_fu_246_mamba_in_3_read,
        mamba_out_3_din => grp_run_fu_246_mamba_out_3_din,
        mamba_out_3_full_n => mamba_out_3_i_full_n,
        mamba_out_3_write => grp_run_fu_246_mamba_out_3_write,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_25,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_26,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_27,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_28,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_29,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_30,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_31,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_run_fu_246_ap_start,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld => ap_const_logic_1,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld => grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld,
        ap_done => grp_run_fu_246_ap_done,
        ap_ready => grp_run_fu_246_ap_ready,
        ap_idle => grp_run_fu_246_ap_idle,
        ap_continue => grp_run_fu_246_ap_continue);

    grp_pvm_merge_and_project_config_enc5_s_fu_272 : component unet_pvm_top_pvm_merge_and_project_config_enc5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start,
        ap_done => grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done,
        ap_idle => grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_idle,
        ap_ready => grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_ready,
        mamba_out_0_dout => mamba_out_0_i_dout,
        mamba_out_0_empty_n => mamba_out_0_i_empty_n,
        mamba_out_0_read => grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_0_read,
        mamba_out_1_dout => mamba_out_1_i_dout,
        mamba_out_1_empty_n => mamba_out_1_i_empty_n,
        mamba_out_1_read => grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_1_read,
        mamba_out_2_dout => mamba_out_2_i_dout,
        mamba_out_2_empty_n => mamba_out_2_i_empty_n,
        mamba_out_2_read => grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_2_read,
        mamba_out_3_dout => mamba_out_3_i_dout,
        mamba_out_3_empty_n => mamba_out_3_i_empty_n,
        mamba_out_3_read => grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_3_read,
        m_axi_gmem2_0_AWVALID => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem2_0_AWADDR => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => ap_const_logic_0,
        m_axi_gmem2_0_WDATA => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => m_axi_gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => m_axi_gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => m_axi_gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST => m_axi_gmem2_0_RLAST,
        m_axi_gmem2_0_RID => m_axi_gmem2_0_RID,
        m_axi_gmem2_0_RFIFONUM => m_axi_gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER => m_axi_gmem2_0_RUSER,
        m_axi_gmem2_0_RRESP => m_axi_gmem2_0_RRESP,
        m_axi_gmem2_0_BVALID => ap_const_logic_0,
        m_axi_gmem2_0_BREADY => grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BID => ap_const_lv1_0,
        m_axi_gmem2_0_BUSER => ap_const_lv1_0,
        proj_weights => proj_weights_read_reg_350,
        proj_bias => proj_weights_read_reg_350,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q1 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q1 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q1 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q1 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0,
        grp_fu_356_p_din0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din0,
        grp_fu_356_p_din1 => grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din1,
        grp_fu_356_p_dout0 => grp_fu_356_p2,
        grp_fu_356_p_ce => grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_ce,
        grp_fu_360_p_din0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_din0,
        grp_fu_360_p_dout0 => grp_fu_360_p1,
        grp_fu_360_p_ce => grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_ce,
        grp_fu_363_p_din0 => grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din0,
        grp_fu_363_p_din1 => grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din1,
        grp_fu_363_p_dout0 => grp_fu_363_p2,
        grp_fu_363_p_ce => grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_ce);

    fdiv_32ns_32ns_32_12_no_dsp_1_U1124 : component unet_pvm_top_fdiv_32ns_32ns_32_12_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_356_p0,
        din1 => grp_fu_356_p1,
        ce => grp_fu_356_ce,
        dout => grp_fu_356_p2);

    fpext_32ns_64_2_no_dsp_1_U1125 : component unet_pvm_top_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_360_p0,
        ce => grp_fu_360_ce,
        dout => grp_fu_360_p1);

    fsqrt_32ns_32ns_32_12_no_dsp_1_U1126 : component unet_pvm_top_fsqrt_32ns_32ns_32_12_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_363_p0,
        din1 => grp_fu_363_p1,
        ce => grp_fu_363_ce,
        dout => grp_fu_363_p2);

    mamba_out_3_i_fifo_U : component unet_pvm_top_fifo_w576_d16_A_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_run_fu_246_mamba_out_3_din,
        if_full_n => mamba_out_3_i_full_n,
        if_write => mamba_out_3_i_write,
        if_dout => mamba_out_3_i_dout,
        if_empty_n => mamba_out_3_i_empty_n,
        if_read => mamba_out_3_i_read);

    mamba_out_2_i_fifo_U : component unet_pvm_top_fifo_w576_d16_A_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_run_3_fu_220_mamba_out_2_din,
        if_full_n => mamba_out_2_i_full_n,
        if_write => mamba_out_2_i_write,
        if_dout => mamba_out_2_i_dout,
        if_empty_n => mamba_out_2_i_empty_n,
        if_read => mamba_out_2_i_read);

    mamba_out_1_i_fifo_U : component unet_pvm_top_fifo_w576_d16_A_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_run_2_fu_194_mamba_out_1_din,
        if_full_n => mamba_out_1_i_full_n,
        if_write => mamba_out_1_i_write,
        if_dout => mamba_out_1_i_dout,
        if_empty_n => mamba_out_1_i_empty_n,
        if_read => mamba_out_1_i_read);

    mamba_out_0_i_fifo_U : component unet_pvm_top_fifo_w576_d16_A_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_run_1_fu_168_mamba_out_0_din,
        if_full_n => mamba_out_0_i_full_n,
        if_write => mamba_out_0_i_write,
        if_dout => mamba_out_0_i_dout,
        if_empty_n => mamba_out_0_i_empty_n,
        if_read => mamba_out_0_i_read);

    mamba_in_3_i_fifo_U : component unet_pvm_top_fifo_w576_d16_A_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_3_din,
        if_full_n => mamba_in_3_i_full_n,
        if_write => mamba_in_3_i_write,
        if_dout => mamba_in_3_i_dout,
        if_empty_n => mamba_in_3_i_empty_n,
        if_read => mamba_in_3_i_read);

    mamba_in_2_i_fifo_U : component unet_pvm_top_fifo_w576_d16_A_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_2_din,
        if_full_n => mamba_in_2_i_full_n,
        if_write => mamba_in_2_i_write,
        if_dout => mamba_in_2_i_dout,
        if_empty_n => mamba_in_2_i_empty_n,
        if_read => mamba_in_2_i_read);

    mamba_in_1_i_fifo_U : component unet_pvm_top_fifo_w576_d16_A_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_1_din,
        if_full_n => mamba_in_1_i_full_n,
        if_write => mamba_in_1_i_write,
        if_dout => mamba_in_1_i_dout,
        if_empty_n => mamba_in_1_i_empty_n,
        if_read => mamba_in_1_i_read);

    mamba_in_0_i_fifo_U : component unet_pvm_top_fifo_w576_d16_A_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_0_din,
        if_full_n => mamba_in_0_i_full_n,
        if_write => mamba_in_0_i_write,
        if_dout => mamba_in_0_i_dout,
        if_empty_n => mamba_in_0_i_empty_n,
        if_read => mamba_in_0_i_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_run_1_fu_168_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_run_1_fu_168_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_sync_reg_grp_run_1_fu_168_ap_done <= ap_const_logic_0;
                elsif ((grp_run_1_fu_168_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_run_1_fu_168_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_run_1_fu_168_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_run_1_fu_168_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_sync_reg_grp_run_1_fu_168_ap_ready <= ap_const_logic_0;
                elsif ((grp_run_1_fu_168_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_run_1_fu_168_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_run_2_fu_194_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_run_2_fu_194_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_sync_reg_grp_run_2_fu_194_ap_done <= ap_const_logic_0;
                elsif ((grp_run_2_fu_194_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_run_2_fu_194_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_run_2_fu_194_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_run_2_fu_194_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_sync_reg_grp_run_2_fu_194_ap_ready <= ap_const_logic_0;
                elsif ((grp_run_2_fu_194_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_run_2_fu_194_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_run_3_fu_220_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_run_3_fu_220_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_sync_reg_grp_run_3_fu_220_ap_done <= ap_const_logic_0;
                elsif ((grp_run_3_fu_220_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_run_3_fu_220_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_run_3_fu_220_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_run_3_fu_220_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_sync_reg_grp_run_3_fu_220_ap_ready <= ap_const_logic_0;
                elsif ((grp_run_3_fu_220_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_run_3_fu_220_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_run_fu_246_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_run_fu_246_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    ap_sync_reg_grp_run_fu_246_ap_done <= ap_const_logic_0;
                elsif ((grp_run_fu_246_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_run_fu_246_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_run_fu_246_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_run_fu_246_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    ap_sync_reg_grp_run_fu_246_ap_ready <= ap_const_logic_0;
                elsif ((grp_run_fu_246_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_run_fu_246_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_ready = ap_const_logic_1)) then 
                    grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call29) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_ready = ap_const_logic_1)) then 
                    grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_run_1_fu_168_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_run_1_fu_168_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_sync_grp_run_1_fu_168_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                    grp_run_1_fu_168_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_run_1_fu_168_ap_ready = ap_const_logic_1)) then 
                    grp_run_1_fu_168_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_run_2_fu_194_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_run_2_fu_194_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_sync_grp_run_2_fu_194_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
                    grp_run_2_fu_194_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_run_2_fu_194_ap_ready = ap_const_logic_1)) then 
                    grp_run_2_fu_194_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_run_3_fu_220_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_run_3_fu_220_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_sync_grp_run_3_fu_220_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                    grp_run_3_fu_220_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_run_3_fu_220_ap_ready = ap_const_logic_1)) then 
                    grp_run_3_fu_220_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_run_fu_246_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_run_fu_246_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_sync_grp_run_fu_246_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                    grp_run_fu_246_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_run_fu_246_ap_ready = ap_const_logic_1)) then 
                    grp_run_fu_246_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    forward_int_stream_S6Params_0_stream_PixelVec_0_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
            elsif (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
            elsif (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
            elsif (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
            end if; 
        end if;
    end process;

    forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_25 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
            elsif (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_25 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
            elsif (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_25 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
            elsif (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_25 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
            end if; 
        end if;
    end process;

    forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_26 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
            elsif (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_26 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
            elsif (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_26 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
            elsif (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_26 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
            end if; 
        end if;
    end process;

    forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_27 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
            elsif (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_27 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
            elsif (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_27 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
            elsif (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_27 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
            end if; 
        end if;
    end process;

    forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_28 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
            elsif (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_28 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
            elsif (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_28 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
            elsif (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_28 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
            end if; 
        end if;
    end process;

    forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_29 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
            elsif (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_29 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
            elsif (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_29 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
            elsif (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_29 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
            end if; 
        end if;
    end process;

    forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_30 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
            elsif (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_30 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
            elsif (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_30 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
            elsif (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_30 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
            end if; 
        end if;
    end process;

    forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_31 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
            elsif (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_31 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
            elsif (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_31 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
            elsif (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                forward_int_stream_S6Params_0_stream_PixelVec_0_state_31 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                proj_weights_read_reg_350 <= proj_weights;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_done, grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_block_state4_on_subcall_done, ap_CS_fsm_state6, ap_block_state6_on_subcall_done, ap_CS_fsm_state8, ap_block_state8_on_subcall_done, ap_CS_fsm_state10, ap_block_state10_on_subcall_done, ap_CS_fsm_state12, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done)
    begin
        if ((grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_done)
    begin
        if ((grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state6_on_subcall_done)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state10_on_subcall_done_assign_proc : process(ap_sync_reg_grp_run_fu_246_ap_ready, ap_sync_reg_grp_run_fu_246_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((ap_sync_reg_grp_run_fu_246_ap_ready and ap_sync_reg_grp_run_fu_246_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state1_ignore_call29_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call29 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(ap_sync_reg_grp_run_1_fu_168_ap_ready, ap_sync_reg_grp_run_1_fu_168_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((ap_sync_reg_grp_run_1_fu_168_ap_ready and ap_sync_reg_grp_run_1_fu_168_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(ap_sync_reg_grp_run_2_fu_194_ap_ready, ap_sync_reg_grp_run_2_fu_194_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((ap_sync_reg_grp_run_2_fu_194_ap_ready and ap_sync_reg_grp_run_2_fu_194_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(ap_sync_reg_grp_run_3_fu_220_ap_ready, ap_sync_reg_grp_run_3_fu_220_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((ap_sync_reg_grp_run_3_fu_220_ap_ready and ap_sync_reg_grp_run_3_fu_220_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done, ap_CS_fsm_state12)
    begin
        if (((grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done, ap_CS_fsm_state12)
    begin
        if (((grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_sync_grp_run_1_fu_168_ap_ready <= (grp_run_1_fu_168_ap_ready or ap_sync_reg_grp_run_1_fu_168_ap_ready);
    ap_sync_grp_run_2_fu_194_ap_ready <= (grp_run_2_fu_194_ap_ready or ap_sync_reg_grp_run_2_fu_194_ap_ready);
    ap_sync_grp_run_3_fu_220_ap_ready <= (grp_run_3_fu_220_ap_ready or ap_sync_reg_grp_run_3_fu_220_ap_ready);
    ap_sync_grp_run_fu_246_ap_ready <= (grp_run_fu_246_ap_ready or ap_sync_reg_grp_run_fu_246_ap_ready);

    grp_fu_356_ce_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_ce, grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_356_ce <= grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_356_ce <= grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_ce;
        else 
            grp_fu_356_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_356_p0_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din0, grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_356_p0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_356_p0 <= grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din0;
        else 
            grp_fu_356_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_356_p1_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din1, grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_356_p1 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_356_p1 <= grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din1;
        else 
            grp_fu_356_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_360_ce_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_ce, grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_360_ce <= grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_360_ce <= grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_ce;
        else 
            grp_fu_360_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_360_p0_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_din0, grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_360_p0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_360_p0 <= grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_din0;
        else 
            grp_fu_360_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_363_ce_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_ce, grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_363_ce <= grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_363_ce <= grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_ce;
        else 
            grp_fu_363_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_363_p0_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din0, grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_363_p0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_363_p0 <= grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din0;
        else 
            grp_fu_363_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_363_p1_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din1, grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_363_p1 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_363_p1 <= grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din1;
        else 
            grp_fu_363_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start <= grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start_reg;
    grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start <= grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start_reg;

    grp_run_1_fu_168_ap_continue_assign_proc : process(ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_run_1_fu_168_ap_continue <= ap_const_logic_1;
        else 
            grp_run_1_fu_168_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_run_1_fu_168_ap_start <= grp_run_1_fu_168_ap_start_reg;

    grp_run_2_fu_194_ap_continue_assign_proc : process(ap_CS_fsm_state6, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_run_2_fu_194_ap_continue <= ap_const_logic_1;
        else 
            grp_run_2_fu_194_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_run_2_fu_194_ap_start <= grp_run_2_fu_194_ap_start_reg;

    grp_run_3_fu_220_ap_continue_assign_proc : process(ap_CS_fsm_state8, ap_block_state8_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_run_3_fu_220_ap_continue <= ap_const_logic_1;
        else 
            grp_run_3_fu_220_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_run_3_fu_220_ap_start <= grp_run_3_fu_220_ap_start_reg;

    grp_run_fu_246_ap_continue_assign_proc : process(ap_CS_fsm_state10, ap_block_state10_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_run_fu_246_ap_continue <= ap_const_logic_1;
        else 
            grp_run_fu_246_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_run_fu_246_ap_start <= grp_run_fu_246_ap_start_reg;
    m_axi_gmem2_0_ARADDR <= grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARADDR;
    m_axi_gmem2_0_ARBURST <= grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARBURST;
    m_axi_gmem2_0_ARCACHE <= grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARCACHE;
    m_axi_gmem2_0_ARID <= grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARID;
    m_axi_gmem2_0_ARLEN <= grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARLEN;
    m_axi_gmem2_0_ARLOCK <= grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARLOCK;
    m_axi_gmem2_0_ARPROT <= grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARPROT;
    m_axi_gmem2_0_ARQOS <= grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARQOS;
    m_axi_gmem2_0_ARREGION <= grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARREGION;
    m_axi_gmem2_0_ARSIZE <= grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARSIZE;
    m_axi_gmem2_0_ARUSER <= grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARUSER;

    m_axi_gmem2_0_ARVALID_assign_proc : process(ap_CS_fsm_state11, grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARVALID, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_gmem2_0_ARVALID <= grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARVALID;
        else 
            m_axi_gmem2_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem2_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem2_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem2_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem2_0_AWID <= ap_const_lv1_0;
    m_axi_gmem2_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem2_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem2_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem2_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem2_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem2_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem2_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem2_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem2_0_BREADY <= ap_const_logic_0;

    m_axi_gmem2_0_RREADY_assign_proc : process(ap_CS_fsm_state11, grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_RREADY, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_gmem2_0_RREADY <= grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_RREADY;
        else 
            m_axi_gmem2_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem2_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem2_0_WID <= ap_const_lv1_0;
    m_axi_gmem2_0_WLAST <= ap_const_logic_0;
    m_axi_gmem2_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem2_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem2_0_WVALID <= ap_const_logic_0;

    mamba_in_0_i_read_assign_proc : process(grp_run_1_fu_168_mamba_in_0_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            mamba_in_0_i_read <= grp_run_1_fu_168_mamba_in_0_read;
        else 
            mamba_in_0_i_read <= ap_const_logic_0;
        end if; 
    end process;


    mamba_in_0_i_write_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mamba_in_0_i_write <= grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_0_write;
        else 
            mamba_in_0_i_write <= ap_const_logic_0;
        end if; 
    end process;


    mamba_in_1_i_read_assign_proc : process(grp_run_2_fu_194_mamba_in_1_read, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mamba_in_1_i_read <= grp_run_2_fu_194_mamba_in_1_read;
        else 
            mamba_in_1_i_read <= ap_const_logic_0;
        end if; 
    end process;


    mamba_in_1_i_write_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mamba_in_1_i_write <= grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_1_write;
        else 
            mamba_in_1_i_write <= ap_const_logic_0;
        end if; 
    end process;


    mamba_in_2_i_read_assign_proc : process(grp_run_3_fu_220_mamba_in_2_read, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            mamba_in_2_i_read <= grp_run_3_fu_220_mamba_in_2_read;
        else 
            mamba_in_2_i_read <= ap_const_logic_0;
        end if; 
    end process;


    mamba_in_2_i_write_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mamba_in_2_i_write <= grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_2_write;
        else 
            mamba_in_2_i_write <= ap_const_logic_0;
        end if; 
    end process;


    mamba_in_3_i_read_assign_proc : process(grp_run_fu_246_mamba_in_3_read, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            mamba_in_3_i_read <= grp_run_fu_246_mamba_in_3_read;
        else 
            mamba_in_3_i_read <= ap_const_logic_0;
        end if; 
    end process;


    mamba_in_3_i_write_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mamba_in_3_i_write <= grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_3_write;
        else 
            mamba_in_3_i_write <= ap_const_logic_0;
        end if; 
    end process;


    mamba_out_0_i_read_assign_proc : process(grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_0_read, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            mamba_out_0_i_read <= grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_0_read;
        else 
            mamba_out_0_i_read <= ap_const_logic_0;
        end if; 
    end process;


    mamba_out_0_i_write_assign_proc : process(grp_run_1_fu_168_mamba_out_0_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            mamba_out_0_i_write <= grp_run_1_fu_168_mamba_out_0_write;
        else 
            mamba_out_0_i_write <= ap_const_logic_0;
        end if; 
    end process;


    mamba_out_1_i_read_assign_proc : process(grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_1_read, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            mamba_out_1_i_read <= grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_1_read;
        else 
            mamba_out_1_i_read <= ap_const_logic_0;
        end if; 
    end process;


    mamba_out_1_i_write_assign_proc : process(grp_run_2_fu_194_mamba_out_1_write, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mamba_out_1_i_write <= grp_run_2_fu_194_mamba_out_1_write;
        else 
            mamba_out_1_i_write <= ap_const_logic_0;
        end if; 
    end process;


    mamba_out_2_i_read_assign_proc : process(grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_2_read, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            mamba_out_2_i_read <= grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_2_read;
        else 
            mamba_out_2_i_read <= ap_const_logic_0;
        end if; 
    end process;


    mamba_out_2_i_write_assign_proc : process(grp_run_3_fu_220_mamba_out_2_write, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            mamba_out_2_i_write <= grp_run_3_fu_220_mamba_out_2_write;
        else 
            mamba_out_2_i_write <= ap_const_logic_0;
        end if; 
    end process;


    mamba_out_3_i_read_assign_proc : process(grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_3_read, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            mamba_out_3_i_read <= grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_3_read;
        else 
            mamba_out_3_i_read <= ap_const_logic_0;
        end if; 
    end process;


    mamba_out_3_i_write_assign_proc : process(grp_run_fu_246_mamba_out_3_write, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            mamba_out_3_i_write <= grp_run_fu_246_mamba_out_3_write;
        else 
            mamba_out_3_i_write <= ap_const_logic_0;
        end if; 
    end process;


    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0, grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 <= grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 <= "XXXXXXX";
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0, grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 <= grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1_assign_proc : process(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0, grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 <= grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 <= "XXXXXXX";
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0, grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 <= grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1_assign_proc : process(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0, grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 <= grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 <= "XXXXXXX";
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0, grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 <= grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1_assign_proc : process(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0, grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 <= grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 <= "XXXXXXX";
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_assign_proc : process(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0, grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 <= grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1_assign_proc : process(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0 <= grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0;
end behav;
