
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[3.12,114/127] sparc64: Fix illegal relative branches in hypervisor patched TLB code. - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [3.12,114/127] sparc64: Fix illegal relative branches in hypervisor patched TLB code.</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=887">Jiri Slaby</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Nov. 25, 2016, 8:30 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1a19e33bc4aae730948e9e81e3f28d69baab491d.1480062521.git.jslaby@suse.cz&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9446619/mbox/"
   >mbox</a>
|
   <a href="/patch/9446619/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9446619/">/patch/9446619/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	8D2F960779 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 25 Nov 2016 08:34:29 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 7AD7027EED
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 25 Nov 2016 08:34:29 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 6FB6527FBE; Fri, 25 Nov 2016 08:34:29 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id F0B3B27FB6
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 25 Nov 2016 08:34:24 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1753021AbcKYIeJ (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Fri, 25 Nov 2016 03:34:09 -0500
Received: from mx2.suse.de ([195.135.220.15]:45297 &quot;EHLO mx2.suse.de&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S1753133AbcKYIdC (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Fri, 25 Nov 2016 03:33:02 -0500
X-Virus-Scanned: by amavisd-new at test-mx.suse.de
X-Amavis-Alert: BAD HEADER SECTION, Duplicate header field: &quot;References&quot;
Received: from relay1.suse.de (charybdis-ext.suse.de [195.135.220.254])
	by mx2.suse.de (Postfix) with ESMTP id 21EADAE3C;
	Fri, 25 Nov 2016 08:31:56 +0000 (UTC)
From: Jiri Slaby &lt;jslaby@suse.cz&gt;
To: stable@vger.kernel.org
Cc: linux-kernel@vger.kernel.org, &quot;David S. Miller&quot; &lt;davem@davemloft.net&gt;,
	Jiri Slaby &lt;jslaby@suse.cz&gt;
Subject: [PATCH 3.12 114/127] sparc64: Fix illegal relative branches in
	hypervisor patched TLB code.
Date: Fri, 25 Nov 2016 09:30:27 +0100
Message-Id: &lt;1a19e33bc4aae730948e9e81e3f28d69baab491d.1480062521.git.jslaby@suse.cz&gt;
X-Mailer: git-send-email 2.10.2
In-Reply-To: &lt;f668f2eee98250a2073a4beafdb7f6d1e21c528e.1480062521.git.jslaby@suse.cz&gt;
References: &lt;f668f2eee98250a2073a4beafdb7f6d1e21c528e.1480062521.git.jslaby@suse.cz&gt;
In-Reply-To: &lt;cover.1480062521.git.jslaby@suse.cz&gt;
References: &lt;cover.1480062521.git.jslaby@suse.cz&gt;
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=887">Jiri Slaby</a> - Nov. 25, 2016, 8:30 a.m.</div>
<pre class="content">
<span class="from">From: &quot;David S. Miller&quot; &lt;davem@davemloft.net&gt;</span>

3.12-stable review patch.  If anyone has any objections, please let me know.
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
===============

[ Upstream commit b429ae4d5b565a71dfffd759dfcd4f6c093ced94 ]

When we copy code over to patch another piece of code, we can only use
PC-relative branches that target code within that piece of code.

Such PC-relative branches cannot be made to external symbols because
the patch moves the location of the code and thus modifies the
relative address of external symbols.

Use an absolute jmpl to fix this problem.

Signed-off-by: David S. Miller &lt;davem@davemloft.net&gt;
Signed-off-by: Jiri Slaby &lt;jslaby@suse.cz&gt;
<span class="p_del">---</span>
 arch/sparc/mm/ultra.S | 65 ++++++++++++++++++++++++++++++++++++++++-----------
 1 file changed, 51 insertions(+), 14 deletions(-)

<span class="p_header">diff --git a/arch/sparc/mm/ultra.S b/arch/sparc/mm/ultra.S</span>
<span class="p_header">index b4f4733abc6e..85de139bfad6 100644</span>
<span class="p_header">--- a/arch/sparc/mm/ultra.S</span>
<span class="p_header">+++ b/arch/sparc/mm/ultra.S</span>
<span class="p_chunk">@@ -30,7 +30,7 @@</span> <span class="p_context"></span>
 	.text
 	.align		32
 	.globl		__flush_tlb_mm
<span class="p_del">-__flush_tlb_mm:		/* 18 insns */</span>
<span class="p_add">+__flush_tlb_mm:		/* 19 insns */</span>
 	/* %o0=(ctx &amp; TAG_CONTEXT_BITS), %o1=SECONDARY_CONTEXT */
 	ldxa		[%o1] ASI_DMMU, %g2
 	cmp		%g2, %o0
<span class="p_chunk">@@ -81,7 +81,7 @@</span> <span class="p_context"> __flush_tlb_page:	/* 22 insns */</span>
 
 	.align		32
 	.globl		__flush_tlb_pending
<span class="p_del">-__flush_tlb_pending:	/* 26 insns */</span>
<span class="p_add">+__flush_tlb_pending:	/* 27 insns */</span>
 	/* %o0 = context, %o1 = nr, %o2 = vaddrs[] */
 	rdpr		%pstate, %g7
 	sllx		%o1, 3, %o1
<span class="p_chunk">@@ -113,7 +113,7 @@</span> <span class="p_context"> __flush_tlb_pending:	/* 26 insns */</span>
 
 	.align		32
 	.globl		__flush_tlb_kernel_range
<span class="p_del">-__flush_tlb_kernel_range:	/* 16 insns */</span>
<span class="p_add">+__flush_tlb_kernel_range:	/* 19 insns */</span>
 	/* %o0=start, %o1=end */
 	cmp		%o0, %o1
 	be,pn		%xcc, 2f
<span class="p_chunk">@@ -131,6 +131,9 @@</span> <span class="p_context"> __flush_tlb_kernel_range:	/* 16 insns */</span>
 	retl
 	 nop
 	nop
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
 
 __spitfire_flush_tlb_mm_slow:
 	rdpr		%pstate, %g1
<span class="p_chunk">@@ -309,19 +312,28 @@</span> <span class="p_context"> __hypervisor_tlb_tl0_error:</span>
 	ret
 	 restore
 
<span class="p_del">-__hypervisor_flush_tlb_mm: /* 10 insns */</span>
<span class="p_add">+__hypervisor_flush_tlb_mm: /* 19 insns */</span>
 	mov		%o0, %o2	/* ARG2: mmu context */
 	mov		0, %o0		/* ARG0: CPU lists unimplemented */
 	mov		0, %o1		/* ARG1: CPU lists unimplemented */
 	mov		HV_MMU_ALL, %o3	/* ARG3: flags */
 	mov		HV_FAST_MMU_DEMAP_CTX, %o5
 	ta		HV_FAST_TRAP
<span class="p_del">-	brnz,pn		%o0, __hypervisor_tlb_tl0_error</span>
<span class="p_add">+	brnz,pn		%o0, 1f</span>
 	 mov		HV_FAST_MMU_DEMAP_CTX, %o1
 	retl
 	 nop
<span class="p_add">+1:	sethi		%hi(__hypervisor_tlb_tl0_error), %o5</span>
<span class="p_add">+	jmpl		%o5 + %lo(__hypervisor_tlb_tl0_error), %g0</span>
<span class="p_add">+	 nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
 
<span class="p_del">-__hypervisor_flush_tlb_page: /* 11 insns */</span>
<span class="p_add">+__hypervisor_flush_tlb_page: /* 22 insns */</span>
 	/* %o0 = context, %o1 = vaddr */
 	mov		%o0, %g2
 	mov		%o1, %o0              /* ARG0: vaddr + IMMU-bit */
<span class="p_chunk">@@ -330,10 +342,21 @@</span> <span class="p_context"> __hypervisor_flush_tlb_page: /* 11 insns */</span>
 	srlx		%o0, PAGE_SHIFT, %o0
 	sllx		%o0, PAGE_SHIFT, %o0
 	ta		HV_MMU_UNMAP_ADDR_TRAP
<span class="p_del">-	brnz,pn		%o0, __hypervisor_tlb_tl0_error</span>
<span class="p_add">+	brnz,pn		%o0, 1f</span>
 	 mov		HV_MMU_UNMAP_ADDR_TRAP, %o1
 	retl
 	 nop
<span class="p_add">+1:	sethi		%hi(__hypervisor_tlb_tl0_error), %o2</span>
<span class="p_add">+	jmpl		%o2 + %lo(__hypervisor_tlb_tl0_error), %g0</span>
<span class="p_add">+	 nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
 
 __hypervisor_flush_tlb_pending: /* 16 insns */
 	/* %o0 = context, %o1 = nr, %o2 = vaddrs[] */
<span class="p_chunk">@@ -347,14 +370,25 @@</span> <span class="p_context"> __hypervisor_flush_tlb_pending: /* 16 insns */</span>
 	srlx		%o0, PAGE_SHIFT, %o0
 	sllx		%o0, PAGE_SHIFT, %o0
 	ta		HV_MMU_UNMAP_ADDR_TRAP
<span class="p_del">-	brnz,pn		%o0, __hypervisor_tlb_tl0_error</span>
<span class="p_add">+	brnz,pn		%o0, 1f</span>
 	 mov		HV_MMU_UNMAP_ADDR_TRAP, %o1
 	brnz,pt		%g1, 1b
 	 nop
 	retl
 	 nop
<span class="p_add">+1:	sethi		%hi(__hypervisor_tlb_tl0_error), %o2</span>
<span class="p_add">+	jmpl		%o2 + %lo(__hypervisor_tlb_tl0_error), %g0</span>
<span class="p_add">+	 nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
<span class="p_add">+	nop</span>
 
<span class="p_del">-__hypervisor_flush_tlb_kernel_range: /* 16 insns */</span>
<span class="p_add">+__hypervisor_flush_tlb_kernel_range: /* 19 insns */</span>
 	/* %o0=start, %o1=end */
 	cmp		%o0, %o1
 	be,pn		%xcc, 2f
<span class="p_chunk">@@ -366,12 +400,15 @@</span> <span class="p_context"> __hypervisor_flush_tlb_kernel_range: /* 16 insns */</span>
 	mov		0, %o1		/* ARG1: mmu context */
 	mov		HV_MMU_ALL, %o2	/* ARG2: flags */
 	ta		HV_MMU_UNMAP_ADDR_TRAP
<span class="p_del">-	brnz,pn		%o0, __hypervisor_tlb_tl0_error</span>
<span class="p_add">+	brnz,pn		%o0, 3f</span>
 	 mov		HV_MMU_UNMAP_ADDR_TRAP, %o1
 	brnz,pt		%g2, 1b
 	 sub		%g2, %g3, %g2
 2:	retl
 	 nop
<span class="p_add">+3:	sethi		%hi(__hypervisor_tlb_tl0_error), %o2</span>
<span class="p_add">+	jmpl		%o2 + %lo(__hypervisor_tlb_tl0_error), %g0</span>
<span class="p_add">+	 nop</span>
 
 #ifdef DCACHE_ALIASING_POSSIBLE
 	/* XXX Niagara and friends have an 8K cache, so no aliasing is
<span class="p_chunk">@@ -819,28 +856,28 @@</span> <span class="p_context"> hypervisor_patch_cachetlbops:</span>
 	sethi		%hi(__hypervisor_flush_tlb_mm), %o1
 	or		%o1, %lo(__hypervisor_flush_tlb_mm), %o1
 	call		tlb_patch_one
<span class="p_del">-	 mov		10, %o2</span>
<span class="p_add">+	 mov		19, %o2</span>
 
 	sethi		%hi(__flush_tlb_page), %o0
 	or		%o0, %lo(__flush_tlb_page), %o0
 	sethi		%hi(__hypervisor_flush_tlb_page), %o1
 	or		%o1, %lo(__hypervisor_flush_tlb_page), %o1
 	call		tlb_patch_one
<span class="p_del">-	 mov		11, %o2</span>
<span class="p_add">+	 mov		22, %o2</span>
 
 	sethi		%hi(__flush_tlb_pending), %o0
 	or		%o0, %lo(__flush_tlb_pending), %o0
 	sethi		%hi(__hypervisor_flush_tlb_pending), %o1
 	or		%o1, %lo(__hypervisor_flush_tlb_pending), %o1
 	call		tlb_patch_one
<span class="p_del">-	 mov		16, %o2</span>
<span class="p_add">+	 mov		27, %o2</span>
 
 	sethi		%hi(__flush_tlb_kernel_range), %o0
 	or		%o0, %lo(__flush_tlb_kernel_range), %o0
 	sethi		%hi(__hypervisor_flush_tlb_kernel_range), %o1
 	or		%o1, %lo(__hypervisor_flush_tlb_kernel_range), %o1
 	call		tlb_patch_one
<span class="p_del">-	 mov		16, %o2</span>
<span class="p_add">+	 mov		19, %o2</span>
 
 #ifdef DCACHE_ALIASING_POSSIBLE
 	sethi		%hi(__flush_dcache_page), %o0

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



