<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3138" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3138{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3138{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3138{left:69px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3138{left:69px;bottom:1084px;}
#t5_3138{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.18px;}
#t6_3138{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3138{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3138{left:69px;bottom:1028px;}
#t9_3138{left:95px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.18px;}
#ta_3138{left:95px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tb_3138{left:95px;bottom:998px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tc_3138{left:95px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#td_3138{left:69px;bottom:954px;}
#te_3138{left:95px;bottom:958px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#tf_3138{left:95px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tg_3138{left:95px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_3138{left:95px;bottom:907px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#ti_3138{left:643px;bottom:914px;}
#tj_3138{left:650px;bottom:907px;}
#tk_3138{left:95px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_3138{left:95px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_3138{left:95px;bottom:851px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tn_3138{left:69px;bottom:825px;}
#to_3138{left:95px;bottom:828px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#tp_3138{left:95px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tq_3138{left:95px;bottom:794px;letter-spacing:-0.14px;}
#tr_3138{left:120px;bottom:794px;letter-spacing:-0.17px;}
#ts_3138{left:196px;bottom:794px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#tt_3138{left:274px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.86px;}
#tu_3138{left:330px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#tv_3138{left:95px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tw_3138{left:95px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_3138{left:69px;bottom:734px;}
#ty_3138{left:95px;bottom:738px;letter-spacing:-0.13px;word-spacing:-0.29px;}
#tz_3138{left:95px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t10_3138{left:95px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_3138{left:95px;bottom:680px;}
#t12_3138{left:121px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t13_3138{left:121px;bottom:663px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t14_3138{left:223px;bottom:663px;}
#t15_3138{left:227px;bottom:663px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#t16_3138{left:293px;bottom:663px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t17_3138{left:720px;bottom:663px;letter-spacing:-0.14px;}
#t18_3138{left:740px;bottom:663px;}
#t19_3138{left:749px;bottom:663px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t1a_3138{left:826px;bottom:663px;letter-spacing:-0.13px;}
#t1b_3138{left:121px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#t1c_3138{left:292px;bottom:646px;}
#t1d_3138{left:300px;bottom:646px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1e_3138{left:121px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_3138{left:121px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_3138{left:95px;bottom:588px;}
#t1h_3138{left:121px;bottom:588px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t1i_3138{left:121px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1j_3138{left:224px;bottom:571px;}
#t1k_3138{left:228px;bottom:571px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1l_3138{left:729px;bottom:571px;}
#t1m_3138{left:738px;bottom:571px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t1n_3138{left:121px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#t1o_3138{left:292px;bottom:554px;}
#t1p_3138{left:300px;bottom:554px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1q_3138{left:121px;bottom:538px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1r_3138{left:69px;bottom:511px;}
#t1s_3138{left:95px;bottom:515px;letter-spacing:-0.16px;word-spacing:-0.15px;}
#t1t_3138{left:95px;bottom:498px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#t1u_3138{left:95px;bottom:481px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t1v_3138{left:95px;bottom:464px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1w_3138{left:69px;bottom:438px;}
#t1x_3138{left:95px;bottom:441px;letter-spacing:-0.21px;word-spacing:-0.17px;}
#t1y_3138{left:95px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1z_3138{left:95px;bottom:408px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t20_3138{left:95px;bottom:391px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t21_3138{left:95px;bottom:374px;letter-spacing:-0.13px;word-spacing:-1.33px;}
#t22_3138{left:95px;bottom:357px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t23_3138{left:69px;bottom:331px;}
#t24_3138{left:95px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t25_3138{left:95px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t26_3138{left:95px;bottom:301px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t27_3138{left:95px;bottom:284px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t28_3138{left:69px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t29_3138{left:69px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t2a_3138{left:69px;bottom:149px;letter-spacing:-0.14px;}
#t2b_3138{left:91px;bottom:149px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2c_3138{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t2d_3138{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_3138{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3138{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3138{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3138{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3138{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3138{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_3138{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3138" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3138Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3138" style="-webkit-user-select: none;"><object width="935" height="1210" data="3138/3138.svg" type="image/svg+xml" id="pdf3138" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3138" class="t s1_3138">4-38 </span><span id="t2_3138" class="t s1_3138">Vol. 3A </span>
<span id="t3_3138" class="t s2_3138">PAGING </span>
<span id="t4_3138" class="t s3_3138">• </span><span id="t5_3138" class="t s4_3138">W/R (bit 1). </span>
<span id="t6_3138" class="t s4_3138">If the access causing the page-fault exception was a write, this flag is 1; otherwise, it is 0. This flag describes </span>
<span id="t7_3138" class="t s4_3138">the access causing the page-fault exception, not the access rights specified by paging. </span>
<span id="t8_3138" class="t s3_3138">• </span><span id="t9_3138" class="t s4_3138">U/S (bit 2). </span>
<span id="ta_3138" class="t s4_3138">If a user-mode access caused the page-fault exception, this flag is 1; it is 0 if a supervisor-mode access did so. </span>
<span id="tb_3138" class="t s4_3138">This flag describes the access causing the page-fault exception, not the access rights specified by paging. User- </span>
<span id="tc_3138" class="t s4_3138">mode and supervisor-mode accesses are defined in Section 4.6. </span>
<span id="td_3138" class="t s3_3138">• </span><span id="te_3138" class="t s4_3138">RSVD flag (bit 3). </span>
<span id="tf_3138" class="t s4_3138">This flag is 1 if there is no translation for the linear address because a reserved bit was set in one of the paging- </span>
<span id="tg_3138" class="t s4_3138">structure entries used to translate that address. (Because reserved bits are not checked in a paging-structure </span>
<span id="th_3138" class="t s4_3138">entry whose P flag is 0, bit 3 of the error code can be set only if bit 0 is also set. </span>
<span id="ti_3138" class="t s5_3138">1 </span>
<span id="tj_3138" class="t s4_3138">) </span>
<span id="tk_3138" class="t s4_3138">Bits reserved in the paging-structure entries are reserved for future functionality. Software developers should </span>
<span id="tl_3138" class="t s4_3138">be aware that such bits may be used in the future and that a paging-structure entry that causes a page-fault </span>
<span id="tm_3138" class="t s4_3138">exception on one processor might not do so in the future. </span>
<span id="tn_3138" class="t s3_3138">• </span><span id="to_3138" class="t s4_3138">I/D flag (bit 4). </span>
<span id="tp_3138" class="t s4_3138">This flag is 1 if (1) the access causing the page-fault exception was an instruction fetch; and (2) either </span>
<span id="tq_3138" class="t s4_3138">(a) </span><span id="tr_3138" class="t s4_3138">CR4.SMEP </span><span id="ts_3138" class="t s4_3138">= 1; or (b) </span><span id="tt_3138" class="t s4_3138">both (i) </span><span id="tu_3138" class="t s4_3138">CR4.PAE = 1 (either PAE paging, 4-level paging, or 5-level paging is in use); </span>
<span id="tv_3138" class="t s4_3138">and (ii) IA32_EFER.NXE = 1. Otherwise, the flag is 0. This flag describes the access causing the page-fault </span>
<span id="tw_3138" class="t s4_3138">exception, not the access rights specified by paging. </span>
<span id="tx_3138" class="t s3_3138">• </span><span id="ty_3138" class="t s4_3138">PK flag (bit 5). </span>
<span id="tz_3138" class="t s4_3138">This flag is 1 only for data accesses and only with 4-level paging and 5-level paging. In these cases, the setting </span>
<span id="t10_3138" class="t s4_3138">depends on the mode of the address being accessed: </span>
<span id="t11_3138" class="t s4_3138">— </span><span id="t12_3138" class="t s4_3138">For accesses to supervisor-mode addresses, the flag is set if (1) CR4.PKS = 1; (2) the linear address has </span>
<span id="t13_3138" class="t s4_3138">protection key </span><span id="t14_3138" class="t s6_3138">i</span><span id="t15_3138" class="t s4_3138">; and (3) </span><span id="t16_3138" class="t s4_3138">the IA32_PKRS MSR (see Section 4.6.2) is such that either (a) </span><span id="t17_3138" class="t s4_3138">AD</span><span id="t18_3138" class="t s6_3138">i </span><span id="t19_3138" class="t s4_3138">= 1; or (b) </span><span id="t1a_3138" class="t s4_3138">the </span>
<span id="t1b_3138" class="t s4_3138">following all hold: (i) WD</span><span id="t1c_3138" class="t s6_3138">i </span><span id="t1d_3138" class="t s4_3138">= 1; (ii) the access is a write access; and (iii) either CR0.WP = 1 or the access </span>
<span id="t1e_3138" class="t s4_3138">causing the page-fault exception was a user-mode access. (Note that this flag may be set on page faults </span>
<span id="t1f_3138" class="t s4_3138">due to user-mode accesses to supervisor-mode addresses.) </span>
<span id="t1g_3138" class="t s4_3138">— </span><span id="t1h_3138" class="t s4_3138">For accesses to user-mode addresses, the flag is set if (1) CR4.PKE = 1; (2) the linear address has </span>
<span id="t1i_3138" class="t s4_3138">protection key </span><span id="t1j_3138" class="t s6_3138">i</span><span id="t1k_3138" class="t s4_3138">; and (3) the PKRU register (see Section 4.6.2) is such that either (a) AD</span><span id="t1l_3138" class="t s6_3138">i </span><span id="t1m_3138" class="t s4_3138">= 1; or (b) the </span>
<span id="t1n_3138" class="t s4_3138">following all hold: (i) WD</span><span id="t1o_3138" class="t s6_3138">i </span><span id="t1p_3138" class="t s4_3138">= 1; (ii) the access is a write access; and (iii) either CR0.WP = 1 or the access </span>
<span id="t1q_3138" class="t s4_3138">causing the page-fault exception was a user-mode access. </span>
<span id="t1r_3138" class="t s3_3138">• </span><span id="t1s_3138" class="t s4_3138">SS (bit 6). </span>
<span id="t1t_3138" class="t s4_3138">If the access causing the page-fault exception was a shadow-stack access (including shadow-stack accesses in </span>
<span id="t1u_3138" class="t s4_3138">enclave mode), this flag is 1; otherwise, it is 0. This flag describes the access causing the page-fault exception, </span>
<span id="t1v_3138" class="t s4_3138">not the access rights specified by paging. </span>
<span id="t1w_3138" class="t s3_3138">• </span><span id="t1x_3138" class="t s4_3138">HLAT (bit 7). </span>
<span id="t1y_3138" class="t s4_3138">This flag is 1 if there is no translation for the linear address using HLAT paging because, in one of the paging- </span>
<span id="t1z_3138" class="t s4_3138">structure entries used to translate that address, either the P flag was 0 or a reserved bit was set. An error code </span>
<span id="t20_3138" class="t s4_3138">will set this flag only if it clears bit 0 or sets bit 3. This flag will not be set by a page fault resulting from a </span>
<span id="t21_3138" class="t s4_3138">violation of access rights, nor for one encountered during ordinary paging, including the case in which there has </span>
<span id="t22_3138" class="t s4_3138">been a restart of HLAT paging. </span>
<span id="t23_3138" class="t s3_3138">• </span><span id="t24_3138" class="t s4_3138">SGX flag (bit 15). </span>
<span id="t25_3138" class="t s4_3138">This flag is 1 if the exception is unrelated to paging and resulted from violation of SGX-specific access-control </span>
<span id="t26_3138" class="t s4_3138">requirements. Because such a violation can occur only if there is no ordinary page fault, this flag is set only if </span>
<span id="t27_3138" class="t s4_3138">the P flag (bit 0) is 1 and the RSVD flag (bit 3) and the PK flag (bit 5) are both 0. </span>
<span id="t28_3138" class="t s4_3138">Page-fault exceptions occur only due to an attempt to use a linear address. Failures to load the PDPTE registers </span>
<span id="t29_3138" class="t s4_3138">with PAE paging (see Section 4.4.1) cause general-protection exceptions (#GP(0)) and not page-fault exceptions. </span>
<span id="t2a_3138" class="t s7_3138">1. </span><span id="t2b_3138" class="t s7_3138">Some past processors had errata for some page faults that occur when there is no translation for the linear address because the P </span>
<span id="t2c_3138" class="t s7_3138">flag was 0 in one of the paging-structure entries used to translate that address. Due to these errata, some such page faults pro- </span>
<span id="t2d_3138" class="t s7_3138">duced error codes that cleared bit 0 (P flag) and set bit 3 (RSVD flag). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
