{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572356350453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572356350456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 10:39:10 2019 " "Processing started: Tue Oct 29 10:39:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572356350456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572356350456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer -c timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572356350457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1572356350755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-timer_v1 " "Found design unit 1: timer-timer_v1" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572356351482 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572356351482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572356351482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2ssd-ifsc_comp_v1 " "Found design unit 1: bin2ssd-ifsc_comp_v1" {  } { { "bin2ssd.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/bin2ssd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572356351483 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2ssd " "Found entity 1: bin2ssd" {  } { { "bin2ssd.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/bin2ssd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572356351483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572356351483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta_up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta_up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_up-ifsc_v1 " "Found design unit 1: conta_up-ifsc_v1" {  } { { "conta_up.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/conta_up.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572356351485 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_up " "Found entity 1: conta_up" {  } { { "conta_up.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/conta_up.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572356351485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572356351485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572356351578 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ssd_out_U_segundos timer.vhd(11) " "VHDL Signal Declaration warning at timer.vhd(11): used implicit default value for signal \"ssd_out_U_segundos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572356351582 "|timer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ssd_out_D_segundos timer.vhd(12) " "VHDL Signal Declaration warning at timer.vhd(12): used implicit default value for signal \"ssd_out_D_segundos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572356351583 "|timer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ssd_out_U_minutos timer.vhd(14) " "VHDL Signal Declaration warning at timer.vhd(14): used implicit default value for signal \"ssd_out_U_minutos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572356351583 "|timer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ssd_out_D_minutos timer.vhd(15) " "VHDL Signal Declaration warning at timer.vhd(15): used implicit default value for signal \"ssd_out_D_minutos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572356351583 "|timer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ssd_out_U_horas timer.vhd(17) " "VHDL Signal Declaration warning at timer.vhd(17): used implicit default value for signal \"ssd_out_U_horas\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572356351583 "|timer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ssd_out_D_horas timer.vhd(18) " "VHDL Signal Declaration warning at timer.vhd(18): used implicit default value for signal \"ssd_out_D_horas\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572356351583 "|timer"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_segundos\[0\] GND " "Pin \"ssd_out_U_segundos\[0\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_segundos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_segundos\[1\] GND " "Pin \"ssd_out_U_segundos\[1\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_segundos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_segundos\[2\] GND " "Pin \"ssd_out_U_segundos\[2\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_segundos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_segundos\[3\] GND " "Pin \"ssd_out_U_segundos\[3\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_segundos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_segundos\[4\] GND " "Pin \"ssd_out_U_segundos\[4\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_segundos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_segundos\[5\] GND " "Pin \"ssd_out_U_segundos\[5\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_segundos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_segundos\[6\] GND " "Pin \"ssd_out_U_segundos\[6\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_segundos[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_segundos\[0\] GND " "Pin \"ssd_out_D_segundos\[0\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_segundos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_segundos\[1\] GND " "Pin \"ssd_out_D_segundos\[1\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_segundos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_segundos\[2\] GND " "Pin \"ssd_out_D_segundos\[2\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_segundos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_segundos\[3\] GND " "Pin \"ssd_out_D_segundos\[3\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_segundos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_segundos\[4\] GND " "Pin \"ssd_out_D_segundos\[4\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_segundos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_segundos\[5\] GND " "Pin \"ssd_out_D_segundos\[5\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_segundos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_segundos\[6\] GND " "Pin \"ssd_out_D_segundos\[6\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_segundos[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_minutos\[0\] GND " "Pin \"ssd_out_U_minutos\[0\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_minutos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_minutos\[1\] GND " "Pin \"ssd_out_U_minutos\[1\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_minutos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_minutos\[2\] GND " "Pin \"ssd_out_U_minutos\[2\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_minutos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_minutos\[3\] GND " "Pin \"ssd_out_U_minutos\[3\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_minutos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_minutos\[4\] GND " "Pin \"ssd_out_U_minutos\[4\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_minutos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_minutos\[5\] GND " "Pin \"ssd_out_U_minutos\[5\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_minutos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_minutos\[6\] GND " "Pin \"ssd_out_U_minutos\[6\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_minutos[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_minutos\[0\] GND " "Pin \"ssd_out_D_minutos\[0\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_minutos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_minutos\[1\] GND " "Pin \"ssd_out_D_minutos\[1\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_minutos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_minutos\[2\] GND " "Pin \"ssd_out_D_minutos\[2\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_minutos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_minutos\[3\] GND " "Pin \"ssd_out_D_minutos\[3\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_minutos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_minutos\[4\] GND " "Pin \"ssd_out_D_minutos\[4\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_minutos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_minutos\[5\] GND " "Pin \"ssd_out_D_minutos\[5\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_minutos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_minutos\[6\] GND " "Pin \"ssd_out_D_minutos\[6\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_minutos[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_horas\[0\] GND " "Pin \"ssd_out_U_horas\[0\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_horas[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_horas\[1\] GND " "Pin \"ssd_out_U_horas\[1\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_horas[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_horas\[2\] GND " "Pin \"ssd_out_U_horas\[2\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_horas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_horas\[3\] GND " "Pin \"ssd_out_U_horas\[3\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_horas[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_horas\[4\] GND " "Pin \"ssd_out_U_horas\[4\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_horas[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_horas\[5\] GND " "Pin \"ssd_out_U_horas\[5\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_horas[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_U_horas\[6\] GND " "Pin \"ssd_out_U_horas\[6\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_U_horas[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_horas\[0\] GND " "Pin \"ssd_out_D_horas\[0\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_horas[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_horas\[1\] GND " "Pin \"ssd_out_D_horas\[1\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_horas[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_horas\[2\] GND " "Pin \"ssd_out_D_horas\[2\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_horas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_horas\[3\] GND " "Pin \"ssd_out_D_horas\[3\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_horas[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_horas\[4\] GND " "Pin \"ssd_out_D_horas\[4\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_horas[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_horas\[5\] GND " "Pin \"ssd_out_D_horas\[5\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_horas[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_out_D_horas\[6\] GND " "Pin \"ssd_out_D_horas\[6\]\" is stuck at GND" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572356352065 "|timer|ssd_out_D_horas[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1572356352065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572356352240 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572356352240 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50MHz " "No output dependent on input pin \"clk_50MHz\"" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572356352338 "|timer|clk_50MHz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "timer.vhd" "" { Text "/home/andre/DLP29006/DLP/AE4/timer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572356352338 "|timer|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1572356352338 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572356352338 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572356352338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572356352338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572356352351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 10:39:12 2019 " "Processing ended: Tue Oct 29 10:39:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572356352351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572356352351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572356352351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572356352351 ""}
