Description	DD MO RAM test 7M 7N		
Start		NEG	
Stop		NEG	
Clock		NEG	
Start Address	0x9800		
End Address	0x9BFF		
Delay	99		
Stop to Start	TRUE		
Clock to Phase2	TRUE		
Start to A15	TRUE		
NOP Mode	FALSE		
Force Write	TRUE		
Enable Address Counter	TRUE		
Enable Data Counter	TRUE		
Notes	For testing Motion Object RAM at7M and 7N, LS245 AT 6L. When prompted, turn off "Force R/W to LOW (write)" mode.		
Signal	Location	Pin	Signature
BR/W	7M	10	0000
A6	7M	1	0108
A5	7M	2	3A9A
A4	7M	3	H10F
A3	7M	4	HH53
A0	7M	5	7A33
A1	7M	6	29PP
A2	7M	7	0863
A7	7M	17	F61C
A8	7M	16	2946
A9	7M	15	4596
BR/W	7N	10	0000
A6	7N	1	0108
A5	7N	2	3A9A
A4	7N	3	H10F
A3	7N	4	HH53
A0	7N	5	7A33
A1	7N	6	29PP
A2	7N	7	0863
A7	7N	17	F61C
A8	7N	16	2946
A9	7N	15	4596
BR/W	6L	1	0000
DB7	7M	11	F61C
DB6	7M	12	0108
DB5	7M	13	3A9A
DB4	7M	14	H10F
DB3	7N	11	HH53
DB2	7N	12	0863
DB1	7N	13	29PP
DB0	7N	14	7A33
READ 	R/W	LOW	XXXX
DB7	6L	15	F61C
DB6	6L	18	0108
DB5	6L	16	3A9A
DB4	6L	17	H10F
DB3	6L	14	HH53
DB2	6L	13	0863
DB1	6L	12	29PP
DB0	6L	11	7A33
	7M	11	F61C
	7M	12	0108
	7M	13	3A9A
	7M	14	H10F
	7N	11	HH53
	7N	12	0863
	7N	13	29PP
	7N	14	7A33
FLOP	6J	1	29PP
HFB	5N	13	7A33
