{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669828423031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669828423031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 22:43:42 2022 " "Processing started: Wed Nov 30 22:43:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669828423031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828423031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FINALCPU -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FINALCPU -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828423031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669828423481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669828423481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components_package " "Found design unit 1: components_package" {  } { { "Components_package.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Components_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zero_checker-zero_ext " "Found design unit 1: Zero_checker-zero_ext" {  } { { "Zero_Check.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Zero_Check.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435242 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero_checker " "Found entity 1: Zero_checker" {  } { { "Zero_Check.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Zero_Check.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-bhv " "Found design unit 1: Testbench-bhv" {  } { { "Testbench.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435248 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporary_register_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporary_register_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temporary_Register_8bit-Temp_R8 " "Found design unit 1: Temporary_Register_8bit-Temp_R8" {  } { { "Temporary_Register_8bit.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Temporary_Register_8bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435248 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temporary_Register_8bit " "Found entity 1: Temporary_Register_8bit" {  } { { "Temporary_Register_8bit.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Temporary_Register_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporary_register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporary_register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temporary_Register_3bit-Temp_R3 " "Found design unit 1: Temporary_Register_3bit-Temp_R3" {  } { { "Temporary_Register_3bit.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Temporary_Register_3bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435248 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temporary_Register_3bit " "Found entity 1: Temporary_Register_3bit" {  } { { "Temporary_Register_3bit.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Temporary_Register_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporary_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporary_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temporary_Register-Temp_R " "Found design unit 1: Temporary_Register-Temp_R" {  } { { "Temporary_Register.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Temporary_Register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temporary_Register " "Found entity 1: Temporary_Register" {  } { { "Temporary_Register.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Temporary_Register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t1-t1ar " "Found design unit 1: t1-t1ar" {  } { { "T1.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/T1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435263 ""} { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Found entity 1: t1" {  } { { "T1.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/T1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9-SE9ar " "Found design unit 1: SE9-SE9ar" {  } { { "SE9.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/SE9.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435263 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9 " "Found entity 1: SE9" {  } { { "SE9.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/SE9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6-SE6ar " "Found design unit 1: SE6-SE6ar" {  } { { "SE6.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/SE6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435263 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6 " "Found entity 1: SE6" {  } { { "SE6.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/SE6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-rf " "Found design unit 1: Register_File-rf" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435280 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE-priority_encoder " "Found design unit 1: PE-priority_encoder" {  } { { "PE.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/PE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435280 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE " "Found entity 1: PE" {  } { { "PE.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/PE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_R " "Found design unit 1: PC-PC_R" {  } { { "PC.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435280 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_code_finder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op_code_finder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 op_code_finder-OPF " "Found design unit 1: op_code_finder-OPF" {  } { { "op_code_finder.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/op_code_finder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435280 ""} { "Info" "ISGN_ENTITY_NAME" "1 op_code_finder " "Found entity 1: op_code_finder" {  } { { "op_code_finder.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/op_code_finder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-mem " "Found design unit 1: memory-mem" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435295 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_for_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_for_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_for_Encoder-reg_dec " "Found design unit 1: decoder_for_Encoder-reg_dec" {  } { { "decoder_for_Encoder.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/decoder_for_Encoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435295 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_for_Encoder " "Found entity 1: decoder_for_Encoder" {  } { { "decoder_for_Encoder.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/decoder_for_Encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_postfix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_postfix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_postfix-DP " "Found design unit 1: data_postfix-DP" {  } { { "data_postfix.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_postfix.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435295 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_postfix " "Found entity 1: data_postfix" {  } { { "data_postfix.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_postfix.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-dpth " "Found design unit 1: data_path-dpth" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435295 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-cntrl " "Found design unit 1: controlpath-cntrl" {  } { { "controller.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/controller.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435311 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controller.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "continue_flag_tracker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file continue_flag_tracker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 continue_flag_tracker-CFT " "Found design unit 1: continue_flag_tracker-CFT" {  } { { "continue_flag_tracker.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/continue_flag_tracker.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435311 ""} { "Info" "ISGN_ENTITY_NAME" "1 continue_flag_tracker " "Found entity 1: continue_flag_tracker" {  } { { "continue_flag_tracker.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/continue_flag_tracker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_Gate-AND_ar " "Found design unit 1: AND_Gate-AND_ar" {  } { { "AND_Gate.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/AND_Gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435311 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_Gate " "Found entity 1: AND_Gate" {  } { { "AND_Gate.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/AND_Gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu " "Found design unit 1: ALU-alu" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435311 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828435311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_path " "Elaborating entity \"data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669828435453 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[0\] data_path.vhd(211) " "Inferred latch for \"PC_in\[0\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[1\] data_path.vhd(211) " "Inferred latch for \"PC_in\[1\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[2\] data_path.vhd(211) " "Inferred latch for \"PC_in\[2\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[3\] data_path.vhd(211) " "Inferred latch for \"PC_in\[3\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[4\] data_path.vhd(211) " "Inferred latch for \"PC_in\[4\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[5\] data_path.vhd(211) " "Inferred latch for \"PC_in\[5\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[6\] data_path.vhd(211) " "Inferred latch for \"PC_in\[6\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[7\] data_path.vhd(211) " "Inferred latch for \"PC_in\[7\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[8\] data_path.vhd(211) " "Inferred latch for \"PC_in\[8\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[9\] data_path.vhd(211) " "Inferred latch for \"PC_in\[9\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[10\] data_path.vhd(211) " "Inferred latch for \"PC_in\[10\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[11\] data_path.vhd(211) " "Inferred latch for \"PC_in\[11\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[12\] data_path.vhd(211) " "Inferred latch for \"PC_in\[12\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[13\] data_path.vhd(211) " "Inferred latch for \"PC_in\[13\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[14\] data_path.vhd(211) " "Inferred latch for \"PC_in\[14\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[15\] data_path.vhd(211) " "Inferred latch for \"PC_in\[15\]\" at data_path.vhd(211)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[0\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[0\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[1\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[1\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[2\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[2\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[3\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[3\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[4\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[4\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[5\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[5\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[6\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[6\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[7\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[7\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[8\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[8\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[9\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[9\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[10\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[10\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[11\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[11\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[12\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[12\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[13\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[13\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[14\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[14\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_in\[15\] data_path.vhd(197) " "Inferred latch for \"mem_add_in\[15\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[0\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[0\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[1\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[1\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[2\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[2\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[3\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[3\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[4\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[4\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[5\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[5\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[6\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[6\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[7\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[7\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[8\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[8\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[9\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[9\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[10\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[10\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[11\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[11\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[12\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[12\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[13\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[13\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[14\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[14\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[15\] data_path.vhd(195) " "Inferred latch for \"mem_data_in\[15\]\" at data_path.vhd(195)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[0\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[0\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[1\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[1\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[2\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[2\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[3\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[3\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[4\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[4\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[5\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[5\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[6\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[6\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[7\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[7\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[8\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[8\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[9\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[9\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[10\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[10\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[11\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[11\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[12\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[12\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[13\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[13\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[14\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[14\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_writer\[15\] data_path.vhd(188) " "Inferred latch for \"data3_writer\[15\]\" at data_path.vhd(188)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add3_read\[0\] data_path.vhd(183) " "Inferred latch for \"add3_read\[0\]\" at data_path.vhd(183)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add3_read\[1\] data_path.vhd(183) " "Inferred latch for \"add3_read\[1\]\" at data_path.vhd(183)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add3_read\[2\] data_path.vhd(183) " "Inferred latch for \"add3_read\[2\]\" at data_path.vhd(183)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add2_read\[0\] data_path.vhd(180) " "Inferred latch for \"add2_read\[0\]\" at data_path.vhd(180)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add2_read\[1\] data_path.vhd(180) " "Inferred latch for \"add2_read\[1\]\" at data_path.vhd(180)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add2_read\[2\] data_path.vhd(180) " "Inferred latch for \"add2_read\[2\]\" at data_path.vhd(180)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5_data_in\[0\] data_path.vhd(174) " "Inferred latch for \"T5_data_in\[0\]\" at data_path.vhd(174)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5_data_in\[1\] data_path.vhd(174) " "Inferred latch for \"T5_data_in\[1\]\" at data_path.vhd(174)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5_data_in\[2\] data_path.vhd(174) " "Inferred latch for \"T5_data_in\[2\]\" at data_path.vhd(174)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5_data_in\[3\] data_path.vhd(174) " "Inferred latch for \"T5_data_in\[3\]\" at data_path.vhd(174)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5_data_in\[4\] data_path.vhd(174) " "Inferred latch for \"T5_data_in\[4\]\" at data_path.vhd(174)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5_data_in\[5\] data_path.vhd(174) " "Inferred latch for \"T5_data_in\[5\]\" at data_path.vhd(174)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5_data_in\[6\] data_path.vhd(174) " "Inferred latch for \"T5_data_in\[6\]\" at data_path.vhd(174)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5_data_in\[7\] data_path.vhd(174) " "Inferred latch for \"T5_data_in\[7\]\" at data_path.vhd(174)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_data_in\[0\] data_path.vhd(170) " "Inferred latch for \"T4_data_in\[0\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_data_in\[1\] data_path.vhd(170) " "Inferred latch for \"T4_data_in\[1\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_data_in\[2\] data_path.vhd(170) " "Inferred latch for \"T4_data_in\[2\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435468 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[0\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[0\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435484 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[1\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[1\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435484 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[2\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[2\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435484 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[3\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[3\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435484 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[4\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[4\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435484 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[5\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[5\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435484 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[6\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[6\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435484 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[7\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[7\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435484 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[8\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[8\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435484 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[9\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[9\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[10\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[10\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[11\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[11\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[12\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[12\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[13\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[13\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[14\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[14\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_data_in\[15\] data_path.vhd(166) " "Inferred latch for \"T3_data_in\[15\]\" at data_path.vhd(166)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[0\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[0\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[1\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[1\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[2\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[2\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[3\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[3\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[4\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[4\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[5\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[5\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[6\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[6\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[7\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[7\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[8\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[8\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[9\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[9\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[10\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[10\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[11\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[11\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[12\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[12\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[13\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[13\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[14\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[14\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[15\] data_path.vhd(161) " "Inferred latch for \"T2_data_in\[15\]\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[0\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[0\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[1\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[1\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[2\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[2\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[3\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[3\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[4\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[4\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[5\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[5\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[6\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[6\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[7\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[7\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[8\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[8\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[9\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[9\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[10\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[10\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[11\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[11\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[12\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[12\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[13\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[13\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[14\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[14\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_b\[15\] data_path.vhd(150) " "Inferred latch for \"alu_in_b\[15\]\" at data_path.vhd(150)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[0\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[0\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[1\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[1\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[2\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[2\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[3\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[3\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[4\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[4\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[5\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[5\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[6\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[6\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[7\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[7\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[8\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[8\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[9\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[9\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[10\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[10\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[11\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[11\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[12\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[12\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[13\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[13\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[14\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[14\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_a\[15\] data_path.vhd(147) " "Inferred latch for \"alu_in_a\[15\]\" at data_path.vhd(147)" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:Mem " "Elaborating entity \"memory\" for hierarchy \"memory:Mem\"" {  } { { "data_path.vhd" "Mem" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_rd memory.vhd(61) " "VHDL Process Statement warning at memory.vhd(61): signal \"memory_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_element memory.vhd(62) " "VHDL Process Statement warning at memory.vhd(62): signal \"memory_element\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_in memory.vhd(62) " "VHDL Process Statement warning at memory.vhd(62): signal \"address_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out memory.vhd(54) " "VHDL Process Statement warning at memory.vhd(54): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] memory.vhd(54) " "Inferred latch for \"data_out\[0\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] memory.vhd(54) " "Inferred latch for \"data_out\[1\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] memory.vhd(54) " "Inferred latch for \"data_out\[2\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] memory.vhd(54) " "Inferred latch for \"data_out\[3\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] memory.vhd(54) " "Inferred latch for \"data_out\[4\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] memory.vhd(54) " "Inferred latch for \"data_out\[5\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] memory.vhd(54) " "Inferred latch for \"data_out\[6\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] memory.vhd(54) " "Inferred latch for \"data_out\[7\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] memory.vhd(54) " "Inferred latch for \"data_out\[8\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] memory.vhd(54) " "Inferred latch for \"data_out\[9\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] memory.vhd(54) " "Inferred latch for \"data_out\[10\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] memory.vhd(54) " "Inferred latch for \"data_out\[11\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] memory.vhd(54) " "Inferred latch for \"data_out\[12\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] memory.vhd(54) " "Inferred latch for \"data_out\[13\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] memory.vhd(54) " "Inferred latch for \"data_out\[14\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] memory.vhd(54) " "Inferred latch for \"data_out\[15\]\" at memory.vhd(54)" {  } { { "memory.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 "|data_path|memory:Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "continue_flag_tracker continue_flag_tracker:CFT " "Elaborating entity \"continue_flag_tracker\" for hierarchy \"continue_flag_tracker:CFT\"" {  } { { "data_path.vhd" "CFT" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435485 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_var continue_flag_tracker.vhd(25) " "VHDL Process Statement warning at continue_flag_tracker.vhd(25): signal \"con_var\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "continue_flag_tracker.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/continue_flag_tracker.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435500 "|data_path|continue_flag_tracker:CFT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "con_var continue_flag_tracker.vhd(14) " "VHDL Process Statement warning at continue_flag_tracker.vhd(14): inferring latch(es) for signal or variable \"con_var\", which holds its previous value in one or more paths through the process" {  } { { "continue_flag_tracker.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/continue_flag_tracker.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669828435500 "|data_path|continue_flag_tracker:CFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "con_var continue_flag_tracker.vhd(14) " "Inferred latch for \"con_var\" at continue_flag_tracker.vhd(14)" {  } { { "continue_flag_tracker.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/continue_flag_tracker.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435500 "|data_path|continue_flag_tracker:CFT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_postfix data_postfix:DP " "Elaborating entity \"data_postfix\" for hierarchy \"data_postfix:DP\"" {  } { { "data_path.vhd" "DP" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9 SE9:SE9c " "Elaborating entity \"SE9\" for hierarchy \"SE9:SE9c\"" {  } { { "data_path.vhd" "SE9c" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6 SE6:SE6c " "Elaborating entity \"SE6\" for hierarchy \"SE6:SE6c\"" {  } { { "data_path.vhd" "SE6c" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE PE:Priority_Encoder " "Elaborating entity \"PE\" for hierarchy \"PE:Priority_Encoder\"" {  } { { "data_path.vhd" "Priority_Encoder" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435500 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pe_var PE.vhd(15) " "VHDL Process Statement warning at PE.vhd(15): inferring latch(es) for signal or variable \"pe_var\", which holds its previous value in one or more paths through the process" {  } { { "PE.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/PE.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669828435500 "|data_path|PE:Priority_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe_var\[0\] PE.vhd(18) " "Inferred latch for \"pe_var\[0\]\" at PE.vhd(18)" {  } { { "PE.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/PE.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435500 "|data_path|PE:Priority_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe_var\[1\] PE.vhd(18) " "Inferred latch for \"pe_var\[1\]\" at PE.vhd(18)" {  } { { "PE.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/PE.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435500 "|data_path|PE:Priority_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe_var\[2\] PE.vhd(18) " "Inferred latch for \"pe_var\[2\]\" at PE.vhd(18)" {  } { { "PE.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/PE.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435500 "|data_path|PE:Priority_Encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_for_Encoder decoder_for_Encoder:DFE " "Elaborating entity \"decoder_for_Encoder\" for hierarchy \"decoder_for_Encoder:DFE\"" {  } { { "data_path.vhd" "DFE" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435516 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_Encoder_out\[0\] decoder_for_Encoder.vhd(13) " "Inferred latch for \"decoder_Encoder_out\[0\]\" at decoder_for_Encoder.vhd(13)" {  } { { "decoder_for_Encoder.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/decoder_for_Encoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435516 "|data_path|decoder_for_Encoder:DFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_Encoder_out\[1\] decoder_for_Encoder.vhd(13) " "Inferred latch for \"decoder_Encoder_out\[1\]\" at decoder_for_Encoder.vhd(13)" {  } { { "decoder_for_Encoder.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/decoder_for_Encoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435516 "|data_path|decoder_for_Encoder:DFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_Encoder_out\[2\] decoder_for_Encoder.vhd(13) " "Inferred latch for \"decoder_Encoder_out\[2\]\" at decoder_for_Encoder.vhd(13)" {  } { { "decoder_for_Encoder.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/decoder_for_Encoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435516 "|data_path|decoder_for_Encoder:DFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_Encoder_out\[3\] decoder_for_Encoder.vhd(13) " "Inferred latch for \"decoder_Encoder_out\[3\]\" at decoder_for_Encoder.vhd(13)" {  } { { "decoder_for_Encoder.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/decoder_for_Encoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435516 "|data_path|decoder_for_Encoder:DFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_Encoder_out\[4\] decoder_for_Encoder.vhd(13) " "Inferred latch for \"decoder_Encoder_out\[4\]\" at decoder_for_Encoder.vhd(13)" {  } { { "decoder_for_Encoder.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/decoder_for_Encoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435516 "|data_path|decoder_for_Encoder:DFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_Encoder_out\[5\] decoder_for_Encoder.vhd(13) " "Inferred latch for \"decoder_Encoder_out\[5\]\" at decoder_for_Encoder.vhd(13)" {  } { { "decoder_for_Encoder.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/decoder_for_Encoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435516 "|data_path|decoder_for_Encoder:DFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_Encoder_out\[6\] decoder_for_Encoder.vhd(13) " "Inferred latch for \"decoder_Encoder_out\[6\]\" at decoder_for_Encoder.vhd(13)" {  } { { "decoder_for_Encoder.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/decoder_for_Encoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435516 "|data_path|decoder_for_Encoder:DFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_Encoder_out\[7\] decoder_for_Encoder.vhd(13) " "Inferred latch for \"decoder_Encoder_out\[7\]\" at decoder_for_Encoder.vhd(13)" {  } { { "decoder_for_Encoder.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/decoder_for_Encoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435516 "|data_path|decoder_for_Encoder:DFE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_Gate AND_Gate:ANDG " "Elaborating entity \"AND_Gate\" for hierarchy \"AND_Gate:ANDG\"" {  } { { "data_path.vhd" "ANDG" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero_checker Zero_checker:Zero_check " "Elaborating entity \"Zero_checker\" for hierarchy \"Zero_checker:Zero_check\"" {  } { { "data_path.vhd" "Zero_check" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t1 t1:T1R " "Elaborating entity \"t1\" for hierarchy \"t1:T1R\"" {  } { { "data_path.vhd" "T1R" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_code_finder op_code_finder:OPF " "Elaborating entity \"op_code_finder\" for hierarchy \"op_code_finder:OPF\"" {  } { { "data_path.vhd" "OPF" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:RF " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:RF\"" {  } { { "data_path.vhd" "RF" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 Register_File.vhd(84) " "VHDL Process Statement warning at Register_File.vhd(84): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 Register_File.vhd(86) " "VHDL Process Statement warning at Register_File.vhd(86): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 Register_File.vhd(88) " "VHDL Process Statement warning at Register_File.vhd(88): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 Register_File.vhd(90) " "VHDL Process Statement warning at Register_File.vhd(90): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 Register_File.vhd(92) " "VHDL Process Statement warning at Register_File.vhd(92): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 Register_File.vhd(94) " "VHDL Process Statement warning at Register_File.vhd(94): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 Register_File.vhd(96) " "VHDL Process Statement warning at Register_File.vhd(96): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 Register_File.vhd(98) " "VHDL Process Statement warning at Register_File.vhd(98): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 Register_File.vhd(102) " "VHDL Process Statement warning at Register_File.vhd(102): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 Register_File.vhd(104) " "VHDL Process Statement warning at Register_File.vhd(104): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 Register_File.vhd(106) " "VHDL Process Statement warning at Register_File.vhd(106): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 Register_File.vhd(108) " "VHDL Process Statement warning at Register_File.vhd(108): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 Register_File.vhd(110) " "VHDL Process Statement warning at Register_File.vhd(110): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 Register_File.vhd(112) " "VHDL Process Statement warning at Register_File.vhd(112): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 Register_File.vhd(114) " "VHDL Process Statement warning at Register_File.vhd(114): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 Register_File.vhd(116) " "VHDL Process Statement warning at Register_File.vhd(116): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_Temp Register_File.vhd(119) " "VHDL Process Statement warning at Register_File.vhd(119): signal \"D1_Temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2_Temp Register_File.vhd(120) " "VHDL Process Statement warning at Register_File.vhd(120): signal \"D2_Temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1_Temp Register_File.vhd(79) " "VHDL Process Statement warning at Register_File.vhd(79): inferring latch(es) for signal or variable \"D1_Temp\", which holds its previous value in one or more paths through the process" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2_Temp Register_File.vhd(79) " "VHDL Process Statement warning at Register_File.vhd(79): inferring latch(es) for signal or variable \"D2_Temp\", which holds its previous value in one or more paths through the process" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[0\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[0\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[1\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[1\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[2\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[2\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[3\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[3\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[4\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[4\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[5\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[5\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[6\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[6\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[7\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[7\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[8\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[8\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[9\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[9\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[10\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[10\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435532 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[11\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[11\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[12\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[12\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[13\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[13\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[14\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[14\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_Temp\[15\] Register_File.vhd(79) " "Inferred latch for \"D2_Temp\[15\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[0\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[0\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[1\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[1\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[2\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[2\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[3\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[3\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[4\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[4\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[5\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[5\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[6\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[6\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[7\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[7\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[8\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[8\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[9\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[9\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[10\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[10\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[11\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[11\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[12\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[12\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[13\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[13\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[14\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[14\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_Temp\[15\] Register_File.vhd(79) " "Inferred latch for \"D1_Temp\[15\]\" at Register_File.vhd(79)" {  } { { "Register_File.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/Register_File.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 "|data_path|Register_File:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic_Logical_Unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic_Logical_Unit\"" {  } { { "data_path.vhd" "Arithmetic_Logical_Unit" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435543 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_2s_compliment ALU.vhd(35) " "VHDL Process Statement warning at ALU.vhd(35): signal \"a_2s_compliment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_2s_compliment ALU.vhd(35) " "VHDL Process Statement warning at ALU.vhd(35): signal \"b_2s_compliment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_2s_compliment ALU.vhd(38) " "VHDL Process Statement warning at ALU.vhd(38): signal \"b_2s_compliment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_2s_compliment ALU.vhd(39) " "VHDL Process Statement warning at ALU.vhd(39): signal \"a_2s_compliment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_c_temp ALU.vhd(30) " "VHDL Process Statement warning at ALU.vhd(30): inferring latch(es) for signal or variable \"alu_c_temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_c_dueto_2s_compliment ALU.vhd(30) " "VHDL Process Statement warning at ALU.vhd(30): inferring latch(es) for signal or variable \"alu_c_dueto_2s_compliment\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[0\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[0\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[1\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[1\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[2\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[2\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[3\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[3\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[4\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[4\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[5\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[5\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[6\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[6\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[7\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[7\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[8\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[8\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[9\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[9\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[10\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[10\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[11\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[11\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[12\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[12\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[13\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[13\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[14\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[14\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_dueto_2s_compliment\[15\] ALU.vhd(30) " "Inferred latch for \"alu_c_dueto_2s_compliment\[15\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[0\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[0\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[1\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[1\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[2\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[2\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[3\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[3\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[4\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[4\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[5\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[5\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[6\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[6\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[7\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[7\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[8\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[8\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[9\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[9\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[10\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[10\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[11\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[11\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[12\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[12\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[13\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[13\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[14\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[14\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_c_temp\[15\] ALU.vhd(30) " "Inferred latch for \"alu_c_temp\[15\]\" at ALU.vhd(30)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 "|data_path|ALU:Arithmetic_Logical_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:Program_counter " "Elaborating entity \"PC\" for hierarchy \"PC:Program_counter\"" {  } { { "data_path.vhd" "Program_counter" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporary_Register Temporary_Register:T2 " "Elaborating entity \"Temporary_Register\" for hierarchy \"Temporary_Register:T2\"" {  } { { "data_path.vhd" "T2" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporary_Register_3bit Temporary_Register_3bit:T4 " "Elaborating entity \"Temporary_Register_3bit\" for hierarchy \"Temporary_Register_3bit:T4\"" {  } { { "data_path.vhd" "T4" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporary_Register_8bit Temporary_Register_8bit:T5 " "Elaborating entity \"Temporary_Register_8bit\" for hierarchy \"Temporary_Register_8bit:T5\"" {  } { { "data_path.vhd" "T5" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828435564 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[1\] " "LATCH primitive \"data3_writer\[1\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[2\] " "LATCH primitive \"data3_writer\[2\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[3\] " "LATCH primitive \"data3_writer\[3\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[4\] " "LATCH primitive \"data3_writer\[4\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[5\] " "LATCH primitive \"data3_writer\[5\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[6\] " "LATCH primitive \"data3_writer\[6\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[7\] " "LATCH primitive \"data3_writer\[7\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[8\] " "LATCH primitive \"data3_writer\[8\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[9\] " "LATCH primitive \"data3_writer\[9\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[10\] " "LATCH primitive \"data3_writer\[10\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[11\] " "LATCH primitive \"data3_writer\[11\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[12\] " "LATCH primitive \"data3_writer\[12\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[13\] " "LATCH primitive \"data3_writer\[13\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[14\] " "LATCH primitive \"data3_writer\[14\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[15\] " "LATCH primitive \"data3_writer\[15\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "add3_read\[1\] " "LATCH primitive \"add3_read\[1\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 183 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "add3_read\[2\] " "LATCH primitive \"add3_read\[2\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 183 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data3_writer\[0\] " "LATCH primitive \"data3_writer\[0\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 188 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "add3_read\[0\] " "LATCH primitive \"add3_read\[0\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 183 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669828436165 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 16 0 1 1 " "1 out of 16 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "15 " "Memory Initialization File Address 15 is not initialized" {  } { { "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/db/DUT.ram0_memory_e411fb78.hdl.mif" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/db/DUT.ram0_memory_e411fb78.hdl.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1669828436197 ""}  } { { "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/db/DUT.ram0_memory_e411fb78.hdl.mif" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/db/DUT.ram0_memory_e411fb78.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1669828436197 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "memory:Mem\|memory_element " "RAM logic \"memory:Mem\|memory_element\" is uninferred because MIF is not supported for the selected family" {  } { { "memory.vhd" "memory_element" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/memory.vhd" 30 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1669828436244 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669828436244 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:Arithmetic_Logical_Unit\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:Arithmetic_Logical_Unit\|Add1\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Add1" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669828436655 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669828436655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:Arithmetic_Logical_Unit\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"ALU:Arithmetic_Logical_Unit\|lpm_add_sub:Add1\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828436796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:Arithmetic_Logical_Unit\|lpm_add_sub:Add1 " "Instantiated megafunction \"ALU:Arithmetic_Logical_Unit\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669828436796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669828436796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669828436796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669828436796 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669828436796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hai " "Found entity 1: add_sub_hai" {  } { { "db/add_sub_hai.tdf" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/db/add_sub_hai.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669828436907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828436907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "continue_flag_tracker:CFT\|con_var " "Latch continue_flag_tracker:CFT\|con_var has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t1:T1R\|t1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal t1:T1R\|t1_out\[0\]" {  } { { "T1.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/T1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437443 ""}  } { { "continue_flag_tracker.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/continue_flag_tracker.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[0\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437443 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[1\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437443 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[2\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437443 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[3\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437443 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[4\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437443 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[5\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437443 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[6\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437443 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[7\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437443 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[8\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437443 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[9\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437443 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[10\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437446 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[11\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437448 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[12\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437449 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[13\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437449 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[14\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437449 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_temp\[15\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op_select\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437449 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[1\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[2\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[3\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[4\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[5\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[6\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[7\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[8\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[9\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[10\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[11\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[12\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[13\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[14\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[15\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[0\] " "Latch ALU:Arithmetic_Logical_Unit\|alu_c_dueto_2s_compliment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_op_select\[1\] " "Ports ENA and CLR on the latch are fed by the same signal alu_op_select\[1\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[15\] " "Latch T2_data_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[14\] " "Latch T2_data_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[13\] " "Latch T2_data_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[12\] " "Latch T2_data_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[11\] " "Latch T2_data_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[10\] " "Latch T2_data_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[9\] " "Latch T2_data_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[8\] " "Latch T2_data_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[7\] " "Latch T2_data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[6\] " "Latch T2_data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[5\] " "Latch T2_data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[4\] " "Latch T2_data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[3\] " "Latch T2_data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[2\] " "Latch T2_data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[1\] " "Latch T2_data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2_data_in\[0\] " "Latch T2_data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2_select\[0\] " "Ports D and ENA on the latch are fed by the same signal t2_select\[0\]" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669828437450 ""}  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669828437450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669828438335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669828440635 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669828440635 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_data_select " "No output dependent on input pin \"mem_data_select\"" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669828440872 "|data_path|mem_data_select"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "data_path.vhd" "" { Text "D:/IITB/Academics/Semester3/EE224/Project/Final/EE224_Course_Project/CPU/data_path.vhd" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669828440872 "|data_path|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669828440872 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1296 " "Implemented 1296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669828440872 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669828440872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1259 " "Implemented 1259 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669828440872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669828440872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669828440953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 22:44:00 2022 " "Processing ended: Wed Nov 30 22:44:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669828440953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669828440953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669828440953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669828440953 ""}
