

================================================================
== Vivado HLS Report for 'SepFilter2D'
================================================================
* Date:           Wed Dec  5 01:56:12 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.886|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+----------+
    |   Latency   |   Interval  | Pipeline |
    | min |  max  | min |  max  |   Type   |
    +-----+-------+-----+-------+----------+
    |  180|  69124|  178|  69122| dataflow |
    +-----+-------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+-----+-------+-----+-------+---------+
        |                          |                       |   Latency   |   Interval  | Pipeline|
        |         Instance         |         Module        | min |  max  | min |  max  |   Type  |
        +--------------------------+-----------------------+-----+-------+-----+-------+---------+
        |column_filter_U0          |column_filter          |  109|  68381|  109|  68381|   none  |
        |row_filter_U0             |row_filter             |  177|  69121|  177|  69121|   none  |
        |SepFilter2D_entry236_U0   |SepFilter2D_entry236   |    0|      0|    0|      0|   none  |
        |SepFilter2D_Block_p_U0    |SepFilter2D_Block_p    |    0|      0|    0|      0|   none  |
        |SepFilter2D_Block_p_1_U0  |SepFilter2D_Block_p_1  |    0|      0|    0|      0|   none  |
        +--------------------------+-----------------------+-----+-------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      34|
|FIFO             |        0|      -|      45|     292|
|Instance         |        7|      -|    2429|    4287|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|       6|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        7|      0|    2480|    4649|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+------+------+
    |         Instance         |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+-----------------------+---------+-------+------+------+
    |SepFilter2D_Block_p_U0    |SepFilter2D_Block_p    |        0|      0|     2|    29|
    |SepFilter2D_Block_p_1_U0  |SepFilter2D_Block_p_1  |        0|      0|     3|    29|
    |SepFilter2D_entry236_U0   |SepFilter2D_entry236   |        0|      0|     3|    56|
    |column_filter_U0          |column_filter          |        7|      0|  1009|  2421|
    |row_filter_U0             |row_filter             |        0|      0|  1412|  1752|
    +--------------------------+-----------------------+---------+-------+------+------+
    |Total                     |                       |        7|      0|  2429|  4287|
    +--------------------------+-----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |p_read2_c_U             |        0|  5|  16|     2|    1|        2|
    |p_read3_c_U             |        0|  5|  16|     2|    1|        2|
    |p_src_cols_V_read_c5_U  |        0|  5|  44|     2|   32|       64|
    |p_src_cols_V_read_c_U   |        0|  5|  44|     3|   32|       96|
    |p_src_rows_V_read_c4_U  |        0|  5|  44|     2|   32|       64|
    |p_src_rows_V_read_c_U   |        0|  5|  44|     3|   32|       96|
    |tempY_stream_0_V_V_U    |        0|  5|  52|     2|   40|       80|
    |this_assign_1_channe_U  |        0|  5|  16|     2|    1|        2|
    |this_assign_24_0_c_U    |        0|  5|  16|     3|    1|        3|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0| 45| 292|    21|  172|      409|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |SepFilter2D_entry236_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |column_filter_U0_ap_ready_count           |     +    |      0|  0|  10|           2|           1|
    |SepFilter2D_entry236_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |SepFilter2D_entry236_U0_start_full_n      |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |column_filter_U0_ap_start                 |    and   |      0|  0|   2|           1|           1|
    |ap_sync_SepFilter2D_entry236_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_column_filter_U0_ap_ready         |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  34|          11|           9|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |SepFilter2D_entry236_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_SepFilter2D_entry236_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_column_filter_U0_ap_ready         |   9|          2|    1|          2|
    |column_filter_U0_ap_ready_count               |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |SepFilter2D_entry236_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_SepFilter2D_entry236_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_column_filter_U0_ap_ready         |  1|   0|    1|          0|
    |column_filter_U0_ap_ready_count               |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|p_src_rows_V_read              |  in |   32|   ap_none  |   p_src_rows_V_read   |    scalar    |
|p_src_rows_V_read_ap_vld       |  in |    1|   ap_none  |   p_src_rows_V_read   |    scalar    |
|p_src_cols_V_read              |  in |   32|   ap_none  |   p_src_cols_V_read   |    scalar    |
|p_src_cols_V_read_ap_vld       |  in |    1|   ap_none  |   p_src_cols_V_read   |    scalar    |
|p_src_data_stream_V_V_dout     |  in |   35|   ap_fifo  | p_src_data_stream_V_V |    pointer   |
|p_src_data_stream_V_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V_V |    pointer   |
|p_src_data_stream_V_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V_V |    pointer   |
|p_dst_data_stream_V_V_din      | out |   35|   ap_fifo  | p_dst_data_stream_V_V |    pointer   |
|p_dst_data_stream_V_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V_V |    pointer   |
|p_dst_data_stream_V_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V_V |    pointer   |
|ap_clk                         |  in |    1| ap_ctrl_hs |      SepFilter2D      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      SepFilter2D      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      SepFilter2D      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      SepFilter2D      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      SepFilter2D      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      SepFilter2D      | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |      SepFilter2D      | return value |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_src_cols_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_cols_V_read)"   --->   Operation 6 'read' 'p_src_cols_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_src_rows_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_rows_V_read)"   --->   Operation 7 'read' 'p_src_rows_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_assign_24_0_c = alloca i1, align 1"   --->   Operation 8 'alloca' 'this_assign_24_0_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_src_cols_V_read_c5 = alloca i32, align 4"   --->   Operation 9 'alloca' 'p_src_cols_V_read_c5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_src_rows_V_read_c4 = alloca i32, align 4"   --->   Operation 10 'alloca' 'p_src_rows_V_read_c4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read3_c = alloca i1, align 1"   --->   Operation 11 'alloca' 'p_read3_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read2_c = alloca i1, align 1"   --->   Operation 12 'alloca' 'p_read2_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_src_cols_V_read_c = alloca i32, align 4"   --->   Operation 13 'alloca' 'p_src_cols_V_read_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_src_rows_V_read_c = alloca i32, align 4"   --->   Operation 14 'alloca' 'p_src_rows_V_read_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tempY_stream_0_V_V = alloca i40, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:980->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1000->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1322]   --->   Operation 15 'alloca' 'tempY_stream_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (2.26ns)   --->   "call fastcc void @SepFilter2D.entry236(i32 %p_src_rows_V_read_2, i32 %p_src_cols_V_read_2, i32* %p_src_rows_V_read_c, i32* %p_src_cols_V_read_c, i1* %p_read2_c, i1* %p_read3_c)"   --->   Operation 16 'call' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.57>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%this_assign_1_channe = call fastcc i1 @SepFilter2D_Block__p.1(i1* %p_read3_c)"   --->   Operation 17 'call' 'this_assign_1_channe' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_2 : Operation 18 [2/2] (1.57ns)   --->   "call fastcc void @column_filter(i35* %p_src_data_stream_V_V, i40* %tempY_stream_0_V_V, i1 %this_assign_1_channe, i32* %p_src_rows_V_read_c, i32* %p_src_cols_V_read_c, i32* %p_src_rows_V_read_c4, i32* %p_src_cols_V_read_c5)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:982->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1000->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1322]   --->   Operation 18 'call' <Predicate = true> <Delay = 1.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @column_filter(i35* %p_src_data_stream_V_V, i40* %tempY_stream_0_V_V, i1 %this_assign_1_channe, i32* %p_src_rows_V_read_c, i32* %p_src_cols_V_read_c, i32* %p_src_rows_V_read_c4, i32* %p_src_cols_V_read_c5)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:982->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1000->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1322]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call fastcc void @SepFilter2D_Block__p(i1* nocapture %p_read2_c, i1* %this_assign_24_0_c)"   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @row_filter(i40* %tempY_stream_0_V_V, i35* %p_dst_data_stream_V_V, i1* nocapture %this_assign_24_0_c, i32* nocapture %p_src_rows_V_read_c4, i32* nocapture %p_src_cols_V_read_c5)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:984->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1000->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1322]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i35* %p_src_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i35* %p_dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:977->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1000->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1322]   --->   Operation 24 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @tempY_stream_LF_0_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i40* %tempY_stream_0_V_V, i40* %tempY_stream_0_V_V)"   --->   Operation 25 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %tempY_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @p_src_OC_rows_OC_V_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %p_src_rows_V_read_c, i32* %p_src_rows_V_read_c)"   --->   Operation 27 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V_read_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @p_src_OC_cols_OC_V_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %p_src_cols_V_read_c, i32* %p_src_cols_V_read_c)"   --->   Operation 29 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V_read_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @p_OC_read2_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1* %p_read2_c, i1* %p_read2_c)"   --->   Operation 31 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %p_read2_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @p_OC_read3_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1* %p_read3_c, i1* %p_read3_c)"   --->   Operation 33 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %p_read3_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @p_src_OC_rows_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_rows_V_read_c4, i32* %p_src_rows_V_read_c4)"   --->   Operation 35 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V_read_c4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @p_src_OC_cols_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_cols_V_read_c5, i32* %p_src_cols_V_read_c5)"   --->   Operation 37 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V_read_c5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @this_OC_assign_OC_24, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i1* %this_assign_24_0_c, i1* %this_assign_24_0_c)"   --->   Operation 39 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %this_assign_24_0_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @row_filter(i40* %tempY_stream_0_V_V, i35* %p_dst_data_stream_V_V, i1* nocapture %this_assign_24_0_c, i32* nocapture %p_src_rows_V_read_c4, i32* nocapture %p_src_cols_V_read_c5)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:984->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1000->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1322]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1323]   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_src_cols_V_read_2  (read                ) [ 000000]
p_src_rows_V_read_2  (read                ) [ 000000]
this_assign_24_0_c   (alloca              ) [ 001111]
p_src_cols_V_read_c5 (alloca              ) [ 001111]
p_src_rows_V_read_c4 (alloca              ) [ 001111]
p_read3_c            (alloca              ) [ 011111]
p_read2_c            (alloca              ) [ 011111]
p_src_cols_V_read_c  (alloca              ) [ 011111]
p_src_rows_V_read_c  (alloca              ) [ 011111]
tempY_stream_0_V_V   (alloca              ) [ 001111]
StgValue_16          (call                ) [ 000000]
this_assign_1_channe (call                ) [ 000100]
StgValue_19          (call                ) [ 000000]
StgValue_20          (call                ) [ 000000]
StgValue_22          (specinterface       ) [ 000000]
StgValue_23          (specinterface       ) [ 000000]
StgValue_24          (specdataflowpipeline) [ 000000]
empty                (specchannel         ) [ 000000]
StgValue_26          (specinterface       ) [ 000000]
empty_46             (specchannel         ) [ 000000]
StgValue_28          (specinterface       ) [ 000000]
empty_47             (specchannel         ) [ 000000]
StgValue_30          (specinterface       ) [ 000000]
empty_48             (specchannel         ) [ 000000]
StgValue_32          (specinterface       ) [ 000000]
empty_49             (specchannel         ) [ 000000]
StgValue_34          (specinterface       ) [ 000000]
empty_50             (specchannel         ) [ 000000]
StgValue_36          (specinterface       ) [ 000000]
empty_51             (specchannel         ) [ 000000]
StgValue_38          (specinterface       ) [ 000000]
empty_52             (specchannel         ) [ 000000]
StgValue_40          (specinterface       ) [ 000000]
StgValue_41          (call                ) [ 000000]
StgValue_42          (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SepFilter2D.entry236"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SepFilter2D_Block__p.1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="column_filter"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SepFilter2D_Block__p"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_filter"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempY_stream_LF_0_NF"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_rows_OC_V_OC_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_cols_OC_V_OC_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_read2_c_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_read3_c_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_rows_OC_V_OC"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_cols_OC_V_OC"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_OC_assign_OC_24"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="this_assign_24_0_c_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_assign_24_0_c/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_src_cols_V_read_c5_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_cols_V_read_c5/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_src_rows_V_read_c4_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_rows_V_read_c4/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read3_c_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_read3_c/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read2_c_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_read2_c/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_src_cols_V_read_c_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_cols_V_read_c/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_src_rows_V_read_c_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_rows_V_read_c/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tempY_stream_0_V_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempY_stream_0_V_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_src_cols_V_read_2_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_src_rows_V_read_2_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_column_filter_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="35" slack="0"/>
<pin id="107" dir="0" index="2" bw="40" slack="1"/>
<pin id="108" dir="0" index="3" bw="1" slack="0"/>
<pin id="109" dir="0" index="4" bw="32" slack="1"/>
<pin id="110" dir="0" index="5" bw="32" slack="1"/>
<pin id="111" dir="0" index="6" bw="32" slack="1"/>
<pin id="112" dir="0" index="7" bw="32" slack="1"/>
<pin id="113" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_row_filter_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="40" slack="3"/>
<pin id="119" dir="0" index="2" bw="35" slack="0"/>
<pin id="120" dir="0" index="3" bw="1" slack="3"/>
<pin id="121" dir="0" index="4" bw="32" slack="3"/>
<pin id="122" dir="0" index="5" bw="32" slack="3"/>
<pin id="123" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_16_SepFilter2D_entry236_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="0" index="3" bw="32" slack="0"/>
<pin id="131" dir="0" index="4" bw="32" slack="0"/>
<pin id="132" dir="0" index="5" bw="1" slack="0"/>
<pin id="133" dir="0" index="6" bw="1" slack="0"/>
<pin id="134" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="StgValue_20_SepFilter2D_Block_p_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="2"/>
<pin id="141" dir="0" index="2" bw="1" slack="2"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="this_assign_1_channe_SepFilter2D_Block_p_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="1"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="this_assign_1_channe/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="this_assign_24_0_c_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="2"/>
<pin id="152" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="this_assign_24_0_c "/>
</bind>
</comp>

<comp id="156" class="1005" name="p_src_cols_V_read_c5_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_c5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="p_src_rows_V_read_c4_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_c4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="p_read3_c_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="p_read3_c "/>
</bind>
</comp>

<comp id="174" class="1005" name="p_read2_c_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="p_read2_c "/>
</bind>
</comp>

<comp id="180" class="1005" name="p_src_cols_V_read_c_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_c "/>
</bind>
</comp>

<comp id="186" class="1005" name="p_src_rows_V_read_c_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_c "/>
</bind>
</comp>

<comp id="192" class="1005" name="tempY_stream_0_V_V_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="40" slack="1"/>
<pin id="194" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tempY_stream_0_V_V "/>
</bind>
</comp>

<comp id="198" class="1005" name="this_assign_1_channe_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="this_assign_1_channe "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="98" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="92" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="144" pin="2"/><net_sink comp="104" pin=3"/></net>

<net id="153"><net_src comp="60" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="159"><net_src comp="64" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="104" pin=7"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="116" pin=5"/></net>

<net id="165"><net_src comp="68" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="104" pin=6"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="116" pin=4"/></net>

<net id="171"><net_src comp="72" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="126" pin=6"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="177"><net_src comp="76" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="126" pin=5"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="183"><net_src comp="80" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="104" pin=5"/></net>

<net id="189"><net_src comp="84" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="195"><net_src comp="88" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="201"><net_src comp="144" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="104" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V_V | {}
	Port: p_dst_data_stream_V_V | {4 5 }
 - Input state : 
	Port: SepFilter2D : p_src_rows_V_read | {1 }
	Port: SepFilter2D : p_src_cols_V_read | {1 }
	Port: SepFilter2D : p_src_data_stream_V_V | {2 3 }
	Port: SepFilter2D : p_dst_data_stream_V_V | {}
  - Chain level:
	State 1
		StgValue_16 : 1
	State 2
		StgValue_18 : 1
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |              grp_column_filter_fu_104             |    7    |  13.692 |   1159  |   2468  |
|          |               grp_row_filter_fu_116               |    0    |  1.956  |   1109  |   1534  |
|   call   |      StgValue_16_SepFilter2D_entry236_fu_126      |    0    |    0    |    0    |    0    |
|          |       StgValue_20_SepFilter2D_Block_p_fu_138      |    0    |    0    |    0    |    0    |
|          | this_assign_1_channe_SepFilter2D_Block_p_1_fu_144 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   read   |           p_src_cols_V_read_2_read_fu_92          |    0    |    0    |    0    |    0    |
|          |           p_src_rows_V_read_2_read_fu_98          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    7    |  15.648 |   2268  |   4002  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      p_read2_c_reg_174     |    1   |
|      p_read3_c_reg_168     |    1   |
|p_src_cols_V_read_c5_reg_156|   32   |
| p_src_cols_V_read_c_reg_180|   32   |
|p_src_rows_V_read_c4_reg_162|   32   |
| p_src_rows_V_read_c_reg_186|   32   |
| tempY_stream_0_V_V_reg_192 |   40   |
|this_assign_1_channe_reg_198|    1   |
| this_assign_24_0_c_reg_150 |    1   |
+----------------------------+--------+
|            Total           |   172  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_column_filter_fu_104 |  p3  |   2  |   1  |    2   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |    2   ||  0.978  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |   15   |  2268  |  4002  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   172  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   16   |  2440  |  4011  |
+-----------+--------+--------+--------+--------+
