<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.924+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_BREADY' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.811+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWUSER' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.798+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWREGION' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.785+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWQOS' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.771+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWPROT' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.758+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWCACHE' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.745+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWLOCK' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.733+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWBURST' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.720+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWSIZE' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.707+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWLEN' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.695+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWID' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.682+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWADDR' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.669+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWVALID' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:06.656+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARUSER' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:05.010+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARREGION' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:04.997+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARQOS' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:04.988+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARPROT' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:04.974+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARCACHE' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:04.964+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARLOCK' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:04.953+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARBURST' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:04.941+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARSIZE' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:04.933+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARLEN' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:04.923+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARID' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:04.914+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARADDR' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:04.902+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARVALID' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:44:04.893+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
