;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @0
	SUB 30, <0
	SUB #12, @200
	JMZ @12, #200
	DAT <12, <200
	SUB @-127, 100
	SUB @-127, 100
	SUB 12, @15
	ADD 12, @15
	ADD 12, @15
	SLT @130, 9
	ADD 12, @10
	MOV -1, <-20
	MOV -7, <-20
	SPL 0
	ADD 12, @15
	SUB 0, 2
	SUB 0, 2
	SUB @21, 103
	SUB @-127, 100
	SUB #12, @200
	SUB -207, <-120
	JMZ @-12, #200
	SUB 0, 2
	SPL <0
	SUB 12, @15
	SPL 0, #50
	ADD @-127, 100
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	ADD #10, 9
	SUB #12, @200
	SPL 0, <-22
	SUB #12, @200
	CMP -207, <-120
	ADD #10, 9
	SUB #10, 9
	SUB 300, 90
	CMP -207, <-120
	ADD 210, 60
	ADD 2, -0
	SPL 0, <-22
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
