// Seed: 405167377
module module_0;
  assign id_1 = 1;
  assign id_2 = 1;
  assign id_1 = 1;
  assign id_2 = id_1;
  wire id_3;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  tri   id_2
);
  module_0 modCall_1 ();
  wire id_4;
  assign id_0 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = "";
  module_0 modCall_1 ();
endmodule
