{"sha": "1f6bc337e44710fba30a48769577133f32ab43a5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MWY2YmMzMzdlNDQ3MTBmYmEzMGE0ODc2OTU3NzEzM2YzMmFiNDNhNQ==", "commit": {"author": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2013-01-21T10:33:55Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2013-01-21T10:33:55Z"}, "message": "i386.md (enabled): Do not disable fma4 for TARGET_FMA.\n\n\t* config/i386/i386.md (enabled): Do not disable fma4 for TARGET_FMA.\n\nFrom-SVN: r195331", "tree": {"sha": "03faa7b8a31ba3dd3c87b7f2ac5c1d514d42da38", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/03faa7b8a31ba3dd3c87b7f2ac5c1d514d42da38"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1f6bc337e44710fba30a48769577133f32ab43a5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1f6bc337e44710fba30a48769577133f32ab43a5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1f6bc337e44710fba30a48769577133f32ab43a5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1f6bc337e44710fba30a48769577133f32ab43a5/comments", "author": null, "committer": null, "parents": [{"sha": "318c94c0d5d92ee915c657a96070bfcb50c45af6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/318c94c0d5d92ee915c657a96070bfcb50c45af6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/318c94c0d5d92ee915c657a96070bfcb50c45af6"}], "stats": {"total": 23, "additions": 9, "deletions": 14}, "files": [{"sha": "7201776d73327a92a718e98efd215cba3a5d3bc0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 7, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1f6bc337e44710fba30a48769577133f32ab43a5/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1f6bc337e44710fba30a48769577133f32ab43a5/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1f6bc337e44710fba30a48769577133f32ab43a5", "patch": "@@ -1,9 +1,12 @@\n+2012-01-21  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/i386.md (enabled): Do not disable fma4 for TARGET_FMA.\n+\n 2013-01-20  Vladimir Makarov  <vmakarov@redhat.com>\n \n \tPR target/55433\n \t* lra-constraints.c (curr_insn_transform): Don't reuse original\n-\tinsn for secondary memory move when memory mode should be\n-\tdifferent.\n+\tinsn for secondary memory move when memory mode should be different.\n \n 2013-01-20  John David Anglin  <dave.anglin@nrc-cnrc.gc.ca>\n \n@@ -16,7 +19,7 @@\n \t* config/i386/i386.c: Enable CPU_BTVER2 to use btver2 pipeline\n \tdescriptions.\n \t* config/i386/i386.md (btver2_decode): New type attributes.\n-\t* config/i386/sse.md (btver2_decode, btver2_sse_attr): New \n+\t* config/i386/sse.md (btver2_decode, btver2_sse_attr): New\n \ttype attributes.\n \t* config/i386/btver2.md: New file describing btver2 pipelines.\n \n@@ -55,8 +58,7 @@\n \n \tPR middle-end/56015\n \t* expr.c (expand_expr_real_2) <case COMPLEX_EXPR>: Handle\n-\tthe case where writing real complex part of target modifies\n-\top1.\n+\tthe case where writing real complex part of target modifies op1.\n \n 2013-01-18  James Greenhalgh  <james.greenhalgh@arm.com>\n \n@@ -102,8 +104,7 @@\n \t(vt_emit_notes): Create and release the local cache.\n \t(vt_initialize, vt_finalize): Create and release the global\n \tcache, respectively.\n-\t* alias.c (rtx_equal_for_memref_p): Compare operands of\n-\tENTRY_VALUEs.\n+\t* alias.c (rtx_equal_for_memref_p): Compare operands of ENTRY_VALUEs.\n \n 2013-01-18  Alexandre Oliva <aoliva@redhat.com>\n "}, {"sha": "aa479726c47c00be7352f7682721c9c6a0aeac0c", "filename": "gcc/config/i386/i386.md", "status": "modified", "additions": 1, "deletions": 7, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1f6bc337e44710fba30a48769577133f32ab43a5/gcc%2Fconfig%2Fi386%2Fi386.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1f6bc337e44710fba30a48769577133f32ab43a5/gcc%2Fconfig%2Fi386%2Fi386.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.md?ref=1f6bc337e44710fba30a48769577133f32ab43a5", "patch": "@@ -665,14 +665,8 @@\n \t (eq_attr \"isa\" \"avx2\") (symbol_ref \"TARGET_AVX2\")\n \t (eq_attr \"isa\" \"noavx2\") (symbol_ref \"!TARGET_AVX2\")\n \t (eq_attr \"isa\" \"bmi2\") (symbol_ref \"TARGET_BMI2\")\n+\t (eq_attr \"isa\" \"fma4\") (symbol_ref \"TARGET_FMA4\")\n \t (eq_attr \"isa\" \"fma\") (symbol_ref \"TARGET_FMA\")\n-\t ;; Fma instruction selection has to be done based on\n-\t ;; register pressure. For generating fma4, a cost model\n-\t ;; based on register pressure is required. Till then,\n-\t ;; fma4 instruction is disabled for targets that implement\n-\t ;; both fma and fma4 instruction sets.\n-\t (eq_attr \"isa\" \"fma4\")\n-\t   (symbol_ref \"TARGET_FMA4 && !TARGET_FMA\")\n \t]\n \t(const_int 1)))\n "}]}