// Seed: 1614486887
module module_0 (
    input wire id_0,
    output wand id_1,
    input tri id_2,
    output tri id_3,
    output tri1 id_4,
    output wand id_5,
    output supply0 id_6,
    input wand id_7,
    output tri1 id_8,
    output supply1 id_9,
    input supply0 id_10,
    output supply0 id_11
);
  logic id_13;
  reg   id_14;
  assign id_9 = -1;
  always @(id_14 or posedge -1'h0) id_14 = -1;
  logic id_15 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output tri1 id_2
    , id_22,
    input supply0 id_3,
    output tri0 id_4,
    input uwire id_5,
    output wand id_6,
    output tri1 id_7,
    input wand id_8,
    input wor id_9,
    input tri1 id_10,
    input wand id_11,
    input tri id_12,
    output wor id_13,
    input tri0 id_14,
    output tri0 id_15,
    input wand id_16,
    input wor id_17,
    input wire id_18,
    input tri1 id_19,
    input supply1 id_20
);
  assign id_13 = id_11 ? id_9 : -1;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_1,
      id_4,
      id_0,
      id_0,
      id_4,
      id_11,
      id_7,
      id_13,
      id_9,
      id_15
  );
  assign modCall_1.id_11 = 0;
endmodule
