{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631002847986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631002847993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 07 13:50:47 2021 " "Processing started: Tue Sep 07 13:50:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631002847993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002847993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002847993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631002848378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32bit-behavioral " "Found design unit 1: alu32bit-behavioral" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631002856134 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32bit " "Found entity 1: alu32bit" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631002856134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu32bit " "Elaborating entity \"alu32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631002856174 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU32.vhd(25) " "VHDL Process Statement warning at ALU32.vhd(25): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631002856175 "|alu32bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU32.vhd(19) " "VHDL Process Statement warning at ALU32.vhd(19): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1631002856176 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU32.vhd(19) " "Inferred latch for \"temp\[0\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856177 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU32.vhd(19) " "Inferred latch for \"temp\[1\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856177 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU32.vhd(19) " "Inferred latch for \"temp\[2\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU32.vhd(19) " "Inferred latch for \"temp\[3\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU32.vhd(19) " "Inferred latch for \"temp\[4\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU32.vhd(19) " "Inferred latch for \"temp\[5\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALU32.vhd(19) " "Inferred latch for \"temp\[6\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALU32.vhd(19) " "Inferred latch for \"temp\[7\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU32.vhd(19) " "Inferred latch for \"temp\[8\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] ALU32.vhd(19) " "Inferred latch for \"temp\[9\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] ALU32.vhd(19) " "Inferred latch for \"temp\[10\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] ALU32.vhd(19) " "Inferred latch for \"temp\[11\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] ALU32.vhd(19) " "Inferred latch for \"temp\[12\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] ALU32.vhd(19) " "Inferred latch for \"temp\[13\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] ALU32.vhd(19) " "Inferred latch for \"temp\[14\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] ALU32.vhd(19) " "Inferred latch for \"temp\[15\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] ALU32.vhd(19) " "Inferred latch for \"temp\[16\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] ALU32.vhd(19) " "Inferred latch for \"temp\[17\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] ALU32.vhd(19) " "Inferred latch for \"temp\[18\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] ALU32.vhd(19) " "Inferred latch for \"temp\[19\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] ALU32.vhd(19) " "Inferred latch for \"temp\[20\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] ALU32.vhd(19) " "Inferred latch for \"temp\[21\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856178 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] ALU32.vhd(19) " "Inferred latch for \"temp\[22\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856179 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] ALU32.vhd(19) " "Inferred latch for \"temp\[23\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856179 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] ALU32.vhd(19) " "Inferred latch for \"temp\[24\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856179 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] ALU32.vhd(19) " "Inferred latch for \"temp\[25\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856179 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] ALU32.vhd(19) " "Inferred latch for \"temp\[26\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856179 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] ALU32.vhd(19) " "Inferred latch for \"temp\[27\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856179 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] ALU32.vhd(19) " "Inferred latch for \"temp\[28\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856179 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] ALU32.vhd(19) " "Inferred latch for \"temp\[29\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856179 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] ALU32.vhd(19) " "Inferred latch for \"temp\[30\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856179 "|alu32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] ALU32.vhd(19) " "Inferred latch for \"temp\[31\]\" at ALU32.vhd(19)" {  } { { "ALU32.vhd" "" { Text "C:/altera_lite/15.1/lab2/ALU32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856179 "|alu32bit"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631002856416 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1631002856416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631002856458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631002856458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631002856458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631002856458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631002856458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631002856458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631002856458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631002856458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631002856458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631002856458 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631002856458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/altera_lite/15.1/lab2/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631002856496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002856496 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/altera_lite/15.1/lab2/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631002856515 "|alu32bit|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/altera_lite/15.1/lab2/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631002856515 "|alu32bit|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1631002856515 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1631002856515 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1631002856635 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1631002856635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631002856729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631002857567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631002857567 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "378 " "Implemented 378 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631002857633 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631002857633 ""} { "Info" "ICUT_CUT_TM_LCELLS" "272 " "Implemented 272 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631002857633 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1631002857633 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631002857633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631002857662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 07 13:50:57 2021 " "Processing ended: Tue Sep 07 13:50:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631002857662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631002857662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631002857662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631002857662 ""}
