{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 10373, "design__instance__area": 136619, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 153, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 1, "power__internal__total": 0.014839569106698036, "power__switching__total": 0.005924047902226448, "power__leakage__total": 1.5993343538411864e-07, "power__total": 0.020763777196407318, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.29712852463901374, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.29642686366760634, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3344882243636451, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.7879201958344653, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.334488, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.543669, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 110, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 153, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3260351803041101, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.328115960355711, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.4457536688153554, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.606707701250966, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -30.340438575854712, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.606707701250966, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.936511, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.349845, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 153, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.28271805141642814, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.28480266173757235, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11637091619714408, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.560148832061999, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.116371, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.758855, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 118, "design__max_fanout_violation__count": 153, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.27958999795607936, "clock__skew__worst_setup": 0.2815952828398706, "timing__hold__ws": 0.1131607062306495, "timing__setup__ws": -1.8278881148290385, "timing__hold__tns": 0, "timing__setup__tns": -36.99592914512048, "timing__hold__wns": 0, "timing__setup__wns": -1.8278881148290385, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.113161, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": 3.271071, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13029, "design__instance__area__stdcell": 139942, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.744375, "design__instance__utilization__stdcell": 0.744375, "design__rows": 159, "design__rows:unithd": 159, "design__sites": 150255, "design__sites:unithd": 150255, "design__instance__count__class:inverter": 15, "design__instance__area__class:inverter": 56.304, "design__instance__count__class:sequential_cell": 2510, "design__instance__area__class:sequential_cell": 50534.7, "design__instance__count__class:multi_input_combinational_cell": 4140, "design__instance__area__class:multi_input_combinational_cell": 51177.8, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "design__instance__count__class:timing_repair_buffer": 3378, "design__instance__area__class:timing_repair_buffer": 30820.8, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 265693, "design__violations": 0, "design__instance__count__class:clock_buffer": 186, "design__instance__area__class:clock_buffer": 2527.42, "design__instance__count__class:clock_inverter": 121, "design__instance__area__class:clock_inverter": 1443.88, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2391, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 13, "design__instance__count__class:antenna_cell": 23, "design__instance__area__class:antenna_cell": 57.5552, "route__net": 10249, "route__net__special": 2, "route__drc_errors__iter:0": 414, "route__wirelength__iter:0": 315712, "route__drc_errors__iter:1": 233, "route__wirelength__iter:1": 315673, "route__drc_errors__iter:2": 195, "route__wirelength__iter:2": 315688, "route__drc_errors__iter:3": 9, "route__wirelength__iter:3": 315620, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 315628, "route__drc_errors": 0, "route__wirelength": 315628, "route__vias": 74087, "route__vias__singlecut": 74087, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1270.76, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 153, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 153, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 153, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 153, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2912274670516328, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.29177336372828, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3302558320294689, "timing__setup__ws__corner:min_tt_025C_1v80": 2.9343999172217687, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.330256, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.592541, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 153, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 51, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 153, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3164792684162968, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3185531650849504, "timing__hold__ws__corner:min_ss_100C_1v60": 0.5015525914326974, "timing__setup__ws__corner:min_ss_100C_1v60": -1.3302568312302192, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -22.31721004498735, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.3302568312302192, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.928911, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.434101, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 153, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 153, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.27958999795607936, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2815952828398706, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1131607062306495, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.662383500131395, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.113161, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.819312, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 153, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 153, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3037291337739957, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.30083400511080083, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3395988031351367, "timing__setup__ws__corner:max_tt_025C_1v80": 2.667040441762195, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.339599, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.498152, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 153, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 118, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 153, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.33451528605063574, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3372888452891959, "timing__hold__ws__corner:max_ss_100C_1v60": 0.4168696617006019, "timing__setup__ws__corner:max_ss_100C_1v60": -1.8278881148290385, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -36.99592914512048, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -1.8278881148290385, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.945705, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.271071, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 153, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 153, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2871915841983729, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.28734890280541153, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11969958696371646, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.4709872625219, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.1197, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.700255, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 153, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 153, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79916, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000843614, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000896559, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000247811, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000896559, "design_powergrid__voltage__worst": 0.000896559, "design_powergrid__voltage__worst__net:VPWR": 1.79916, "design_powergrid__drop__worst": 0.000896559, "design_powergrid__drop__worst__net:VPWR": 0.000843614, "design_powergrid__voltage__worst__net:VGND": 0.000896559, "design_powergrid__drop__worst__net:VGND": 0.000896559, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000253, "ir__drop__worst": 0.000844, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}