//Copyright (C)2014-2020 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.7Beta
//Created Time: Tue Nov 10 16:08:17 2020

module Gowin_PicoRV32_Top(
	ser_rx,
	wbuart_rx,
	slv_ext_ack_i,
	slv_ext_rdata_i,
	irq_in,
	jtag_TDI,
	jtag_TCK,
	jtag_TMS,
	clk_in,
	resetn_in,
	ser_tx,
	wbuart_tx,
	slv_ext_stb_o,
	slv_ext_we_o,
	slv_ext_cyc_o,
	slv_ext_adr_o,
	slv_ext_wdata_o,
	slv_ext_sel_o,
	jtag_TDO,
	gpio_io,
	io_spi_clk,
	io_spi_csn,
	io_spi_mosi,
	io_spi_miso
);
input ser_rx;
input wbuart_rx;
input slv_ext_ack_i;
input [31:0] slv_ext_rdata_i;
input [31:20] irq_in;
input jtag_TDI;
input jtag_TCK;
input jtag_TMS;
input clk_in;
input resetn_in;
output ser_tx;
output wbuart_tx;
output slv_ext_stb_o;
output slv_ext_we_o;
output slv_ext_cyc_o;
output [31:0] slv_ext_adr_o;
output [31:0] slv_ext_wdata_o;
output [3:0] slv_ext_sel_o;
output jtag_TDO;
inout [31:0] gpio_io;
inout io_spi_clk;
inout io_spi_csn;
inout io_spi_mosi;
inout io_spi_miso;
wire GND;
wire IO_0_6;
wire IO_10_6;
wire IO_11_6;
wire IO_12_6;
wire IO_13_6;
wire IO_14_6;
wire IO_15_6;
wire IO_16_6;
wire IO_17_6;
wire IO_18_6;
wire IO_19_6;
wire IO_1_6;
wire IO_20_6;
wire IO_21_6;
wire IO_22_6;
wire IO_23_6;
wire IO_24_6;
wire IO_25_6;
wire IO_26_6;
wire IO_27_6;
wire IO_28_6;
wire IO_29_6;
wire IO_2_6;
wire IO_30_6;
wire IO_31_6;
wire IO_3_6;
wire IO_4_6;
wire IO_5_6;
wire IO_6;
wire IO_6_40;
wire IO_6_6;
wire IO_7_6;
wire IO_8_6;
wire IO_9_6;
wire VCC;
wire [23:2] advspimem_wb_adr_i;
wire [31:0] advspimem_wb_dat_o;
wire [6:2] advspireg_wb_adr_i;
wire [31:0] advspireg_wb_dat_o;
wire advspireg_wb_we_i;
wire advspireg_wb_we_i_3;
wire advspireg_wb_we_i_4;
wire advspireg_wb_we_i_5;
wire [0:0] cleardebint_r;
wire clk_in;
wire [2:0] cmt_dcause_Z;
wire cmt_dcause_ena_Z;
wire [31:1] cmt_dpc_Z;
wire cmt_dpc_ena_Z;
wire dbg_irq;
wire dbg_mode_Z;
wire dbg_step_r;
wire [8:6] dcsr_r;
wire [3:3] dcsr_r_41;
wire [12:12] dcsr_r_42;
wire [5:5] dcsr_r_43;
wire [31:1] dpc_r;
wire [31:0] dscratch_r;
wire [31:0] dtcm_rdata;
wire dtcm_ready;
wire dtcm_valid;
wire flag_4;
wire flag_6;
wire [31:0] gpio_io;
wire gpio_io_31_1;
wire gpio_io_31_10;
wire gpio_io_31_11;
wire gpio_io_31_12;
wire gpio_io_31_13;
wire gpio_io_31_14;
wire gpio_io_31_15;
wire gpio_io_31_16;
wire gpio_io_31_17;
wire gpio_io_31_18;
wire gpio_io_31_19;
wire gpio_io_31_2;
wire gpio_io_31_20;
wire gpio_io_31_21;
wire gpio_io_31_22;
wire gpio_io_31_23;
wire gpio_io_31_24;
wire gpio_io_31_25;
wire gpio_io_31_26;
wire gpio_io_31_27;
wire gpio_io_31_28;
wire gpio_io_31_29;
wire gpio_io_31_3;
wire gpio_io_31_30;
wire gpio_io_31_31;
wire gpio_io_31_4;
wire gpio_io_31_5;
wire gpio_io_31_6;
wire gpio_io_31_7;
wire gpio_io_31_8;
wire gpio_io_31_9;
wire io_spi_clk;
wire io_spi_clk_1;
wire io_spi_csn;
wire io_spi_miso;
wire io_spi_miso_1;
wire io_spi_mosi;
wire io_spi_mosi_1;
wire [31:20] irq_in;
wire [31:20] irq_mask_o_Z;
wire [31:4] irq_reg_0;
wire [31:20] irq_reg_1;
wire [31:4] irq_reg_2;
wire [31:4] irq_to_core;
wire [31:0] itcm_rdata;
wire itcm_ready;
wire itcm_valid;
wire itcm_valid_6;
wire itcm_valid_7;
wire itcm_valid_9;
wire jtag_TCK;
wire jtag_TDI;
wire jtag_TDO;
wire jtag_TMS;
wire [31:2] mem_addr_Z;
wire [31:16] mem_rdata;
wire mem_rdata_16_10;
wire mem_rdata_16_4;
wire mem_rdata_16_5;
wire mem_rdata_16_6;
wire mem_rdata_16_7;
wire mem_rdata_17_10;
wire mem_rdata_17_4;
wire mem_rdata_17_5;
wire mem_rdata_17_6;
wire mem_rdata_17_7;
wire mem_rdata_18_10;
wire mem_rdata_18_11;
wire mem_rdata_18_12;
wire mem_rdata_18_13;
wire mem_rdata_18_15;
wire mem_rdata_18_4;
wire mem_rdata_18_5;
wire mem_rdata_18_7;
wire mem_rdata_18_8;
wire mem_rdata_18_9;
wire mem_rdata_19_10;
wire mem_rdata_19_11;
wire mem_rdata_19_12;
wire mem_rdata_19_13;
wire mem_rdata_19_14;
wire mem_rdata_19_15;
wire mem_rdata_19_17;
wire mem_rdata_19_19;
wire mem_rdata_19_4;
wire mem_rdata_19_5;
wire mem_rdata_19_7;
wire mem_rdata_19_8;
wire mem_rdata_20_10;
wire mem_rdata_20_12;
wire mem_rdata_20_13;
wire mem_rdata_20_15;
wire mem_rdata_20_17;
wire mem_rdata_20_19;
wire mem_rdata_20_4;
wire mem_rdata_20_5;
wire mem_rdata_20_7;
wire mem_rdata_20_8;
wire mem_rdata_21_10;
wire mem_rdata_21_12;
wire mem_rdata_21_4;
wire mem_rdata_21_5;
wire mem_rdata_21_6;
wire mem_rdata_21_7;
wire mem_rdata_21_9;
wire mem_rdata_22_10;
wire mem_rdata_22_12;
wire mem_rdata_22_14;
wire mem_rdata_22_4;
wire mem_rdata_22_5;
wire mem_rdata_22_6;
wire mem_rdata_22_7;
wire mem_rdata_22_8;
wire mem_rdata_22_9;
wire mem_rdata_23_10;
wire mem_rdata_23_11;
wire mem_rdata_23_12;
wire mem_rdata_23_13;
wire mem_rdata_23_15;
wire mem_rdata_23_17;
wire mem_rdata_23_4;
wire mem_rdata_23_5;
wire mem_rdata_23_7;
wire mem_rdata_23_8;
wire mem_rdata_24_10;
wire mem_rdata_24_11;
wire mem_rdata_24_12;
wire mem_rdata_24_16;
wire mem_rdata_24_5;
wire mem_rdata_24_6;
wire mem_rdata_24_7;
wire mem_rdata_24_8;
wire mem_rdata_24_9;
wire mem_rdata_25_10;
wire mem_rdata_25_12;
wire mem_rdata_25_14;
wire mem_rdata_25_4;
wire mem_rdata_25_5;
wire mem_rdata_25_6;
wire mem_rdata_25_7;
wire mem_rdata_25_8;
wire mem_rdata_25_9;
wire mem_rdata_26_10;
wire mem_rdata_26_11;
wire mem_rdata_26_12;
wire mem_rdata_26_13;
wire mem_rdata_26_4;
wire mem_rdata_26_5;
wire mem_rdata_26_7;
wire mem_rdata_26_8;
wire mem_rdata_26_9;
wire mem_rdata_27_10;
wire mem_rdata_27_11;
wire mem_rdata_27_12;
wire mem_rdata_27_4;
wire mem_rdata_27_5;
wire mem_rdata_27_6;
wire mem_rdata_27_7;
wire mem_rdata_27_8;
wire mem_rdata_27_9;
wire mem_rdata_28_10;
wire mem_rdata_28_11;
wire mem_rdata_28_4;
wire mem_rdata_28_5;
wire mem_rdata_28_6;
wire mem_rdata_28_7;
wire mem_rdata_28_8;
wire mem_rdata_28_9;
wire mem_rdata_29_10;
wire mem_rdata_29_11;
wire mem_rdata_29_12;
wire mem_rdata_29_14;
wire mem_rdata_29_4;
wire mem_rdata_29_6;
wire mem_rdata_29_7;
wire mem_rdata_29_8;
wire mem_rdata_29_9;
wire mem_rdata_30_10;
wire mem_rdata_30_11;
wire mem_rdata_30_13;
wire mem_rdata_30_14;
wire mem_rdata_30_16;
wire mem_rdata_30_18;
wire mem_rdata_30_4;
wire mem_rdata_30_5;
wire mem_rdata_30_6;
wire mem_rdata_30_7;
wire mem_rdata_30_9;
wire mem_rdata_31_10;
wire mem_rdata_31_11;
wire mem_rdata_31_12;
wire mem_rdata_31_13;
wire mem_rdata_31_14;
wire mem_rdata_31_15;
wire mem_rdata_31_16;
wire mem_rdata_31_17;
wire mem_rdata_31_18;
wire mem_rdata_31_19;
wire mem_rdata_31_20;
wire mem_rdata_31_21;
wire mem_rdata_31_22;
wire mem_rdata_31_23;
wire mem_rdata_31_24;
wire mem_rdata_31_4;
wire mem_rdata_31_5;
wire mem_rdata_31_6;
wire mem_rdata_31_7;
wire mem_rdata_31_8;
wire mem_rdata_31_9;
wire mem_valid_Z;
wire [31:0] mem_wdata_Z;
wire [3:0] mem_wstrb_Z;
wire memory_0_19;
wire memory_0_20;
wire memory_0_21;
wire n1129_7;
wire n1130_7;
wire n1131_7;
wire n1132_7;
wire n1275_5;
wire n1276_5;
wire n1277_5;
wire n1278_5;
wire n301_4;
wire n301_4_39;
wire n41_5;
wire n519_5;
wire n572_3;
wire n573_3;
wire n574_3;
wire n575_3;
wire n576_3;
wire n577_3;
wire n578_3;
wire n579_3;
wire n580_3;
wire n581_3;
wire n582_3;
wire n583_3;
wire [31:0] out_r;
wire [31:0] ram_dout;
wire [7:0] recv_buf_data;
wire recv_buf_valid;
wire recv_buf_valid_10;
wire recv_buf_valid_9;
wire resetn_in;
wire [15:0] rstdly;
wire send_dummy;
wire send_dummy_9;
wire send_pattern_8_9;
wire ser_rx;
wire ser_tx;
wire [0:0] sethaltnot_r;
wire [31:0] simpleuart_reg_div_do;
wire slv0_adr_o_3_4;
wire slv0_adr_o_3_8;
wire slv_ext_ack_i;
wire [31:0] slv_ext_adr_o;
wire slv_ext_cyc_o;
wire [31:0] slv_ext_rdata_i;
wire [3:0] slv_ext_sel_o;
wire slv_ext_stb_o;
wire slv_ext_stb_o_d_3;
wire [31:0] slv_ext_wdata_o;
wire slv_ext_we_o;
wire spi_clk_out_Z;
wire spi_csn_out;
wire [0:0] spi_out_r;
wire vld_set_4;
wire vld_set_6;
wire vld_set_7;
wire wb_gpio_ack_o;
wire [4:2] wb_gpio_adr_i;
wire [31:0] wb_gpio_dat_i;
wire [31:0] wb_gpio_dat_o;
wire wb_gpio_stb_i;
wire wbm_adr_o_30_5;
wire wbm_adr_o_30_6;
wire [28:2] wbm_adr_o_Z;
wire [31:0] wbm_dat_i;
wire wbm_dat_i_29_3;
wire [31:0] wbm_dat_o_Z;
wire [3:0] wbm_sel_o_Z;
wire wbm_stb_o_Z;
wire wbm_we_o_Z;
wire [31:0] wbmem_rdata;
wire wbmem_ready;
wire wbuart_ack_o;
wire [30:0] wbuart_dat_o;
wire wbuart_rx;
wire wbuart_tx;
wire wbuart_we_i;
wire wr_cleardebint_ena_4;
wire wr_cleardebint_ena_6;
wire wr_cleardebint_ena_7;
wire [31:0] wr_csr_nxt_Z;
wire wr_dcsr_ena_Z;
wire wr_dpc_ena_Z;
wire wr_dscratch_ena_Z;
wire wr_sethaltnot_ena_4;
wire \core/n11918_122 ;
wire \core/n11918_123 ;
wire \core/n11918_124 ;
wire \core/n11918_125 ;
wire \core/n11918_126 ;
wire \core/n11918_127 ;
wire \core/n11918_128 ;
wire \core/n11918_129 ;
wire \core/n11918_130 ;
wire \core/n11918_131 ;
wire \core/n11918_132 ;
wire \core/n11918_133 ;
wire \core/n11918_134 ;
wire \core/n11918_135 ;
wire \core/n11918_136 ;
wire \core/n11918_137 ;
wire \core/n11918_138 ;
wire \core/n11918_139 ;
wire \core/n11919_122 ;
wire \core/n11919_123 ;
wire \core/n11919_124 ;
wire \core/n11919_125 ;
wire \core/n11919_126 ;
wire \core/n11919_127 ;
wire \core/n11919_128 ;
wire \core/n11919_129 ;
wire \core/n11919_130 ;
wire \core/n11919_131 ;
wire \core/n11919_132 ;
wire \core/n11919_133 ;
wire \core/n11919_134 ;
wire \core/n11919_135 ;
wire \core/n11919_136 ;
wire \core/n11919_137 ;
wire \core/n11919_138 ;
wire \core/n11919_139 ;
wire \core/n11920_122 ;
wire \core/n11920_123 ;
wire \core/n11920_124 ;
wire \core/n11920_125 ;
wire \core/n11920_126 ;
wire \core/n11920_127 ;
wire \core/n11920_128 ;
wire \core/n11920_129 ;
wire \core/n11920_130 ;
wire \core/n11920_131 ;
wire \core/n11920_132 ;
wire \core/n11920_133 ;
wire \core/n11920_134 ;
wire \core/n11920_135 ;
wire \core/n11920_136 ;
wire \core/n11920_137 ;
wire \core/n11920_138 ;
wire \core/n11920_139 ;
wire \core/n11921_122 ;
wire \core/n11921_123 ;
wire \core/n11921_124 ;
wire \core/n11921_125 ;
wire \core/n11921_126 ;
wire \core/n11921_127 ;
wire \core/n11921_128 ;
wire \core/n11921_129 ;
wire \core/n11921_130 ;
wire \core/n11921_131 ;
wire \core/n11921_132 ;
wire \core/n11921_133 ;
wire \core/n11921_134 ;
wire \core/n11921_135 ;
wire \core/n11921_136 ;
wire \core/n11921_137 ;
wire \core/n11921_138 ;
wire \core/n11921_139 ;
wire \core/n11922_122 ;
wire \core/n11922_123 ;
wire \core/n11922_124 ;
wire \core/n11922_125 ;
wire \core/n11922_126 ;
wire \core/n11922_127 ;
wire \core/n11922_128 ;
wire \core/n11922_129 ;
wire \core/n11922_130 ;
wire \core/n11922_131 ;
wire \core/n11922_132 ;
wire \core/n11922_133 ;
wire \core/n11922_134 ;
wire \core/n11922_135 ;
wire \core/n11922_136 ;
wire \core/n11922_137 ;
wire \core/n11922_138 ;
wire \core/n11922_139 ;
wire \core/n11923_122 ;
wire \core/n11923_123 ;
wire \core/n11923_124 ;
wire \core/n11923_125 ;
wire \core/n11923_126 ;
wire \core/n11923_127 ;
wire \core/n11923_128 ;
wire \core/n11923_129 ;
wire \core/n11923_130 ;
wire \core/n11923_131 ;
wire \core/n11923_132 ;
wire \core/n11923_133 ;
wire \core/n11923_134 ;
wire \core/n11923_135 ;
wire \core/n11923_136 ;
wire \core/n11923_137 ;
wire \core/n11923_138 ;
wire \core/n11923_139 ;
wire \core/n11924_122 ;
wire \core/n11924_123 ;
wire \core/n11924_124 ;
wire \core/n11924_125 ;
wire \core/n11924_126 ;
wire \core/n11924_127 ;
wire \core/n11924_128 ;
wire \core/n11924_129 ;
wire \core/n11924_130 ;
wire \core/n11924_131 ;
wire \core/n11924_132 ;
wire \core/n11924_133 ;
wire \core/n11924_134 ;
wire \core/n11924_135 ;
wire \core/n11924_136 ;
wire \core/n11924_137 ;
wire \core/n11924_138 ;
wire \core/n11924_139 ;
wire \core/n11925_122 ;
wire \core/n11925_123 ;
wire \core/n11925_124 ;
wire \core/n11925_125 ;
wire \core/n11925_126 ;
wire \core/n11925_127 ;
wire \core/n11925_128 ;
wire \core/n11925_129 ;
wire \core/n11925_130 ;
wire \core/n11925_131 ;
wire \core/n11925_132 ;
wire \core/n11925_133 ;
wire \core/n11925_134 ;
wire \core/n11925_135 ;
wire \core/n11925_136 ;
wire \core/n11925_137 ;
wire \core/n11925_138 ;
wire \core/n11925_139 ;
wire \core/n11926_122 ;
wire \core/n11926_123 ;
wire \core/n11926_124 ;
wire \core/n11926_125 ;
wire \core/n11926_126 ;
wire \core/n11926_127 ;
wire \core/n11926_128 ;
wire \core/n11926_129 ;
wire \core/n11926_130 ;
wire \core/n11926_131 ;
wire \core/n11926_132 ;
wire \core/n11926_133 ;
wire \core/n11926_134 ;
wire \core/n11926_135 ;
wire \core/n11926_136 ;
wire \core/n11926_137 ;
wire \core/n11926_138 ;
wire \core/n11926_139 ;
wire \core/n11927_122 ;
wire \core/n11927_123 ;
wire \core/n11927_124 ;
wire \core/n11927_125 ;
wire \core/n11927_126 ;
wire \core/n11927_127 ;
wire \core/n11927_128 ;
wire \core/n11927_129 ;
wire \core/n11927_130 ;
wire \core/n11927_131 ;
wire \core/n11927_132 ;
wire \core/n11927_133 ;
wire \core/n11927_134 ;
wire \core/n11927_135 ;
wire \core/n11927_136 ;
wire \core/n11927_137 ;
wire \core/n11927_138 ;
wire \core/n11927_139 ;
wire \core/n11928_122 ;
wire \core/n11928_123 ;
wire \core/n11928_124 ;
wire \core/n11928_125 ;
wire \core/n11928_126 ;
wire \core/n11928_127 ;
wire \core/n11928_128 ;
wire \core/n11928_129 ;
wire \core/n11928_130 ;
wire \core/n11928_131 ;
wire \core/n11928_132 ;
wire \core/n11928_133 ;
wire \core/n11928_134 ;
wire \core/n11928_135 ;
wire \core/n11928_136 ;
wire \core/n11928_137 ;
wire \core/n11928_138 ;
wire \core/n11928_139 ;
wire \core/n11929_122 ;
wire \core/n11929_123 ;
wire \core/n11929_124 ;
wire \core/n11929_125 ;
wire \core/n11929_126 ;
wire \core/n11929_127 ;
wire \core/n11929_128 ;
wire \core/n11929_129 ;
wire \core/n11929_130 ;
wire \core/n11929_131 ;
wire \core/n11929_132 ;
wire \core/n11929_133 ;
wire \core/n11929_134 ;
wire \core/n11929_135 ;
wire \core/n11929_136 ;
wire \core/n11929_137 ;
wire \core/n11929_138 ;
wire \core/n11929_139 ;
wire \core/n11930_122 ;
wire \core/n11930_123 ;
wire \core/n11930_124 ;
wire \core/n11930_125 ;
wire \core/n11930_126 ;
wire \core/n11930_127 ;
wire \core/n11930_128 ;
wire \core/n11930_129 ;
wire \core/n11930_130 ;
wire \core/n11930_131 ;
wire \core/n11930_132 ;
wire \core/n11930_133 ;
wire \core/n11930_134 ;
wire \core/n11930_135 ;
wire \core/n11930_136 ;
wire \core/n11930_137 ;
wire \core/n11930_138 ;
wire \core/n11930_139 ;
wire \core/n11931_122 ;
wire \core/n11931_123 ;
wire \core/n11931_124 ;
wire \core/n11931_125 ;
wire \core/n11931_126 ;
wire \core/n11931_127 ;
wire \core/n11931_128 ;
wire \core/n11931_129 ;
wire \core/n11931_130 ;
wire \core/n11931_131 ;
wire \core/n11931_132 ;
wire \core/n11931_133 ;
wire \core/n11931_134 ;
wire \core/n11931_135 ;
wire \core/n11931_136 ;
wire \core/n11931_137 ;
wire \core/n11931_138 ;
wire \core/n11931_139 ;
wire \core/n11932_122 ;
wire \core/n11932_123 ;
wire \core/n11932_124 ;
wire \core/n11932_125 ;
wire \core/n11932_126 ;
wire \core/n11932_127 ;
wire \core/n11932_128 ;
wire \core/n11932_129 ;
wire \core/n11932_130 ;
wire \core/n11932_131 ;
wire \core/n11932_132 ;
wire \core/n11932_133 ;
wire \core/n11932_134 ;
wire \core/n11932_135 ;
wire \core/n11932_136 ;
wire \core/n11932_137 ;
wire \core/n11932_138 ;
wire \core/n11932_139 ;
wire \core/n11933_122 ;
wire \core/n11933_123 ;
wire \core/n11933_124 ;
wire \core/n11933_125 ;
wire \core/n11933_126 ;
wire \core/n11933_127 ;
wire \core/n11933_128 ;
wire \core/n11933_129 ;
wire \core/n11933_130 ;
wire \core/n11933_131 ;
wire \core/n11933_132 ;
wire \core/n11933_133 ;
wire \core/n11933_134 ;
wire \core/n11933_135 ;
wire \core/n11933_136 ;
wire \core/n11933_137 ;
wire \core/n11933_138 ;
wire \core/n11933_139 ;
wire \core/n11934_122 ;
wire \core/n11934_123 ;
wire \core/n11934_124 ;
wire \core/n11934_125 ;
wire \core/n11934_126 ;
wire \core/n11934_127 ;
wire \core/n11934_128 ;
wire \core/n11934_129 ;
wire \core/n11934_130 ;
wire \core/n11934_131 ;
wire \core/n11934_132 ;
wire \core/n11934_133 ;
wire \core/n11934_134 ;
wire \core/n11934_135 ;
wire \core/n11934_136 ;
wire \core/n11934_137 ;
wire \core/n11934_138 ;
wire \core/n11934_139 ;
wire \core/n11935_122 ;
wire \core/n11935_123 ;
wire \core/n11935_124 ;
wire \core/n11935_125 ;
wire \core/n11935_126 ;
wire \core/n11935_127 ;
wire \core/n11935_128 ;
wire \core/n11935_129 ;
wire \core/n11935_130 ;
wire \core/n11935_131 ;
wire \core/n11935_132 ;
wire \core/n11935_133 ;
wire \core/n11935_134 ;
wire \core/n11935_135 ;
wire \core/n11935_136 ;
wire \core/n11935_137 ;
wire \core/n11935_138 ;
wire \core/n11935_139 ;
wire \core/n11936_122 ;
wire \core/n11936_123 ;
wire \core/n11936_124 ;
wire \core/n11936_125 ;
wire \core/n11936_126 ;
wire \core/n11936_127 ;
wire \core/n11936_128 ;
wire \core/n11936_129 ;
wire \core/n11936_130 ;
wire \core/n11936_131 ;
wire \core/n11936_132 ;
wire \core/n11936_133 ;
wire \core/n11936_134 ;
wire \core/n11936_135 ;
wire \core/n11936_136 ;
wire \core/n11936_137 ;
wire \core/n11936_138 ;
wire \core/n11936_139 ;
wire \core/n11937_122 ;
wire \core/n11937_123 ;
wire \core/n11937_124 ;
wire \core/n11937_125 ;
wire \core/n11937_126 ;
wire \core/n11937_127 ;
wire \core/n11937_128 ;
wire \core/n11937_129 ;
wire \core/n11937_130 ;
wire \core/n11937_131 ;
wire \core/n11937_132 ;
wire \core/n11937_133 ;
wire \core/n11937_134 ;
wire \core/n11937_135 ;
wire \core/n11937_136 ;
wire \core/n11937_137 ;
wire \core/n11937_138 ;
wire \core/n11937_139 ;
wire \core/n11938_122 ;
wire \core/n11938_123 ;
wire \core/n11938_124 ;
wire \core/n11938_125 ;
wire \core/n11938_126 ;
wire \core/n11938_127 ;
wire \core/n11938_128 ;
wire \core/n11938_129 ;
wire \core/n11938_130 ;
wire \core/n11938_131 ;
wire \core/n11938_132 ;
wire \core/n11938_133 ;
wire \core/n11938_134 ;
wire \core/n11938_135 ;
wire \core/n11938_136 ;
wire \core/n11938_137 ;
wire \core/n11938_138 ;
wire \core/n11938_139 ;
wire \core/n11939_122 ;
wire \core/n11939_123 ;
wire \core/n11939_124 ;
wire \core/n11939_125 ;
wire \core/n11939_126 ;
wire \core/n11939_127 ;
wire \core/n11939_128 ;
wire \core/n11939_129 ;
wire \core/n11939_130 ;
wire \core/n11939_131 ;
wire \core/n11939_132 ;
wire \core/n11939_133 ;
wire \core/n11939_134 ;
wire \core/n11939_135 ;
wire \core/n11939_136 ;
wire \core/n11939_137 ;
wire \core/n11939_138 ;
wire \core/n11939_139 ;
wire \core/n11940_122 ;
wire \core/n11940_123 ;
wire \core/n11940_124 ;
wire \core/n11940_125 ;
wire \core/n11940_126 ;
wire \core/n11940_127 ;
wire \core/n11940_128 ;
wire \core/n11940_129 ;
wire \core/n11940_130 ;
wire \core/n11940_131 ;
wire \core/n11940_132 ;
wire \core/n11940_133 ;
wire \core/n11940_134 ;
wire \core/n11940_135 ;
wire \core/n11940_136 ;
wire \core/n11940_137 ;
wire \core/n11940_138 ;
wire \core/n11940_139 ;
wire \core/n11941_122 ;
wire \core/n11941_123 ;
wire \core/n11941_124 ;
wire \core/n11941_125 ;
wire \core/n11941_126 ;
wire \core/n11941_127 ;
wire \core/n11941_128 ;
wire \core/n11941_129 ;
wire \core/n11941_130 ;
wire \core/n11941_131 ;
wire \core/n11941_132 ;
wire \core/n11941_133 ;
wire \core/n11941_134 ;
wire \core/n11941_135 ;
wire \core/n11941_136 ;
wire \core/n11941_137 ;
wire \core/n11941_138 ;
wire \core/n11941_139 ;
wire \core/n11942_122 ;
wire \core/n11942_123 ;
wire \core/n11942_124 ;
wire \core/n11942_125 ;
wire \core/n11942_126 ;
wire \core/n11942_127 ;
wire \core/n11942_128 ;
wire \core/n11942_129 ;
wire \core/n11942_130 ;
wire \core/n11942_131 ;
wire \core/n11942_132 ;
wire \core/n11942_133 ;
wire \core/n11942_134 ;
wire \core/n11942_135 ;
wire \core/n11942_136 ;
wire \core/n11942_137 ;
wire \core/n11942_138 ;
wire \core/n11942_139 ;
wire \core/n11943_122 ;
wire \core/n11943_123 ;
wire \core/n11943_124 ;
wire \core/n11943_125 ;
wire \core/n11943_126 ;
wire \core/n11943_127 ;
wire \core/n11943_128 ;
wire \core/n11943_129 ;
wire \core/n11943_130 ;
wire \core/n11943_131 ;
wire \core/n11943_132 ;
wire \core/n11943_133 ;
wire \core/n11943_134 ;
wire \core/n11943_135 ;
wire \core/n11943_136 ;
wire \core/n11943_137 ;
wire \core/n11943_138 ;
wire \core/n11943_139 ;
wire \core/n11944_122 ;
wire \core/n11944_123 ;
wire \core/n11944_124 ;
wire \core/n11944_125 ;
wire \core/n11944_126 ;
wire \core/n11944_127 ;
wire \core/n11944_128 ;
wire \core/n11944_129 ;
wire \core/n11944_130 ;
wire \core/n11944_131 ;
wire \core/n11944_132 ;
wire \core/n11944_133 ;
wire \core/n11944_134 ;
wire \core/n11944_135 ;
wire \core/n11944_136 ;
wire \core/n11944_137 ;
wire \core/n11944_138 ;
wire \core/n11944_139 ;
wire \core/n11945_122 ;
wire \core/n11945_123 ;
wire \core/n11945_124 ;
wire \core/n11945_125 ;
wire \core/n11945_126 ;
wire \core/n11945_127 ;
wire \core/n11945_128 ;
wire \core/n11945_129 ;
wire \core/n11945_130 ;
wire \core/n11945_131 ;
wire \core/n11945_132 ;
wire \core/n11945_133 ;
wire \core/n11945_134 ;
wire \core/n11945_135 ;
wire \core/n11945_136 ;
wire \core/n11945_137 ;
wire \core/n11945_138 ;
wire \core/n11945_139 ;
wire \core/n11946_122 ;
wire \core/n11946_123 ;
wire \core/n11946_124 ;
wire \core/n11946_125 ;
wire \core/n11946_126 ;
wire \core/n11946_127 ;
wire \core/n11946_128 ;
wire \core/n11946_129 ;
wire \core/n11946_130 ;
wire \core/n11946_131 ;
wire \core/n11946_132 ;
wire \core/n11946_133 ;
wire \core/n11946_134 ;
wire \core/n11946_135 ;
wire \core/n11946_136 ;
wire \core/n11946_137 ;
wire \core/n11946_138 ;
wire \core/n11946_139 ;
wire \core/n11947_122 ;
wire \core/n11947_123 ;
wire \core/n11947_124 ;
wire \core/n11947_125 ;
wire \core/n11947_126 ;
wire \core/n11947_127 ;
wire \core/n11947_128 ;
wire \core/n11947_129 ;
wire \core/n11947_130 ;
wire \core/n11947_131 ;
wire \core/n11947_132 ;
wire \core/n11947_133 ;
wire \core/n11947_134 ;
wire \core/n11947_135 ;
wire \core/n11947_136 ;
wire \core/n11947_137 ;
wire \core/n11947_138 ;
wire \core/n11947_139 ;
wire \core/n11948_122 ;
wire \core/n11948_123 ;
wire \core/n11948_124 ;
wire \core/n11948_125 ;
wire \core/n11948_126 ;
wire \core/n11948_127 ;
wire \core/n11948_128 ;
wire \core/n11948_129 ;
wire \core/n11948_130 ;
wire \core/n11948_131 ;
wire \core/n11948_132 ;
wire \core/n11948_133 ;
wire \core/n11948_134 ;
wire \core/n11948_135 ;
wire \core/n11948_136 ;
wire \core/n11948_137 ;
wire \core/n11948_138 ;
wire \core/n11948_139 ;
wire \core/n11949_122 ;
wire \core/n11949_123 ;
wire \core/n11949_124 ;
wire \core/n11949_125 ;
wire \core/n11949_126 ;
wire \core/n11949_127 ;
wire \core/n11949_128 ;
wire \core/n11949_129 ;
wire \core/n11949_130 ;
wire \core/n11949_131 ;
wire \core/n11949_132 ;
wire \core/n11949_133 ;
wire \core/n11949_134 ;
wire \core/n11949_135 ;
wire \core/n11949_136 ;
wire \core/n11949_137 ;
wire \core/n11949_138 ;
wire \core/n11949_139 ;
wire \core/mem_la_firstword_xfer ;
wire \core/mem_xfer ;
wire \core/n1860_3 ;
wire \core/n1861_3 ;
wire \core/n1862_3 ;
wire \core/n1863_3 ;
wire \core/n1952_7 ;
wire \core/n19598_3 ;
wire \core/n2203_3 ;
wire \core/n2204_3 ;
wire \core/n2205_3 ;
wire \core/n2206_3 ;
wire \core/n2207_3 ;
wire \core/n2208_3 ;
wire \core/n2209_3 ;
wire \core/n2210_3 ;
wire \core/n2211_3 ;
wire \core/n2212_3 ;
wire \core/n2213_3 ;
wire \core/n2214_3 ;
wire \core/n2220_3 ;
wire \core/n2221_3 ;
wire \core/n2222_3 ;
wire \core/n2226_5 ;
wire \core/n2314_3 ;
wire \core/n2315_3 ;
wire \core/n2316_3 ;
wire \core/n2317_3 ;
wire \core/n19725_3 ;
wire \core/n5300_3 ;
wire \core/n5301_3 ;
wire \core/n5302_3 ;
wire \core/n5303_3 ;
wire \core/n5304_3 ;
wire \core/n5305_3 ;
wire \core/n5317_3 ;
wire \core/n5324_3 ;
wire \core/n5332_3 ;
wire \core/n5407_3 ;
wire \core/n5346_3 ;
wire \core/n5359_3 ;
wire \core/n5393_3 ;
wire \core/n5707_3 ;
wire \core/n5708_3 ;
wire \core/n5709_3 ;
wire \core/n5710_3 ;
wire \core/n5712_3 ;
wire \core/n5713_3 ;
wire \core/n5714_3 ;
wire \core/n5715_3 ;
wire \core/n5716_3 ;
wire \core/n5718_3 ;
wire \core/n5719_3 ;
wire \core/n5720_3 ;
wire \core/n5721_3 ;
wire \core/n5722_3 ;
wire \core/n5735_3 ;
wire \core/n5747_3 ;
wire \core/n5748_3 ;
wire \core/n5749_3 ;
wire \core/n5750_3 ;
wire \core/n5751_3 ;
wire \core/n5752_3 ;
wire \core/n5754_3 ;
wire \core/n5755_3 ;
wire \core/n5756_3 ;
wire \core/n5757_3 ;
wire \core/n5758_3 ;
wire \core/n5760_3 ;
wire \core/n5761_3 ;
wire \core/n5763_3 ;
wire \core/n5764_3 ;
wire \core/n5765_3 ;
wire \core/n5851_3 ;
wire \core/n5921_3 ;
wire \core/n5927_3 ;
wire \core/n5934_3 ;
wire \core/n5943_3 ;
wire \core/n5977_3 ;
wire \core/n6005_3 ;
wire \core/n6070_3 ;
wire \core/n6085_3 ;
wire \core/n6093_3 ;
wire \core/n6110_3 ;
wire \core/n6128_3 ;
wire \core/n6145_3 ;
wire \core/n11077_3 ;
wire \core/n11111_3 ;
wire \core/n11117_3 ;
wire \core/n11118_3 ;
wire \core/n11119_3 ;
wire \core/n11120_3 ;
wire \core/n11121_3 ;
wire \core/n11122_3 ;
wire \core/n11123_3 ;
wire \core/n11124_3 ;
wire \core/n11125_3 ;
wire \core/n11126_3 ;
wire \core/n11127_3 ;
wire \core/n11128_3 ;
wire \core/n11129_3 ;
wire \core/n11130_3 ;
wire \core/n11131_3 ;
wire \core/n11132_3 ;
wire \core/n11133_3 ;
wire \core/n11134_3 ;
wire \core/n11135_3 ;
wire \core/n11136_3 ;
wire \core/n11137_3 ;
wire \core/n11138_3 ;
wire \core/n11139_3 ;
wire \core/n11140_3 ;
wire \core/n11141_3 ;
wire \core/n11142_3 ;
wire \core/n11143_3 ;
wire \core/n11144_3 ;
wire \core/n11145_3 ;
wire \core/n11146_3 ;
wire \core/n11147_3 ;
wire \core/n11225_3 ;
wire \core/n11326_3 ;
wire \core/n11340_3 ;
wire \core/n11341_3 ;
wire \core/n11342_3 ;
wire \core/n11343_3 ;
wire \core/n11344_3 ;
wire \core/n11345_3 ;
wire \core/n11346_3 ;
wire \core/n11347_3 ;
wire \core/n11348_3 ;
wire \core/n11349_3 ;
wire \core/n11350_3 ;
wire \core/n11351_3 ;
wire \core/n11352_3 ;
wire \core/n11353_3 ;
wire \core/n11354_3 ;
wire \core/n11355_3 ;
wire \core/n11356_3 ;
wire \core/n11357_3 ;
wire \core/n11358_3 ;
wire \core/n11359_3 ;
wire \core/n11360_3 ;
wire \core/n11361_3 ;
wire \core/n11362_3 ;
wire \core/n11363_3 ;
wire \core/n11364_3 ;
wire \core/n11365_3 ;
wire \core/n11366_3 ;
wire \core/n11367_3 ;
wire \core/n11368_3 ;
wire \core/n11369_3 ;
wire \core/n11370_3 ;
wire \core/n11457_3 ;
wire \core/n11539_3 ;
wire \core/n11540_3 ;
wire \core/n11581_3 ;
wire \core/n11639_4 ;
wire \core/n11640_4 ;
wire \core/n11641_4 ;
wire \core/n11642_4 ;
wire \core/n11643_4 ;
wire \core/n11644_4 ;
wire \core/n11645_4 ;
wire \core/n11646_4 ;
wire \core/n11647_4 ;
wire \core/n11648_4 ;
wire \core/n11649_4 ;
wire \core/n11650_4 ;
wire \core/n11651_4 ;
wire \core/n11652_4 ;
wire \core/n11653_4 ;
wire \core/n11654_4 ;
wire \core/n11655_4 ;
wire \core/n11656_4 ;
wire \core/n11657_4 ;
wire \core/n11658_4 ;
wire \core/n11659_4 ;
wire \core/n11660_4 ;
wire \core/n11661_4 ;
wire \core/n11662_4 ;
wire \core/n11663_4 ;
wire \core/n11664_4 ;
wire \core/n11665_4 ;
wire \core/n11666_4 ;
wire \core/n11667_4 ;
wire \core/n11668_4 ;
wire \core/n11669_4 ;
wire \core/n11670_4 ;
wire \core/n12404_3 ;
wire \core/n12405_3 ;
wire \core/n12407_3 ;
wire \core/n12408_3 ;
wire \core/n12409_3 ;
wire \core/n12412_3 ;
wire \core/n12415_3 ;
wire \core/n12417_3 ;
wire \core/n12418_3 ;
wire \core/n12421_3 ;
wire \core/n12423_3 ;
wire \core/n12425_3 ;
wire \core/n12426_3 ;
wire \core/n12429_3 ;
wire \core/n12431_3 ;
wire \core/n12433_3 ;
wire \core/n12434_3 ;
wire \core/n15058_3 ;
wire \core/n15059_3 ;
wire \core/n15060_3 ;
wire \core/n15061_3 ;
wire \core/n15062_3 ;
wire \core/n15063_3 ;
wire \core/n15064_3 ;
wire \core/n15065_3 ;
wire \core/n15066_3 ;
wire \core/n15067_3 ;
wire \core/n15068_3 ;
wire \core/n15069_3 ;
wire \core/n15070_3 ;
wire \core/n15071_3 ;
wire \core/n15072_3 ;
wire \core/n15073_3 ;
wire \core/n15074_3 ;
wire \core/n15075_3 ;
wire \core/n15076_3 ;
wire \core/n15077_3 ;
wire \core/n15078_3 ;
wire \core/n15079_3 ;
wire \core/n15080_3 ;
wire \core/n15081_3 ;
wire \core/n15082_3 ;
wire \core/n15083_3 ;
wire \core/n15091_3 ;
wire \core/n13041_3 ;
wire \core/n13435_4 ;
wire \core/n13436_4 ;
wire \core/n13437_4 ;
wire \core/n13438_4 ;
wire \core/n13439_4 ;
wire \core/n13440_4 ;
wire \core/n13441_4 ;
wire \core/n13442_4 ;
wire \core/n13443_4 ;
wire \core/n13444_4 ;
wire \core/n13445_4 ;
wire \core/n13446_4 ;
wire \core/n13447_4 ;
wire \core/n13448_4 ;
wire \core/n13449_4 ;
wire \core/n13450_4 ;
wire \core/n13451_4 ;
wire \core/n13452_4 ;
wire \core/n13453_4 ;
wire \core/n13454_4 ;
wire \core/n13455_4 ;
wire \core/n13456_4 ;
wire \core/n13457_4 ;
wire \core/n13458_4 ;
wire \core/n13459_4 ;
wire \core/n13460_4 ;
wire \core/n13461_4 ;
wire \core/n13462_4 ;
wire \core/n13463_4 ;
wire \core/n13464_4 ;
wire \core/n13465_4 ;
wire \core/n14429_3 ;
wire \core/n19724_3 ;
wire \core/n23098_3 ;
wire \core/n23364_3 ;
wire \core/n16134_3 ;
wire \core/n23332_3 ;
wire \core/n5416_5 ;
wire \core/mem_la_secondword_6 ;
wire \core/prefetched_high_word_6 ;
wire \core/n2528_10 ;
wire \core/n5772_6 ;
wire \core/n5771_5 ;
wire \core/n15970_7 ;
wire \core/mem_16bit_buffer_15_7 ;
wire \core/csr_mepc_31_8 ;
wire \core/csr_mtval_31_8 ;
wire \core/timer_31_8 ;
wire \core/n15162_12 ;
wire \core/n15158_17 ;
wire \core/n15298_25 ;
wire \core/n15087_16 ;
wire \core/irq_active_9 ;
wire \core/dbg_active_9 ;
wire \core/n6193_9 ;
wire \core/n6196_9 ;
wire \core/n6199_9 ;
wire \core/n6202_9 ;
wire \core/n6205_9 ;
wire \core/n6208_9 ;
wire \core/n6211_9 ;
wire \core/n6214_9 ;
wire \core/n6217_9 ;
wire \core/n6238_10 ;
wire \core/n6241_10 ;
wire \core/n6244_10 ;
wire \core/n6247_10 ;
wire \core/n6249_10 ;
wire \core/n15087_18 ;
wire \core/n15090_16 ;
wire \core/n15196_11 ;
wire \core/n15197_11 ;
wire \core/n15198_11 ;
wire \core/n15199_11 ;
wire \core/n15200_11 ;
wire \core/n15201_11 ;
wire \core/n15202_11 ;
wire \core/n15203_11 ;
wire \core/n15204_11 ;
wire \core/n15205_11 ;
wire \core/n15206_11 ;
wire \core/n15207_11 ;
wire \core/n15208_11 ;
wire \core/n15209_11 ;
wire \core/n15210_11 ;
wire \core/n15211_11 ;
wire \core/n15212_11 ;
wire \core/n15213_11 ;
wire \core/n15214_11 ;
wire \core/n15215_11 ;
wire \core/n15216_11 ;
wire \core/n15217_11 ;
wire \core/n15218_11 ;
wire \core/n15219_11 ;
wire \core/n15220_11 ;
wire \core/n15221_11 ;
wire \core/n15222_11 ;
wire \core/n15223_11 ;
wire \core/n15224_11 ;
wire \core/n15225_11 ;
wire \core/n15226_11 ;
wire \core/n15227_11 ;
wire \core/n15527_8 ;
wire \core/n15528_8 ;
wire \core/n15529_8 ;
wire \core/n15530_9 ;
wire \core/n15531_9 ;
wire \core/n15162_14 ;
wire \core/n15057_12 ;
wire \core/n15055_12 ;
wire \core/n15158_19 ;
wire \core/n15180_18 ;
wire \core/n15305_16 ;
wire \core/n15323_16 ;
wire \core/n15331_16 ;
wire \core/n15333_16 ;
wire \core/n15345_16 ;
wire \core/n15353_16 ;
wire \core/n15298_27 ;
wire \core/n15299_25 ;
wire \core/n15300_24 ;
wire \core/n15301_24 ;
wire \core/n15302_24 ;
wire \core/n15303_25 ;
wire \core/n14428_24 ;
wire \core/n6220_10 ;
wire \core/n6223_10 ;
wire \core/n6226_10 ;
wire \core/n6229_10 ;
wire \core/n6232_10 ;
wire \core/n6235_10 ;
wire \core/n15019_15 ;
wire \core/n15021_15 ;
wire \core/n15369_11 ;
wire \core/n15371_11 ;
wire \core/n15373_11 ;
wire \core/n15375_11 ;
wire \core/n15377_11 ;
wire \core/n15379_11 ;
wire \core/n15385_11 ;
wire \core/n15389_11 ;
wire \core/n15395_11 ;
wire \core/n15397_11 ;
wire \core/n15405_11 ;
wire \core/n15407_11 ;
wire \core/n15409_11 ;
wire \core/n15417_11 ;
wire \core/n15419_11 ;
wire \core/n15421_11 ;
wire \core/n15425_11 ;
wire \core/n15429_11 ;
wire \core/n15431_11 ;
wire \core/n15533_11 ;
wire \core/n15535_11 ;
wire \core/n15537_11 ;
wire \core/n15539_11 ;
wire \core/n15541_11 ;
wire \core/n15543_11 ;
wire \core/n15545_11 ;
wire \core/n15547_11 ;
wire \core/n15549_11 ;
wire \core/n15551_11 ;
wire \core/n15553_11 ;
wire \core/n15555_11 ;
wire \core/n15557_11 ;
wire \core/n15559_11 ;
wire \core/n15561_11 ;
wire \core/n15563_11 ;
wire \core/n15565_11 ;
wire \core/n15567_11 ;
wire \core/n15569_11 ;
wire \core/n15571_11 ;
wire \core/n15573_11 ;
wire \core/n15575_11 ;
wire \core/n15577_11 ;
wire \core/n15579_11 ;
wire \core/n15581_11 ;
wire \core/n15583_11 ;
wire \core/n15585_11 ;
wire \core/n15587_11 ;
wire \core/n15589_11 ;
wire \core/n15591_11 ;
wire \core/n15593_11 ;
wire \core/n15595_11 ;
wire \core/n15087_20 ;
wire \core/n15090_18 ;
wire \core/mem_valid_7 ;
wire \core/n2534_9 ;
wire \core/n2533_9 ;
wire \core/n2532_9 ;
wire \core/n15085_5 ;
wire \core/n15922_5 ;
wire \core/n11092_6 ;
wire \core/n15913_5 ;
wire \core/n11502_5 ;
wire \core/n11499_5 ;
wire \core/n11498_5 ;
wire \core/n11497_5 ;
wire \core/n11496_5 ;
wire \core/n11495_5 ;
wire \core/n11494_5 ;
wire \core/n11493_5 ;
wire \core/n11492_5 ;
wire \core/n11491_5 ;
wire \core/n11490_5 ;
wire \core/n11489_5 ;
wire \core/n11488_5 ;
wire \core/n11487_5 ;
wire \core/n11486_5 ;
wire \core/n11485_5 ;
wire \core/n11484_5 ;
wire \core/n11483_5 ;
wire \core/n11482_5 ;
wire \core/n11481_5 ;
wire \core/n11480_5 ;
wire \core/n11479_5 ;
wire \core/n11478_5 ;
wire \core/n11477_5 ;
wire \core/n11476_5 ;
wire \core/n11475_5 ;
wire \core/n11474_5 ;
wire \core/csrregs_write ;
wire \core/n5768_6 ;
wire \core/n5766_6 ;
wire \core/n5770_6 ;
wire \core/n15914_5 ;
wire \core/n5408_5 ;
wire \core/n11501_15 ;
wire \core/n11509_15 ;
wire \core/latched_stalu_9 ;
wire \core/latched_is_lu_9 ;
wire \core/next_irq_pending_2_8 ;
wire \core/n14963_5 ;
wire \core/n14962_5 ;
wire \core/n14961_5 ;
wire \core/mem_la_firstword_4 ;
wire \core/mem_la_firstword_5 ;
wire \core/mem_xfer_4 ;
wire \core/mem_xfer_5 ;
wire \core/mem_xfer_6 ;
wire \core/mem_la_read_4 ;
wire \core/mem_rdata_latched_31_4 ;
wire \core/mem_rdata_latched_31_5 ;
wire \core/mem_rdata_latched_30_5 ;
wire \core/mem_rdata_latched_29_5 ;
wire \core/mem_rdata_latched_28_5 ;
wire \core/mem_rdata_latched_27_5 ;
wire \core/mem_rdata_latched_27_6 ;
wire \core/mem_rdata_latched_26_5 ;
wire \core/mem_rdata_latched_26_6 ;
wire \core/mem_rdata_latched_25_4 ;
wire \core/mem_rdata_latched_25_5 ;
wire \core/mem_rdata_latched_24_4 ;
wire \core/mem_rdata_latched_24_5 ;
wire \core/mem_rdata_latched_23_4 ;
wire \core/mem_rdata_latched_23_5 ;
wire \core/mem_rdata_latched_22_4 ;
wire \core/mem_rdata_latched_22_5 ;
wire \core/mem_rdata_latched_21_5 ;
wire \core/mem_rdata_latched_20_4 ;
wire \core/mem_rdata_latched_20_5 ;
wire \core/mem_rdata_latched_12_5 ;
wire \core/mem_rdata_latched_12_6 ;
wire \core/mem_rdata_latched_12_7 ;
wire \core/mem_rdata_latched_11_5 ;
wire \core/mem_rdata_latched_11_6 ;
wire \core/mem_rdata_latched_11_8 ;
wire \core/mem_rdata_latched_10_5 ;
wire \core/mem_rdata_latched_10_6 ;
wire \core/mem_rdata_latched_10_8 ;
wire \core/mem_rdata_latched_6_5 ;
wire \core/mem_rdata_latched_6_6 ;
wire \core/mem_rdata_latched_5_5 ;
wire \core/mem_rdata_latched_5_6 ;
wire \core/mem_rdata_latched_4_5 ;
wire \core/mem_rdata_latched_4_6 ;
wire \core/mem_rdata_latched_3_5 ;
wire \core/mem_rdata_latched_3_6 ;
wire \core/mem_rdata_latched_2_5 ;
wire \core/mem_rdata_latched_2_6 ;
wire \core/mem_rdata_latched_2_7 ;
wire \core/mem_rdata_latched_1_5 ;
wire \core/mem_rdata_latched_1_6 ;
wire \core/mem_rdata_latched_0_5 ;
wire \core/mem_rdata_latched_0_6 ;
wire \core/n1742_4 ;
wire \core/n1860_4 ;
wire \core/n1861_4 ;
wire \core/n1863_4 ;
wire \core/n1864_4 ;
wire \core/n1952_9 ;
wire \core/n1952_10 ;
wire \core/n2203_5 ;
wire \core/n2203_6 ;
wire \core/n2204_5 ;
wire \core/n2204_6 ;
wire \core/n2205_4 ;
wire \core/n2205_5 ;
wire \core/n2206_4 ;
wire \core/n2206_5 ;
wire \core/n2206_6 ;
wire \core/n2206_7 ;
wire \core/n2207_4 ;
wire \core/n2207_5 ;
wire \core/n2207_7 ;
wire \core/n2208_4 ;
wire \core/n2208_5 ;
wire \core/n2208_6 ;
wire \core/n2208_7 ;
wire \core/n2209_4 ;
wire \core/n2209_5 ;
wire \core/n2209_6 ;
wire \core/n2210_4 ;
wire \core/n2210_5 ;
wire \core/n2210_6 ;
wire \core/n2211_4 ;
wire \core/n2211_5 ;
wire \core/n2211_6 ;
wire \core/n2211_7 ;
wire \core/n2212_4 ;
wire \core/n2212_5 ;
wire \core/n2212_6 ;
wire \core/n2213_4 ;
wire \core/n2213_5 ;
wire \core/n2213_6 ;
wire \core/n2214_4 ;
wire \core/n2214_5 ;
wire \core/n2214_6 ;
wire \core/n2220_4 ;
wire \core/n2220_5 ;
wire \core/n2220_6 ;
wire \core/n2221_6 ;
wire \core/n2222_4 ;
wire \core/n2222_5 ;
wire \core/n2222_6 ;
wire \core/n2226_8 ;
wire \core/n2226_9 ;
wire \core/n2226_10 ;
wire \core/n2227_7 ;
wire \core/n2314_4 ;
wire \core/n2315_4 ;
wire \core/n2316_4 ;
wire \core/n2317_4 ;
wire \core/n2421_5 ;
wire \core/n5301_4 ;
wire \core/n5305_4 ;
wire \core/n5306_4 ;
wire \core/n5317_4 ;
wire \core/n5332_4 ;
wire \core/n5332_5 ;
wire \core/n5407_4 ;
wire \core/n5407_5 ;
wire \core/n5346_5 ;
wire \core/n5359_4 ;
wire \core/n5359_7 ;
wire \core/n5376_4 ;
wire \core/n5706_4 ;
wire \core/n5707_4 ;
wire \core/n5708_4 ;
wire \core/n5708_6 ;
wire \core/n5709_4 ;
wire \core/n5710_4 ;
wire \core/n5710_6 ;
wire \core/n5712_4 ;
wire \core/n5713_5 ;
wire \core/n5713_6 ;
wire \core/n5714_5 ;
wire \core/n5714_6 ;
wire \core/n5715_4 ;
wire \core/n5715_5 ;
wire \core/n5715_6 ;
wire \core/n5716_4 ;
wire \core/n5716_6 ;
wire \core/n5718_4 ;
wire \core/n5719_4 ;
wire \core/n5719_5 ;
wire \core/n5719_6 ;
wire \core/n5720_4 ;
wire \core/n5752_4 ;
wire \core/n5753_4 ;
wire \core/n5765_4 ;
wire \core/n5765_5 ;
wire \core/n5765_6 ;
wire \core/n5853_4 ;
wire \core/n5856_4 ;
wire \core/n5938_4 ;
wire \core/n5943_4 ;
wire \core/n6005_4 ;
wire \core/n6005_5 ;
wire \core/n6005_6 ;
wire \core/n6070_4 ;
wire \core/n6077_4 ;
wire \core/n6093_4 ;
wire \core/n6110_4 ;
wire \core/next_pc_31_4 ;
wire \core/n21128_4 ;
wire \core/n21352_4 ;
wire \core/n21608_4 ;
wire \core/n21864_4 ;
wire \core/n22120_4 ;
wire \core/n11111_4 ;
wire \core/n11111_5 ;
wire \core/n11117_4 ;
wire \core/n11225_4 ;
wire \core/n11234_4 ;
wire \core/n11234_5 ;
wire \core/n11244_4 ;
wire \core/n11457_4 ;
wire \core/n11457_5 ;
wire \core/n11457_6 ;
wire \core/n11457_7 ;
wire \core/n11539_4 ;
wire \core/n11539_5 ;
wire \core/n11539_6 ;
wire \core/n11540_4 ;
wire \core/n11540_5 ;
wire \core/n11581_4 ;
wire \core/n11639_5 ;
wire \core/n11640_5 ;
wire \core/n11641_5 ;
wire \core/n11642_5 ;
wire \core/n11643_5 ;
wire \core/n11644_5 ;
wire \core/n11645_5 ;
wire \core/n11646_5 ;
wire \core/n11647_5 ;
wire \core/n11648_5 ;
wire \core/n11649_5 ;
wire \core/n11650_5 ;
wire \core/n11651_5 ;
wire \core/n11652_5 ;
wire \core/n11653_5 ;
wire \core/n11654_5 ;
wire \core/n11655_5 ;
wire \core/n11656_5 ;
wire \core/n11657_5 ;
wire \core/n11658_5 ;
wire \core/n11659_5 ;
wire \core/n11660_5 ;
wire \core/n11661_5 ;
wire \core/n11662_5 ;
wire \core/n11663_5 ;
wire \core/n11664_5 ;
wire \core/n11665_5 ;
wire \core/n11666_5 ;
wire \core/n11667_5 ;
wire \core/n11668_5 ;
wire \core/n11669_5 ;
wire \core/n11670_5 ;
wire \core/n12232_4 ;
wire \core/n12232_5 ;
wire \core/n12404_4 ;
wire \core/n12404_5 ;
wire \core/n12405_4 ;
wire \core/n12406_4 ;
wire \core/n12409_4 ;
wire \core/n12410_4 ;
wire \core/n12411_4 ;
wire \core/n12412_4 ;
wire \core/n12413_4 ;
wire \core/n12414_4 ;
wire \core/n12416_4 ;
wire \core/n12418_4 ;
wire \core/n12419_4 ;
wire \core/n12420_4 ;
wire \core/n12421_4 ;
wire \core/n12422_4 ;
wire \core/n12423_4 ;
wire \core/n12424_4 ;
wire \core/n12426_4 ;
wire \core/n12427_4 ;
wire \core/n12428_4 ;
wire \core/n12429_4 ;
wire \core/n12430_4 ;
wire \core/n12431_4 ;
wire \core/n12431_5 ;
wire \core/n12433_4 ;
wire \core/n12434_4 ;
wire \core/n15058_4 ;
wire \core/n15058_5 ;
wire \core/n15059_4 ;
wire \core/n15060_4 ;
wire \core/n15061_4 ;
wire \core/n15062_4 ;
wire \core/n15063_4 ;
wire \core/n15064_4 ;
wire \core/n15065_4 ;
wire \core/n15066_4 ;
wire \core/n15067_4 ;
wire \core/n15068_4 ;
wire \core/n15069_4 ;
wire \core/n15070_4 ;
wire \core/n15071_4 ;
wire \core/n15072_4 ;
wire \core/n15073_4 ;
wire \core/n15074_4 ;
wire \core/n15075_4 ;
wire \core/n15076_4 ;
wire \core/n15077_4 ;
wire \core/n15078_4 ;
wire \core/n15079_4 ;
wire \core/n15080_4 ;
wire \core/n15081_4 ;
wire \core/n15082_4 ;
wire \core/n15083_4 ;
wire \core/n15091_4 ;
wire \core/n13435_5 ;
wire \core/n13435_6 ;
wire \core/n13436_5 ;
wire \core/n13437_5 ;
wire \core/n13438_5 ;
wire \core/n13439_5 ;
wire \core/n13440_5 ;
wire \core/n13441_5 ;
wire \core/n13442_5 ;
wire \core/n13443_5 ;
wire \core/n13444_5 ;
wire \core/n13445_5 ;
wire \core/n13446_5 ;
wire \core/n13447_5 ;
wire \core/n13448_5 ;
wire \core/n13449_5 ;
wire \core/n13450_5 ;
wire \core/n13451_5 ;
wire \core/n13452_5 ;
wire \core/n13453_5 ;
wire \core/n13454_5 ;
wire \core/n13455_5 ;
wire \core/n13456_5 ;
wire \core/n13457_5 ;
wire \core/n13458_5 ;
wire \core/n13459_5 ;
wire \core/n13460_5 ;
wire \core/n13461_5 ;
wire \core/n13462_5 ;
wire \core/n13463_5 ;
wire \core/n13464_5 ;
wire \core/n13465_5 ;
wire \core/n22964_4 ;
wire \core/n22998_4 ;
wire \core/n22998_5 ;
wire \core/n23160_4 ;
wire \core/n23364_4 ;
wire \core/n16134_4 ;
wire \core/mem_la_wdata_31_11 ;
wire \core/mem_la_wdata_30_11 ;
wire \core/mem_la_wdata_29_11 ;
wire \core/mem_la_wdata_28_11 ;
wire \core/mem_la_wdata_27_11 ;
wire \core/mem_la_wdata_26_11 ;
wire \core/mem_la_wdata_25_11 ;
wire \core/mem_la_wdata_24_11 ;
wire \core/n2528_11 ;
wire \core/n5772_7 ;
wire \core/n5772_8 ;
wire \core/n5769_6 ;
wire \core/n5769_7 ;
wire \core/wr_dcsr_ena_6 ;
wire \core/n15970_9 ;
wire \core/mem_do_prefetch_7 ;
wire \core/mem_16bit_buffer_15_8 ;
wire \core/csr_mepc_31_9 ;
wire \core/csr_mepc_31_10 ;
wire \core/mem_wordsize_1_8 ;
wire \core/reg_op2_31_7 ;
wire \core/n6160_10 ;
wire \core/n6160_11 ;
wire \core/n6193_11 ;
wire \core/n6196_10 ;
wire \core/n6199_10 ;
wire \core/n6202_10 ;
wire \core/n6205_10 ;
wire \core/n6208_10 ;
wire \core/n6211_10 ;
wire \core/n6214_10 ;
wire \core/n6217_10 ;
wire \core/n6217_11 ;
wire \core/n6249_11 ;
wire \core/alu_out_31_12 ;
wire \core/alu_out_31_13 ;
wire \core/alu_out_30_12 ;
wire \core/alu_out_30_13 ;
wire \core/alu_out_29_12 ;
wire \core/alu_out_29_13 ;
wire \core/alu_out_28_12 ;
wire \core/alu_out_28_13 ;
wire \core/alu_out_27_12 ;
wire \core/alu_out_27_13 ;
wire \core/alu_out_26_12 ;
wire \core/alu_out_26_13 ;
wire \core/alu_out_25_12 ;
wire \core/alu_out_25_13 ;
wire \core/alu_out_24_12 ;
wire \core/alu_out_24_13 ;
wire \core/alu_out_23_12 ;
wire \core/alu_out_23_13 ;
wire \core/alu_out_22_12 ;
wire \core/alu_out_22_13 ;
wire \core/alu_out_21_12 ;
wire \core/alu_out_21_13 ;
wire \core/alu_out_20_12 ;
wire \core/alu_out_20_13 ;
wire \core/alu_out_19_12 ;
wire \core/alu_out_19_13 ;
wire \core/alu_out_18_12 ;
wire \core/alu_out_18_13 ;
wire \core/alu_out_17_12 ;
wire \core/alu_out_17_13 ;
wire \core/alu_out_16_12 ;
wire \core/alu_out_16_13 ;
wire \core/alu_out_15_12 ;
wire \core/alu_out_15_13 ;
wire \core/alu_out_14_12 ;
wire \core/alu_out_14_13 ;
wire \core/alu_out_13_12 ;
wire \core/alu_out_13_13 ;
wire \core/alu_out_12_12 ;
wire \core/alu_out_12_13 ;
wire \core/alu_out_11_12 ;
wire \core/alu_out_11_13 ;
wire \core/alu_out_10_12 ;
wire \core/alu_out_10_13 ;
wire \core/alu_out_9_12 ;
wire \core/alu_out_9_13 ;
wire \core/alu_out_8_12 ;
wire \core/alu_out_8_13 ;
wire \core/alu_out_7_12 ;
wire \core/alu_out_7_13 ;
wire \core/alu_out_6_12 ;
wire \core/alu_out_6_13 ;
wire \core/alu_out_5_12 ;
wire \core/alu_out_5_13 ;
wire \core/alu_out_4_12 ;
wire \core/alu_out_4_13 ;
wire \core/alu_out_3_12 ;
wire \core/alu_out_3_13 ;
wire \core/alu_out_2_12 ;
wire \core/alu_out_2_13 ;
wire \core/alu_out_1_12 ;
wire \core/alu_out_1_13 ;
wire \core/alu_out_0_12 ;
wire \core/alu_out_0_13 ;
wire \core/cpuregs_wrdata_31_10 ;
wire \core/cpuregs_wrdata_31_11 ;
wire \core/cpuregs_wrdata_31_12 ;
wire \core/cpuregs_wrdata_31_13 ;
wire \core/cpuregs_wrdata_30_10 ;
wire \core/cpuregs_wrdata_30_11 ;
wire \core/cpuregs_wrdata_30_12 ;
wire \core/cpuregs_wrdata_29_10 ;
wire \core/cpuregs_wrdata_29_11 ;
wire \core/cpuregs_wrdata_29_12 ;
wire \core/cpuregs_wrdata_28_10 ;
wire \core/cpuregs_wrdata_28_11 ;
wire \core/cpuregs_wrdata_28_12 ;
wire \core/cpuregs_wrdata_27_10 ;
wire \core/cpuregs_wrdata_27_11 ;
wire \core/cpuregs_wrdata_27_12 ;
wire \core/cpuregs_wrdata_26_10 ;
wire \core/cpuregs_wrdata_26_11 ;
wire \core/cpuregs_wrdata_26_12 ;
wire \core/cpuregs_wrdata_25_10 ;
wire \core/cpuregs_wrdata_25_11 ;
wire \core/cpuregs_wrdata_25_12 ;
wire \core/cpuregs_wrdata_24_10 ;
wire \core/cpuregs_wrdata_24_11 ;
wire \core/cpuregs_wrdata_24_12 ;
wire \core/cpuregs_wrdata_23_10 ;
wire \core/cpuregs_wrdata_23_11 ;
wire \core/cpuregs_wrdata_23_12 ;
wire \core/cpuregs_wrdata_22_10 ;
wire \core/cpuregs_wrdata_22_11 ;
wire \core/cpuregs_wrdata_22_12 ;
wire \core/cpuregs_wrdata_21_10 ;
wire \core/cpuregs_wrdata_21_11 ;
wire \core/cpuregs_wrdata_21_12 ;
wire \core/cpuregs_wrdata_20_10 ;
wire \core/cpuregs_wrdata_20_11 ;
wire \core/cpuregs_wrdata_20_12 ;
wire \core/cpuregs_wrdata_19_10 ;
wire \core/cpuregs_wrdata_19_11 ;
wire \core/cpuregs_wrdata_19_12 ;
wire \core/cpuregs_wrdata_18_10 ;
wire \core/cpuregs_wrdata_18_11 ;
wire \core/cpuregs_wrdata_18_12 ;
wire \core/cpuregs_wrdata_17_10 ;
wire \core/cpuregs_wrdata_17_11 ;
wire \core/cpuregs_wrdata_17_12 ;
wire \core/cpuregs_wrdata_16_10 ;
wire \core/cpuregs_wrdata_16_11 ;
wire \core/cpuregs_wrdata_16_12 ;
wire \core/cpuregs_wrdata_15_10 ;
wire \core/cpuregs_wrdata_15_11 ;
wire \core/cpuregs_wrdata_15_12 ;
wire \core/cpuregs_wrdata_14_10 ;
wire \core/cpuregs_wrdata_14_11 ;
wire \core/cpuregs_wrdata_14_12 ;
wire \core/cpuregs_wrdata_13_10 ;
wire \core/cpuregs_wrdata_13_11 ;
wire \core/cpuregs_wrdata_13_12 ;
wire \core/cpuregs_wrdata_12_10 ;
wire \core/cpuregs_wrdata_12_11 ;
wire \core/cpuregs_wrdata_12_12 ;
wire \core/cpuregs_wrdata_11_10 ;
wire \core/cpuregs_wrdata_11_11 ;
wire \core/cpuregs_wrdata_11_12 ;
wire \core/cpuregs_wrdata_10_10 ;
wire \core/cpuregs_wrdata_10_11 ;
wire \core/cpuregs_wrdata_10_12 ;
wire \core/cpuregs_wrdata_9_10 ;
wire \core/cpuregs_wrdata_9_11 ;
wire \core/cpuregs_wrdata_9_12 ;
wire \core/cpuregs_wrdata_8_10 ;
wire \core/cpuregs_wrdata_8_11 ;
wire \core/cpuregs_wrdata_8_12 ;
wire \core/cpuregs_wrdata_7_10 ;
wire \core/cpuregs_wrdata_7_11 ;
wire \core/cpuregs_wrdata_7_12 ;
wire \core/cpuregs_wrdata_6_10 ;
wire \core/cpuregs_wrdata_6_11 ;
wire \core/cpuregs_wrdata_6_12 ;
wire \core/cpuregs_wrdata_5_10 ;
wire \core/cpuregs_wrdata_5_11 ;
wire \core/cpuregs_wrdata_4_10 ;
wire \core/cpuregs_wrdata_4_11 ;
wire \core/cpuregs_wrdata_4_12 ;
wire \core/cpuregs_wrdata_3_11 ;
wire \core/cpuregs_wrdata_2_10 ;
wire \core/cpuregs_wrdata_2_11 ;
wire \core/cpuregs_wrdata_2_12 ;
wire \core/cpuregs_wrdata_1_10 ;
wire \core/cpuregs_wrdata_1_11 ;
wire \core/cpuregs_wrdata_1_12 ;
wire \core/cpuregs_wrdata_0_10 ;
wire \core/cpuregs_wrdata_0_11 ;
wire \core/cpuregs_wrdata_0_12 ;
wire \core/n12634_10 ;
wire \core/n12634_11 ;
wire \core/n12636_10 ;
wire \core/n12638_10 ;
wire \core/n12640_10 ;
wire \core/n12642_10 ;
wire \core/n12644_10 ;
wire \core/n12646_10 ;
wire \core/n12648_10 ;
wire \core/n12650_10 ;
wire \core/n12652_10 ;
wire \core/n12654_10 ;
wire \core/n12656_10 ;
wire \core/n12658_10 ;
wire \core/n12660_10 ;
wire \core/n12662_10 ;
wire \core/n12664_10 ;
wire \core/n12666_10 ;
wire \core/n12668_10 ;
wire \core/n12670_10 ;
wire \core/n12672_10 ;
wire \core/n12674_10 ;
wire \core/n12676_10 ;
wire \core/n12678_10 ;
wire \core/n12680_10 ;
wire \core/n12682_10 ;
wire \core/n12684_10 ;
wire \core/n12686_10 ;
wire \core/n12688_10 ;
wire \core/n12690_10 ;
wire \core/n12692_10 ;
wire \core/n12694_10 ;
wire \core/n15087_21 ;
wire \core/n15196_12 ;
wire \core/n15196_13 ;
wire \core/n15196_14 ;
wire \core/n15197_12 ;
wire \core/n15197_13 ;
wire \core/n15197_14 ;
wire \core/n15198_12 ;
wire \core/n15198_13 ;
wire \core/n15198_14 ;
wire \core/n15199_12 ;
wire \core/n15199_13 ;
wire \core/n15199_14 ;
wire \core/n15200_12 ;
wire \core/n15200_13 ;
wire \core/n15200_14 ;
wire \core/n15201_12 ;
wire \core/n15201_13 ;
wire \core/n15202_12 ;
wire \core/n15202_13 ;
wire \core/n15202_14 ;
wire \core/n15203_12 ;
wire \core/n15203_13 ;
wire \core/n15204_12 ;
wire \core/n15204_13 ;
wire \core/n15204_14 ;
wire \core/n15205_12 ;
wire \core/n15205_13 ;
wire \core/n15205_14 ;
wire \core/n15206_12 ;
wire \core/n15206_13 ;
wire \core/n15206_14 ;
wire \core/n15207_12 ;
wire \core/n15207_13 ;
wire \core/n15207_14 ;
wire \core/n15208_12 ;
wire \core/n15208_13 ;
wire \core/n15208_14 ;
wire \core/n15209_12 ;
wire \core/n15209_13 ;
wire \core/n15209_14 ;
wire \core/n15210_12 ;
wire \core/n15210_13 ;
wire \core/n15210_14 ;
wire \core/n15211_12 ;
wire \core/n15211_13 ;
wire \core/n15211_14 ;
wire \core/n15212_12 ;
wire \core/n15212_13 ;
wire \core/n15212_14 ;
wire \core/n15213_13 ;
wire \core/n15213_14 ;
wire \core/n15214_12 ;
wire \core/n15214_13 ;
wire \core/n15215_12 ;
wire \core/n15215_13 ;
wire \core/n15216_12 ;
wire \core/n15216_13 ;
wire \core/n15217_12 ;
wire \core/n15217_13 ;
wire \core/n15218_12 ;
wire \core/n15218_13 ;
wire \core/n15219_12 ;
wire \core/n15219_13 ;
wire \core/n15220_12 ;
wire \core/n15220_13 ;
wire \core/n15220_14 ;
wire \core/n15221_12 ;
wire \core/n15221_13 ;
wire \core/n15221_14 ;
wire \core/n15222_12 ;
wire \core/n15222_13 ;
wire \core/n15222_14 ;
wire \core/n15223_12 ;
wire \core/n15223_13 ;
wire \core/n15223_14 ;
wire \core/n15224_12 ;
wire \core/n15224_13 ;
wire \core/n15224_14 ;
wire \core/n15225_12 ;
wire \core/n15225_13 ;
wire \core/n15225_14 ;
wire \core/n15226_12 ;
wire \core/n15226_13 ;
wire \core/n15226_14 ;
wire \core/n15227_12 ;
wire \core/n15227_13 ;
wire \core/n15227_14 ;
wire \core/n15527_9 ;
wire \core/n15528_9 ;
wire \core/n15528_10 ;
wire \core/n15529_9 ;
wire \core/n15529_10 ;
wire \core/n15530_10 ;
wire \core/n15531_10 ;
wire \core/n15162_15 ;
wire \core/n15162_16 ;
wire \core/n15158_21 ;
wire \core/n15158_22 ;
wire \core/n15170_14 ;
wire \core/n15305_19 ;
wire \core/n15307_17 ;
wire \core/n15307_18 ;
wire \core/n15309_17 ;
wire \core/n15311_17 ;
wire \core/n15313_17 ;
wire \core/n15315_17 ;
wire \core/n15317_17 ;
wire \core/n15319_17 ;
wire \core/n15321_17 ;
wire \core/n15323_18 ;
wire \core/n15325_17 ;
wire \core/n15327_17 ;
wire \core/n15329_17 ;
wire \core/n15331_18 ;
wire \core/n15333_18 ;
wire \core/n15335_17 ;
wire \core/n15337_17 ;
wire \core/n15339_17 ;
wire \core/n15341_17 ;
wire \core/n15343_17 ;
wire \core/n15345_17 ;
wire \core/n15345_18 ;
wire \core/n15347_17 ;
wire \core/n15349_17 ;
wire \core/n15351_17 ;
wire \core/n15353_18 ;
wire \core/n15355_17 ;
wire \core/n15357_17 ;
wire \core/n15359_17 ;
wire \core/n15361_17 ;
wire \core/n15363_17 ;
wire \core/n15365_17 ;
wire \core/n15367_17 ;
wire \core/n15298_28 ;
wire \core/n15299_27 ;
wire \core/n15300_25 ;
wire \core/n15300_26 ;
wire \core/n15300_27 ;
wire \core/n15301_25 ;
wire \core/n15301_27 ;
wire \core/n15302_25 ;
wire \core/n15019_16 ;
wire \core/n15019_17 ;
wire \core/n15021_16 ;
wire \core/n15369_12 ;
wire \core/n15371_12 ;
wire \core/n15373_12 ;
wire \core/n15375_12 ;
wire \core/n15377_12 ;
wire \core/n15379_12 ;
wire \core/n15381_12 ;
wire \core/n15381_13 ;
wire \core/n15383_12 ;
wire \core/n15383_13 ;
wire \core/n15385_12 ;
wire \core/n15387_12 ;
wire \core/n15387_13 ;
wire \core/n15389_12 ;
wire \core/n15391_12 ;
wire \core/n15391_13 ;
wire \core/n15393_12 ;
wire \core/n15393_13 ;
wire \core/n15395_12 ;
wire \core/n15397_12 ;
wire \core/n15399_12 ;
wire \core/n15399_13 ;
wire \core/n15401_12 ;
wire \core/n15401_13 ;
wire \core/n15403_12 ;
wire \core/n15403_13 ;
wire \core/n15405_12 ;
wire \core/n15407_12 ;
wire \core/n15409_12 ;
wire \core/n15411_12 ;
wire \core/n15411_13 ;
wire \core/n15413_12 ;
wire \core/n15413_13 ;
wire \core/n15415_12 ;
wire \core/n15415_13 ;
wire \core/n15417_12 ;
wire \core/n15419_12 ;
wire \core/n15421_12 ;
wire \core/n15423_12 ;
wire \core/n15423_13 ;
wire \core/n15425_12 ;
wire \core/n15427_12 ;
wire \core/n15427_13 ;
wire \core/n15429_12 ;
wire \core/n15431_12 ;
wire \core/n15533_13 ;
wire \core/n15533_14 ;
wire \core/n15535_13 ;
wire \core/n15535_14 ;
wire \core/n15537_13 ;
wire \core/n15537_14 ;
wire \core/n15539_13 ;
wire \core/n15539_14 ;
wire \core/n15541_13 ;
wire \core/n15541_14 ;
wire \core/n15543_13 ;
wire \core/n15543_14 ;
wire \core/n15545_13 ;
wire \core/n15545_14 ;
wire \core/n15547_13 ;
wire \core/n15547_14 ;
wire \core/n15549_13 ;
wire \core/n15549_14 ;
wire \core/n15551_13 ;
wire \core/n15551_14 ;
wire \core/n15553_13 ;
wire \core/n15553_14 ;
wire \core/n15555_13 ;
wire \core/n15555_14 ;
wire \core/n15557_13 ;
wire \core/n15557_14 ;
wire \core/n15559_13 ;
wire \core/n15559_14 ;
wire \core/n15561_13 ;
wire \core/n15561_14 ;
wire \core/n15563_13 ;
wire \core/n15563_14 ;
wire \core/n15565_13 ;
wire \core/n15565_14 ;
wire \core/n15567_13 ;
wire \core/n15567_14 ;
wire \core/n15569_13 ;
wire \core/n15569_14 ;
wire \core/n15571_13 ;
wire \core/n15571_14 ;
wire \core/n15573_13 ;
wire \core/n15573_14 ;
wire \core/n15575_13 ;
wire \core/n15575_14 ;
wire \core/n15577_13 ;
wire \core/n15577_14 ;
wire \core/n15579_13 ;
wire \core/n15579_14 ;
wire \core/n15581_13 ;
wire \core/n15581_14 ;
wire \core/n15583_13 ;
wire \core/n15583_14 ;
wire \core/n15585_13 ;
wire \core/n15585_14 ;
wire \core/n15587_13 ;
wire \core/n15587_14 ;
wire \core/n15589_13 ;
wire \core/n15589_14 ;
wire \core/n15591_13 ;
wire \core/n15591_14 ;
wire \core/n15593_13 ;
wire \core/n15593_14 ;
wire \core/n15595_13 ;
wire \core/n15595_14 ;
wire \core/n15087_22 ;
wire \core/n15087_23 ;
wire \core/n15090_20 ;
wire \core/mem_state_1_11 ;
wire \core/mem_state_1_12 ;
wire \core/mem_valid_8 ;
wire \core/n2534_10 ;
wire \core/n2533_10 ;
wire \core/n15922_6 ;
wire \core/n15922_7 ;
wire \core/n15922_8 ;
wire \core/n15913_6 ;
wire \core/n16136_6 ;
wire \core/n16135_6 ;
wire \core/cpuregs_rs1_0_6 ;
wire \core/cpuregs_rs1_0_8 ;
wire \core/n5768_7 ;
wire \core/n5766_7 ;
wire \core/n5766_8 ;
wire \core/n15914_6 ;
wire \core/mem_xfer_7 ;
wire \core/mem_xfer_9 ;
wire \core/mem_la_read_5 ;
wire \core/mem_rdata_latched_31_6 ;
wire \core/mem_rdata_latched_31_8 ;
wire \core/mem_rdata_latched_30_7 ;
wire \core/mem_rdata_latched_29_7 ;
wire \core/mem_rdata_latched_29_8 ;
wire \core/mem_rdata_latched_28_6 ;
wire \core/mem_rdata_latched_28_7 ;
wire \core/mem_rdata_latched_27_8 ;
wire \core/mem_rdata_latched_27_10 ;
wire \core/mem_rdata_latched_26_7 ;
wire \core/mem_rdata_latched_25_6 ;
wire \core/mem_rdata_latched_25_7 ;
wire \core/mem_rdata_latched_25_8 ;
wire \core/mem_rdata_latched_24_6 ;
wire \core/mem_rdata_latched_23_6 ;
wire \core/mem_rdata_latched_23_7 ;
wire \core/mem_rdata_latched_23_8 ;
wire \core/mem_rdata_latched_23_9 ;
wire \core/mem_rdata_latched_22_6 ;
wire \core/mem_rdata_latched_22_7 ;
wire \core/mem_rdata_latched_22_8 ;
wire \core/mem_rdata_latched_21_6 ;
wire \core/mem_rdata_latched_21_7 ;
wire \core/mem_rdata_latched_21_8 ;
wire \core/mem_rdata_latched_21_9 ;
wire \core/mem_rdata_latched_20_6 ;
wire \core/mem_rdata_latched_12_9 ;
wire \core/mem_rdata_latched_12_10 ;
wire \core/mem_rdata_latched_12_11 ;
wire \core/mem_rdata_latched_12_12 ;
wire \core/mem_rdata_latched_11_9 ;
wire \core/mem_rdata_latched_10_10 ;
wire \core/mem_rdata_latched_10_12 ;
wire \core/mem_rdata_latched_6_7 ;
wire \core/mem_rdata_latched_6_8 ;
wire \core/mem_rdata_latched_5_7 ;
wire \core/mem_rdata_latched_5_8 ;
wire \core/mem_rdata_latched_3_8 ;
wire \core/mem_rdata_latched_2_8 ;
wire \core/mem_rdata_latched_1_7 ;
wire \core/mem_rdata_latched_1_8 ;
wire \core/mem_rdata_latched_1_9 ;
wire \core/mem_rdata_latched_0_7 ;
wire \core/mem_rdata_latched_0_8 ;
wire \core/n1860_6 ;
wire \core/n1863_6 ;
wire \core/n1864_5 ;
wire \core/n1864_6 ;
wire \core/n1952_12 ;
wire \core/n1952_13 ;
wire \core/n1952_14 ;
wire \core/n2203_8 ;
wire \core/n2203_9 ;
wire \core/n2203_11 ;
wire \core/n2203_12 ;
wire \core/n2204_7 ;
wire \core/n2204_8 ;
wire \core/n2204_11 ;
wire \core/n2205_6 ;
wire \core/n2206_8 ;
wire \core/n2206_9 ;
wire \core/n2206_10 ;
wire \core/n2206_11 ;
wire \core/n2206_12 ;
wire \core/n2207_8 ;
wire \core/n2207_9 ;
wire \core/n2207_11 ;
wire \core/n2207_12 ;
wire \core/n2207_15 ;
wire \core/n2207_16 ;
wire \core/n2208_8 ;
wire \core/n2208_10 ;
wire \core/n2208_13 ;
wire \core/n2209_7 ;
wire \core/n2209_9 ;
wire \core/n2209_10 ;
wire \core/n2209_11 ;
wire \core/n2209_12 ;
wire \core/n2210_9 ;
wire \core/n2210_10 ;
wire \core/n2211_8 ;
wire \core/n2211_10 ;
wire \core/n2211_11 ;
wire \core/n2211_12 ;
wire \core/n2212_7 ;
wire \core/n2212_8 ;
wire \core/n2212_9 ;
wire \core/n2212_10 ;
wire \core/n2213_7 ;
wire \core/n2213_9 ;
wire \core/n2214_7 ;
wire \core/n2220_7 ;
wire \core/n2220_8 ;
wire \core/n2220_9 ;
wire \core/n2220_10 ;
wire \core/n2221_8 ;
wire \core/n2221_9 ;
wire \core/n2221_10 ;
wire \core/n2222_7 ;
wire \core/n2222_8 ;
wire \core/n2222_10 ;
wire \core/n2222_11 ;
wire \core/n2222_12 ;
wire \core/n2222_14 ;
wire \core/n2222_15 ;
wire \core/n2226_11 ;
wire \core/n2227_8 ;
wire \core/n2227_9 ;
wire \core/n2421_6 ;
wire \core/n2421_7 ;
wire \core/n5306_5 ;
wire \core/n5332_6 ;
wire \core/n5332_8 ;
wire \core/n5359_8 ;
wire \core/n5359_9 ;
wire \core/n5359_10 ;
wire \core/n5359_11 ;
wire \core/n5359_12 ;
wire \core/n5707_5 ;
wire \core/n5710_7 ;
wire \core/n5710_8 ;
wire \core/n5710_9 ;
wire \core/n5710_11 ;
wire \core/n5712_6 ;
wire \core/n5712_7 ;
wire \core/n5713_7 ;
wire \core/n5713_8 ;
wire \core/n5713_9 ;
wire \core/n5715_7 ;
wire \core/n5715_8 ;
wire \core/n5718_5 ;
wire \core/n5720_5 ;
wire \core/n5752_5 ;
wire \core/n5752_6 ;
wire \core/n5752_8 ;
wire \core/n5765_7 ;
wire \core/n5921_5 ;
wire \core/n5921_6 ;
wire \core/n6005_7 ;
wire \core/n6005_8 ;
wire \core/n6005_9 ;
wire \core/n6015_5 ;
wire \core/n6015_6 ;
wire \core/n6093_5 ;
wire \core/n21128_6 ;
wire \core/n11111_6 ;
wire \core/n11111_7 ;
wire \core/n11234_6 ;
wire \core/n11340_5 ;
wire \core/n11457_8 ;
wire \core/n11457_9 ;
wire \core/n11457_10 ;
wire \core/n11457_11 ;
wire \core/n11539_7 ;
wire \core/n11539_8 ;
wire \core/n11540_6 ;
wire \core/n11639_7 ;
wire \core/n12232_6 ;
wire \core/n12232_7 ;
wire \core/n12232_8 ;
wire \core/n12232_9 ;
wire \core/n12232_10 ;
wire \core/n12232_11 ;
wire \core/n12232_12 ;
wire \core/n12232_13 ;
wire \core/n12409_5 ;
wire \core/n12410_5 ;
wire \core/n12415_5 ;
wire \core/n12417_5 ;
wire \core/n12425_5 ;
wire \core/n15091_5 ;
wire \core/n23373_5 ;
wire \core/n22998_6 ;
wire \core/n22998_7 ;
wire \core/n22998_8 ;
wire \core/n22998_9 ;
wire \core/n22998_10 ;
wire \core/n22998_11 ;
wire \core/n22998_12 ;
wire \core/n22998_13 ;
wire \core/n23160_5 ;
wire \core/n23160_6 ;
wire \core/n23364_6 ;
wire \core/n16134_5 ;
wire \core/wr_dcsr_ena_7 ;
wire \core/wr_dcsr_ena_8 ;
wire \core/wr_dcsr_ena_9 ;
wire \core/n15970_10 ;
wire \core/mem_16bit_buffer_15_9 ;
wire \core/csr_mepc_31_11 ;
wire \core/n6238_13 ;
wire \core/n6241_12 ;
wire \core/n6244_12 ;
wire \core/n6247_12 ;
wire \core/alu_out_31_14 ;
wire \core/alu_out_31_15 ;
wire \core/alu_out_31_16 ;
wire \core/alu_out_0_14 ;
wire \core/alu_out_0_15 ;
wire \core/alu_out_0_16 ;
wire \core/cpuregs_wrdata_3_12 ;
wire \core/cpuregs_wrdata_3_13 ;
wire \core/n12634_12 ;
wire \core/n15196_15 ;
wire \core/n15196_16 ;
wire \core/n15196_17 ;
wire \core/n15196_18 ;
wire \core/n15196_19 ;
wire \core/n15196_20 ;
wire \core/n15197_15 ;
wire \core/n15197_16 ;
wire \core/n15198_15 ;
wire \core/n15198_16 ;
wire \core/n15198_17 ;
wire \core/n15199_15 ;
wire \core/n15199_16 ;
wire \core/n15199_17 ;
wire \core/n15200_15 ;
wire \core/n15200_16 ;
wire \core/n15200_17 ;
wire \core/n15201_15 ;
wire \core/n15201_16 ;
wire \core/n15201_17 ;
wire \core/n15201_18 ;
wire \core/n15202_15 ;
wire \core/n15202_16 ;
wire \core/n15202_17 ;
wire \core/n15203_15 ;
wire \core/n15203_16 ;
wire \core/n15203_17 ;
wire \core/n15203_18 ;
wire \core/n15204_15 ;
wire \core/n15204_16 ;
wire \core/n15204_17 ;
wire \core/n15205_15 ;
wire \core/n15205_16 ;
wire \core/n15205_17 ;
wire \core/n15206_15 ;
wire \core/n15206_16 ;
wire \core/n15206_17 ;
wire \core/n15207_15 ;
wire \core/n15207_16 ;
wire \core/n15207_17 ;
wire \core/n15208_15 ;
wire \core/n15208_16 ;
wire \core/n15208_17 ;
wire \core/n15209_15 ;
wire \core/n15209_16 ;
wire \core/n15209_17 ;
wire \core/n15210_15 ;
wire \core/n15210_16 ;
wire \core/n15210_17 ;
wire \core/n15211_15 ;
wire \core/n15211_16 ;
wire \core/n15211_17 ;
wire \core/n15212_15 ;
wire \core/n15212_16 ;
wire \core/n15212_17 ;
wire \core/n15212_18 ;
wire \core/n15213_15 ;
wire \core/n15213_16 ;
wire \core/n15213_17 ;
wire \core/n15213_18 ;
wire \core/n15214_14 ;
wire \core/n15214_15 ;
wire \core/n15215_14 ;
wire \core/n15215_15 ;
wire \core/n15216_14 ;
wire \core/n15216_15 ;
wire \core/n15217_14 ;
wire \core/n15217_15 ;
wire \core/n15218_14 ;
wire \core/n15218_15 ;
wire \core/n15219_14 ;
wire \core/n15219_15 ;
wire \core/n15220_15 ;
wire \core/n15220_16 ;
wire \core/n15220_17 ;
wire \core/n15220_18 ;
wire \core/n15220_19 ;
wire \core/n15221_15 ;
wire \core/n15221_16 ;
wire \core/n15221_17 ;
wire \core/n15221_18 ;
wire \core/n15221_19 ;
wire \core/n15221_20 ;
wire \core/n15222_15 ;
wire \core/n15222_16 ;
wire \core/n15222_17 ;
wire \core/n15222_18 ;
wire \core/n15223_15 ;
wire \core/n15223_16 ;
wire \core/n15224_15 ;
wire \core/n15224_16 ;
wire \core/n15224_17 ;
wire \core/n15225_15 ;
wire \core/n15225_16 ;
wire \core/n15225_17 ;
wire \core/n15225_18 ;
wire \core/n15225_19 ;
wire \core/n15225_20 ;
wire \core/n15226_15 ;
wire \core/n15226_17 ;
wire \core/n15226_18 ;
wire \core/n15226_19 ;
wire \core/n15227_15 ;
wire \core/n15227_17 ;
wire \core/n15227_18 ;
wire \core/n15527_10 ;
wire \core/n15530_11 ;
wire \core/n15158_23 ;
wire \core/n15158_24 ;
wire \core/n15170_15 ;
wire \core/n15305_20 ;
wire \core/n15305_21 ;
wire \core/n15307_20 ;
wire \core/n15307_21 ;
wire \core/n15309_19 ;
wire \core/n15309_20 ;
wire \core/n15311_19 ;
wire \core/n15311_20 ;
wire \core/n15313_18 ;
wire \core/n15313_19 ;
wire \core/n15315_18 ;
wire \core/n15315_19 ;
wire \core/n15317_18 ;
wire \core/n15319_18 ;
wire \core/n15321_18 ;
wire \core/n15323_19 ;
wire \core/n15323_20 ;
wire \core/n15325_18 ;
wire \core/n15325_19 ;
wire \core/n15327_18 ;
wire \core/n15329_18 ;
wire \core/n15331_20 ;
wire \core/n15333_19 ;
wire \core/n15335_18 ;
wire \core/n15337_18 ;
wire \core/n15339_18 ;
wire \core/n15341_18 ;
wire \core/n15343_18 ;
wire \core/n15345_19 ;
wire \core/n15345_20 ;
wire \core/n15345_21 ;
wire \core/n15347_18 ;
wire \core/n15349_18 ;
wire \core/n15351_18 ;
wire \core/n15353_19 ;
wire \core/n15355_18 ;
wire \core/n15355_19 ;
wire \core/n15357_18 ;
wire \core/n15359_18 ;
wire \core/n15361_18 ;
wire \core/n15361_19 ;
wire \core/n15363_18 ;
wire \core/n15365_18 ;
wire \core/n15367_18 ;
wire \core/n15299_30 ;
wire \core/n15301_28 ;
wire \core/n15369_13 ;
wire \core/n15369_14 ;
wire \core/n15371_13 ;
wire \core/n15373_13 ;
wire \core/n15375_13 ;
wire \core/n15377_13 ;
wire \core/n15379_13 ;
wire \core/n15381_14 ;
wire \core/n15383_14 ;
wire \core/n15385_13 ;
wire \core/n15387_14 ;
wire \core/n15389_13 ;
wire \core/n15391_14 ;
wire \core/n15393_14 ;
wire \core/n15395_13 ;
wire \core/n15397_13 ;
wire \core/n15399_14 ;
wire \core/n15401_14 ;
wire \core/n15403_14 ;
wire \core/n15405_13 ;
wire \core/n15407_13 ;
wire \core/n15409_13 ;
wire \core/n15411_14 ;
wire \core/n15413_14 ;
wire \core/n15415_14 ;
wire \core/n15417_13 ;
wire \core/n15419_13 ;
wire \core/n15421_13 ;
wire \core/n15423_14 ;
wire \core/n15425_13 ;
wire \core/n15427_14 ;
wire \core/n15429_13 ;
wire \core/n15431_13 ;
wire \core/n15533_16 ;
wire \core/n15533_19 ;
wire \core/n15535_15 ;
wire \core/n15537_15 ;
wire \core/n15539_15 ;
wire \core/n15541_15 ;
wire \core/n15543_15 ;
wire \core/n15545_15 ;
wire \core/n15547_15 ;
wire \core/n15549_15 ;
wire \core/n15551_15 ;
wire \core/n15553_15 ;
wire \core/n15555_15 ;
wire \core/n15557_15 ;
wire \core/n15559_15 ;
wire \core/n15561_15 ;
wire \core/n15563_15 ;
wire \core/n15565_15 ;
wire \core/n15567_15 ;
wire \core/n15569_15 ;
wire \core/n15571_15 ;
wire \core/n15573_15 ;
wire \core/n15575_15 ;
wire \core/n15577_15 ;
wire \core/n15579_15 ;
wire \core/n15581_15 ;
wire \core/n15583_15 ;
wire \core/n15585_15 ;
wire \core/n15587_15 ;
wire \core/n15589_15 ;
wire \core/n15591_15 ;
wire \core/n15593_15 ;
wire \core/n15595_15 ;
wire \core/mem_state_1_13 ;
wire \core/mem_state_1_14 ;
wire \core/n15922_9 ;
wire \core/n15922_10 ;
wire \core/n15922_11 ;
wire \core/cpuregs_rs1_0_10 ;
wire \core/n15914_8 ;
wire \core/n15914_9 ;
wire \core/mem_xfer_10 ;
wire \core/mem_rdata_latched_31_9 ;
wire \core/mem_rdata_latched_31_10 ;
wire \core/mem_rdata_latched_30_8 ;
wire \core/mem_rdata_latched_30_9 ;
wire \core/mem_rdata_latched_30_10 ;
wire \core/mem_rdata_latched_29_10 ;
wire \core/mem_rdata_latched_29_11 ;
wire \core/mem_rdata_latched_29_12 ;
wire \core/mem_rdata_latched_28_8 ;
wire \core/mem_rdata_latched_28_9 ;
wire \core/mem_rdata_latched_28_11 ;
wire \core/mem_rdata_latched_28_12 ;
wire \core/mem_rdata_latched_27_11 ;
wire \core/mem_rdata_latched_27_12 ;
wire \core/mem_rdata_latched_27_13 ;
wire \core/mem_rdata_latched_25_9 ;
wire \core/mem_rdata_latched_25_10 ;
wire \core/mem_rdata_latched_24_7 ;
wire \core/mem_rdata_latched_24_8 ;
wire \core/mem_rdata_latched_24_9 ;
wire \core/mem_rdata_latched_23_10 ;
wire \core/mem_rdata_latched_23_11 ;
wire \core/mem_rdata_latched_23_12 ;
wire \core/mem_rdata_latched_22_9 ;
wire \core/mem_rdata_latched_22_10 ;
wire \core/mem_rdata_latched_22_11 ;
wire \core/mem_rdata_latched_22_12 ;
wire \core/mem_rdata_latched_21_10 ;
wire \core/mem_rdata_latched_21_11 ;
wire \core/mem_rdata_latched_21_12 ;
wire \core/mem_rdata_latched_21_13 ;
wire \core/mem_rdata_latched_20_7 ;
wire \core/mem_rdata_latched_20_8 ;
wire \core/mem_rdata_latched_20_9 ;
wire \core/mem_rdata_latched_10_13 ;
wire \core/mem_rdata_latched_10_14 ;
wire \core/mem_rdata_latched_10_15 ;
wire \core/mem_rdata_latched_1_10 ;
wire \core/mem_rdata_latched_1_11 ;
wire \core/mem_rdata_latched_1_12 ;
wire \core/mem_rdata_latched_1_14 ;
wire \core/mem_rdata_latched_0_9 ;
wire \core/mem_rdata_latched_0_10 ;
wire \core/n1862_6 ;
wire \core/n1864_7 ;
wire \core/n1864_8 ;
wire \core/n1952_16 ;
wire \core/n1952_17 ;
wire \core/n1952_18 ;
wire \core/n2203_13 ;
wire \core/n2206_13 ;
wire \core/n2206_14 ;
wire \core/n2206_16 ;
wire \core/n2208_15 ;
wire \core/n2209_13 ;
wire \core/n2210_12 ;
wire \core/n2211_13 ;
wire \core/n2212_12 ;
wire \core/n2220_11 ;
wire \core/n2220_12 ;
wire \core/n2221_11 ;
wire \core/n2221_12 ;
wire \core/n2226_13 ;
wire \core/n2227_10 ;
wire \core/n2421_8 ;
wire \core/n2421_9 ;
wire \core/n2421_10 ;
wire \core/n2421_11 ;
wire \core/n5332_9 ;
wire \core/n5332_10 ;
wire \core/n5332_11 ;
wire \core/n5715_9 ;
wire \core/n6005_10 ;
wire \core/n6005_11 ;
wire \core/n6005_12 ;
wire \core/n15091_6 ;
wire \core/n15091_7 ;
wire \core/n23373_6 ;
wire \core/n23160_9 ;
wire \core/n23160_10 ;
wire \core/n23160_11 ;
wire \core/n23160_12 ;
wire \core/n23160_13 ;
wire \core/n23160_14 ;
wire \core/alu_out_31_18 ;
wire \core/alu_out_0_17 ;
wire \core/alu_out_0_18 ;
wire \core/n15196_21 ;
wire \core/n15196_22 ;
wire \core/n15197_17 ;
wire \core/n15197_18 ;
wire \core/n15198_18 ;
wire \core/n15198_19 ;
wire \core/n15199_18 ;
wire \core/n15199_19 ;
wire \core/n15200_18 ;
wire \core/n15200_19 ;
wire \core/n15201_19 ;
wire \core/n15201_20 ;
wire \core/n15202_18 ;
wire \core/n15202_19 ;
wire \core/n15203_19 ;
wire \core/n15203_20 ;
wire \core/n15204_18 ;
wire \core/n15204_19 ;
wire \core/n15205_18 ;
wire \core/n15205_19 ;
wire \core/n15206_18 ;
wire \core/n15206_19 ;
wire \core/n15207_18 ;
wire \core/n15207_19 ;
wire \core/n15208_18 ;
wire \core/n15208_19 ;
wire \core/n15209_18 ;
wire \core/n15209_19 ;
wire \core/n15210_18 ;
wire \core/n15210_19 ;
wire \core/n15211_18 ;
wire \core/n15211_19 ;
wire \core/n15212_19 ;
wire \core/n15212_20 ;
wire \core/n15213_19 ;
wire \core/n15213_20 ;
wire \core/n15213_21 ;
wire \core/n15214_16 ;
wire \core/n15214_17 ;
wire \core/n15214_18 ;
wire \core/n15215_16 ;
wire \core/n15215_17 ;
wire \core/n15215_18 ;
wire \core/n15216_16 ;
wire \core/n15216_17 ;
wire \core/n15216_18 ;
wire \core/n15217_16 ;
wire \core/n15217_17 ;
wire \core/n15217_18 ;
wire \core/n15218_16 ;
wire \core/n15218_17 ;
wire \core/n15218_18 ;
wire \core/n15219_16 ;
wire \core/n15219_17 ;
wire \core/n15219_18 ;
wire \core/n15220_20 ;
wire \core/n15220_21 ;
wire \core/n15221_21 ;
wire \core/n15222_19 ;
wire \core/n15222_20 ;
wire \core/n15223_17 ;
wire \core/n15223_18 ;
wire \core/n15223_19 ;
wire \core/n15224_18 ;
wire \core/n15224_19 ;
wire \core/n15224_20 ;
wire \core/n15224_21 ;
wire \core/n15224_22 ;
wire \core/n15224_23 ;
wire \core/n15224_24 ;
wire \core/n15225_21 ;
wire \core/n15225_22 ;
wire \core/n15225_23 ;
wire \core/n15225_24 ;
wire \core/n15225_25 ;
wire \core/n15226_20 ;
wire \core/n15227_19 ;
wire \core/n15227_20 ;
wire \core/n15158_25 ;
wire \core/n15305_23 ;
wire \core/n15305_24 ;
wire \core/n15305_25 ;
wire \core/n15307_22 ;
wire \core/n15307_23 ;
wire \core/n15307_24 ;
wire \core/n15309_21 ;
wire \core/n15309_22 ;
wire \core/n15309_24 ;
wire \core/n15309_25 ;
wire \core/n15311_21 ;
wire \core/n15311_22 ;
wire \core/n15313_20 ;
wire \core/n15315_20 ;
wire \core/n15317_19 ;
wire \core/n15319_19 ;
wire \core/n15321_19 ;
wire \core/n15323_21 ;
wire \core/n15323_22 ;
wire \core/n15325_20 ;
wire \core/n15327_19 ;
wire \core/n15327_20 ;
wire \core/n15329_19 ;
wire \core/n15329_20 ;
wire \core/n15331_21 ;
wire \core/n15333_20 ;
wire \core/n15335_19 ;
wire \core/n15335_21 ;
wire \core/n15337_19 ;
wire \core/n15337_21 ;
wire \core/n15339_19 ;
wire \core/n15339_20 ;
wire \core/n15341_19 ;
wire \core/n15341_20 ;
wire \core/n15343_19 ;
wire \core/n15345_22 ;
wire \core/n15347_19 ;
wire \core/n15349_19 ;
wire \core/n15349_20 ;
wire \core/n15351_19 ;
wire \core/n15351_20 ;
wire \core/n15353_20 ;
wire \core/n15355_20 ;
wire \core/n15357_19 ;
wire \core/n15359_19 ;
wire \core/n15359_20 ;
wire \core/n15361_20 ;
wire \core/n15361_21 ;
wire \core/n15363_19 ;
wire \core/n15363_20 ;
wire \core/n15365_19 ;
wire \core/n15365_20 ;
wire \core/n15365_21 ;
wire \core/n15367_19 ;
wire \core/n15367_20 ;
wire \core/n15299_31 ;
wire \core/n15369_15 ;
wire \core/n15369_16 ;
wire \core/n15369_17 ;
wire \core/n15369_18 ;
wire \core/n15371_15 ;
wire \core/n15371_16 ;
wire \core/n15373_14 ;
wire \core/n15373_15 ;
wire \core/n15373_16 ;
wire \core/n15373_17 ;
wire \core/n15375_14 ;
wire \core/n15375_15 ;
wire \core/n15375_16 ;
wire \core/n15377_15 ;
wire \core/n15377_16 ;
wire \core/n15377_17 ;
wire \core/n15379_14 ;
wire \core/n15379_15 ;
wire \core/n15379_16 ;
wire \core/n15381_15 ;
wire \core/n15381_16 ;
wire \core/n15381_17 ;
wire \core/n15383_15 ;
wire \core/n15383_16 ;
wire \core/n15383_17 ;
wire \core/n15383_18 ;
wire \core/n15385_14 ;
wire \core/n15385_15 ;
wire \core/n15385_16 ;
wire \core/n15385_17 ;
wire \core/n15387_15 ;
wire \core/n15387_16 ;
wire \core/n15387_17 ;
wire \core/n15389_15 ;
wire \core/n15389_16 ;
wire \core/n15389_17 ;
wire \core/n15391_15 ;
wire \core/n15391_16 ;
wire \core/n15391_17 ;
wire \core/n15391_18 ;
wire \core/n15393_15 ;
wire \core/n15393_16 ;
wire \core/n15393_17 ;
wire \core/n15393_18 ;
wire \core/n15395_14 ;
wire \core/n15395_15 ;
wire \core/n15395_16 ;
wire \core/n15395_17 ;
wire \core/n15397_14 ;
wire \core/n15397_15 ;
wire \core/n15397_16 ;
wire \core/n15397_17 ;
wire \core/n15399_15 ;
wire \core/n15399_16 ;
wire \core/n15399_17 ;
wire \core/n15399_18 ;
wire \core/n15401_15 ;
wire \core/n15401_16 ;
wire \core/n15403_15 ;
wire \core/n15403_16 ;
wire \core/n15403_17 ;
wire \core/n15403_18 ;
wire \core/n15405_15 ;
wire \core/n15405_16 ;
wire \core/n15407_14 ;
wire \core/n15407_15 ;
wire \core/n15409_15 ;
wire \core/n15411_15 ;
wire \core/n15411_16 ;
wire \core/n15413_15 ;
wire \core/n15413_16 ;
wire \core/n15413_17 ;
wire \core/n15413_18 ;
wire \core/n15415_15 ;
wire \core/n15415_16 ;
wire \core/n15417_14 ;
wire \core/n15417_15 ;
wire \core/n15417_16 ;
wire \core/n15417_17 ;
wire \core/n15419_14 ;
wire \core/n15419_15 ;
wire \core/n15419_16 ;
wire \core/n15419_17 ;
wire \core/n15421_14 ;
wire \core/n15421_16 ;
wire \core/n15421_17 ;
wire \core/n15423_16 ;
wire \core/n15425_15 ;
wire \core/n15425_16 ;
wire \core/n15427_15 ;
wire \core/n15427_16 ;
wire \core/n15429_14 ;
wire \core/n15429_15 ;
wire \core/n15429_16 ;
wire \core/n15429_17 ;
wire \core/n15431_14 ;
wire \core/n15431_15 ;
wire \core/n15922_12 ;
wire \core/n15922_14 ;
wire \core/n15922_15 ;
wire \core/n15914_10 ;
wire \core/mem_rdata_latched_30_11 ;
wire \core/mem_rdata_latched_30_12 ;
wire \core/mem_rdata_latched_29_13 ;
wire \core/mem_rdata_latched_29_14 ;
wire \core/mem_rdata_latched_27_14 ;
wire \core/mem_rdata_latched_27_15 ;
wire \core/mem_rdata_latched_25_12 ;
wire \core/mem_rdata_latched_24_10 ;
wire \core/mem_rdata_latched_23_14 ;
wire \core/mem_rdata_latched_23_15 ;
wire \core/mem_rdata_latched_22_13 ;
wire \core/mem_rdata_latched_22_14 ;
wire \core/mem_rdata_latched_22_15 ;
wire \core/mem_rdata_latched_21_14 ;
wire \core/mem_rdata_latched_21_15 ;
wire \core/mem_rdata_latched_21_16 ;
wire \core/mem_rdata_latched_20_10 ;
wire \core/mem_rdata_latched_20_11 ;
wire \core/mem_rdata_latched_20_12 ;
wire \core/mem_rdata_latched_20_13 ;
wire \core/mem_rdata_latched_20_14 ;
wire \core/mem_rdata_latched_20_15 ;
wire \core/mem_rdata_latched_20_16 ;
wire \core/mem_rdata_latched_10_16 ;
wire \core/mem_rdata_latched_10_17 ;
wire \core/mem_rdata_latched_1_15 ;
wire \core/mem_rdata_latched_1_16 ;
wire \core/n2206_17 ;
wire \core/n2221_13 ;
wire \core/n2421_12 ;
wire \core/n2421_13 ;
wire \core/n15091_8 ;
wire \core/n15091_10 ;
wire \core/n23160_15 ;
wire \core/n23160_16 ;
wire \core/alu_out_0_19 ;
wire \core/alu_out_0_20 ;
wire \core/n15197_19 ;
wire \core/n15213_22 ;
wire \core/n15213_23 ;
wire \core/n15214_19 ;
wire \core/n15214_20 ;
wire \core/n15215_19 ;
wire \core/n15215_20 ;
wire \core/n15216_19 ;
wire \core/n15216_20 ;
wire \core/n15217_19 ;
wire \core/n15217_20 ;
wire \core/n15218_19 ;
wire \core/n15218_20 ;
wire \core/n15219_19 ;
wire \core/n15219_20 ;
wire \core/n15221_22 ;
wire \core/n15222_21 ;
wire \core/n15223_20 ;
wire \core/n15224_25 ;
wire \core/n15224_26 ;
wire \core/n15224_27 ;
wire \core/n15224_28 ;
wire \core/n15224_29 ;
wire \core/n15225_26 ;
wire \core/n15225_27 ;
wire \core/n15225_28 ;
wire \core/n15225_29 ;
wire \core/n15305_26 ;
wire \core/n15307_25 ;
wire \core/n15307_26 ;
wire \core/n15307_27 ;
wire \core/n15311_23 ;
wire \core/n15317_21 ;
wire \core/n15319_21 ;
wire \core/n15321_20 ;
wire \core/n15341_21 ;
wire \core/n15343_20 ;
wire \core/n15347_21 ;
wire \core/n15357_20 ;
wire \core/n15363_21 ;
wire \core/n15365_22 ;
wire \core/n15367_21 ;
wire \core/n15299_32 ;
wire \core/n15369_19 ;
wire \core/n15369_20 ;
wire \core/n15371_18 ;
wire \core/n15371_19 ;
wire \core/n15371_20 ;
wire \core/n15371_21 ;
wire \core/n15373_18 ;
wire \core/n15373_19 ;
wire \core/n15375_18 ;
wire \core/n15375_20 ;
wire \core/n15375_21 ;
wire \core/n15375_22 ;
wire \core/n15377_18 ;
wire \core/n15377_19 ;
wire \core/n15377_20 ;
wire \core/n15377_21 ;
wire \core/n15379_17 ;
wire \core/n15379_18 ;
wire \core/n15379_19 ;
wire \core/n15381_18 ;
wire \core/n15381_19 ;
wire \core/n15381_20 ;
wire \core/n15383_21 ;
wire \core/n15385_18 ;
wire \core/n15385_19 ;
wire \core/n15387_18 ;
wire \core/n15387_19 ;
wire \core/n15387_20 ;
wire \core/n15387_21 ;
wire \core/n15387_22 ;
wire \core/n15389_18 ;
wire \core/n15389_19 ;
wire \core/n15391_20 ;
wire \core/n15393_19 ;
wire \core/n15393_20 ;
wire \core/n15395_19 ;
wire \core/n15397_18 ;
wire \core/n15397_19 ;
wire \core/n15399_19 ;
wire \core/n15399_20 ;
wire \core/n15401_17 ;
wire \core/n15401_19 ;
wire \core/n15401_20 ;
wire \core/n15401_21 ;
wire \core/n15403_20 ;
wire \core/n15403_21 ;
wire \core/n15405_18 ;
wire \core/n15405_19 ;
wire \core/n15405_20 ;
wire \core/n15407_17 ;
wire \core/n15407_18 ;
wire \core/n15407_19 ;
wire \core/n15407_20 ;
wire \core/n15409_16 ;
wire \core/n15409_17 ;
wire \core/n15409_19 ;
wire \core/n15411_17 ;
wire \core/n15411_18 ;
wire \core/n15411_19 ;
wire \core/n15413_19 ;
wire \core/n15413_20 ;
wire \core/n15415_17 ;
wire \core/n15415_18 ;
wire \core/n15415_19 ;
wire \core/n15415_20 ;
wire \core/n15415_21 ;
wire \core/n15417_18 ;
wire \core/n15417_19 ;
wire \core/n15417_20 ;
wire \core/n15417_21 ;
wire \core/n15419_18 ;
wire \core/n15419_19 ;
wire \core/n15421_18 ;
wire \core/n15421_19 ;
wire \core/n15421_20 ;
wire \core/n15423_18 ;
wire \core/n15423_19 ;
wire \core/n15425_17 ;
wire \core/n15425_18 ;
wire \core/n15425_19 ;
wire \core/n15425_20 ;
wire \core/n15427_17 ;
wire \core/n15427_18 ;
wire \core/n15427_19 ;
wire \core/n15427_20 ;
wire \core/n15427_21 ;
wire \core/n15429_18 ;
wire \core/n15429_19 ;
wire \core/n15431_16 ;
wire \core/n15431_17 ;
wire \core/n15431_18 ;
wire \core/mem_rdata_latched_30_13 ;
wire \core/mem_rdata_latched_29_15 ;
wire \core/mem_rdata_latched_29_16 ;
wire \core/mem_rdata_latched_29_17 ;
wire \core/mem_rdata_latched_25_13 ;
wire \core/mem_rdata_latched_22_16 ;
wire \core/mem_rdata_latched_22_17 ;
wire \core/mem_rdata_latched_21_17 ;
wire \core/mem_rdata_latched_21_18 ;
wire \core/mem_rdata_latched_20_17 ;
wire \core/mem_rdata_latched_20_18 ;
wire \core/mem_rdata_latched_1_17 ;
wire \core/n2421_14 ;
wire \core/n15091_11 ;
wire \core/n15091_12 ;
wire \core/n15224_30 ;
wire \core/n15225_30 ;
wire \core/n15225_31 ;
wire \core/n15225_32 ;
wire \core/n15371_22 ;
wire \core/n15371_23 ;
wire \core/n15371_26 ;
wire \core/n15375_24 ;
wire \core/n15387_23 ;
wire \core/n15387_24 ;
wire \core/n15387_25 ;
wire \core/n15405_21 ;
wire \core/n15409_21 ;
wire \core/n15409_22 ;
wire \core/n15411_21 ;
wire \core/n15417_22 ;
wire \core/n15423_20 ;
wire \core/n15423_21 ;
wire \core/n15425_21 ;
wire \core/n15425_22 ;
wire \core/n15369_25 ;
wire \core/n15423_22 ;
wire \core/mem_rdata_latched_29_19 ;
wire \core/n12674_13 ;
wire \core/n12652_13 ;
wire \core/n12640_13 ;
wire \core/cpuregs_wrdata_3_15 ;
wire \core/n12688_13 ;
wire \core/mem_rdata_latched_21_20 ;
wire \core/mem_rdata_latched_28_14 ;
wire \core/mem_rdata_latched_29_21 ;
wire \core/n11234_8 ;
wire \core/n11244_6 ;
wire \core/n12432_6 ;
wire \core/n15201_22 ;
wire \core/n15203_22 ;
wire \core/n15299_34 ;
wire \core/n15373_23 ;
wire \core/n15369_27 ;
wire \core/n15383_23 ;
wire \core/n15375_26 ;
wire \core/n15381_22 ;
wire \core/n15383_25 ;
wire \core/n15387_28 ;
wire \core/n15391_22 ;
wire \core/n15393_22 ;
wire \core/n15399_22 ;
wire \core/n15401_23 ;
wire \core/n15403_23 ;
wire \core/n15411_23 ;
wire \core/n15413_22 ;
wire \core/n15415_23 ;
wire \core/n15423_24 ;
wire \core/n15427_23 ;
wire \core/n16135_8 ;
wire \core/n1742_6 ;
wire \core/n2203_15 ;
wire \core/n2210_14 ;
wire \core/n5719_10 ;
wire \core/n5359_14 ;
wire \core/n5312_8 ;
wire \core/n5407_8 ;
wire \core/n5376_6 ;
wire \core/n5706_7 ;
wire \core/n5921_8 ;
wire \core/n6015_8 ;
wire \core/n6077_6 ;
wire \core/mem_rdata_latched_10_19 ;
wire \core/n12634_15 ;
wire \core/n15091_14 ;
wire \core/n12415_7 ;
wire \core/n11114_5 ;
wire \core/n23160_18 ;
wire \core/n15213_25 ;
wire \core/n15409_25 ;
wire \core/n15375_28 ;
wire \core/n15423_26 ;
wire \core/n15369_29 ;
wire \core/n15405_23 ;
wire \core/n5713_11 ;
wire \core/n5750_6 ;
wire \core/n2204_14 ;
wire \core/n2203_17 ;
wire \core/n2212_14 ;
wire \core/n2204_16 ;
wire \core/n15226_22 ;
wire \core/n1862_8 ;
wire \core/n2421_16 ;
wire \core/n5306_8 ;
wire \core/n5346_7 ;
wire \core/n5364_6 ;
wire \core/wr_dcsr_ena_11 ;
wire \core/wr_dscratch_ena_6 ;
wire \core/n2208_18 ;
wire \core/csr_mcause_30_11 ;
wire \core/n11639_9 ;
wire \core/n11340_7 ;
wire \core/n15387_30 ;
wire \core/n15403_25 ;
wire \core/n15423_28 ;
wire \core/n16136_8 ;
wire \core/n15305_30 ;
wire \core/n15021_19 ;
wire \core/n15019_20 ;
wire \core/n16138_8 ;
wire \core/n21992_5 ;
wire \core/n21736_5 ;
wire \core/n21480_5 ;
wire \core/n21224_6 ;
wire \core/n22024_5 ;
wire \core/n21768_5 ;
wire \core/n21512_5 ;
wire \core/n21256_6 ;
wire \core/n22056_5 ;
wire \core/n21800_5 ;
wire \core/n21544_5 ;
wire \core/n21288_6 ;
wire \core/n22088_5 ;
wire \core/n21832_5 ;
wire \core/n21576_5 ;
wire \core/n21320_6 ;
wire \core/n22120_6 ;
wire \core/n21864_6 ;
wire \core/n21608_6 ;
wire \core/n21352_7 ;
wire \core/n2207_21 ;
wire \core/n2211_16 ;
wire \core/n19598_6 ;
wire \core/n15373_25 ;
wire \core/n15425_24 ;
wire \core/wr_dcsr_ena_13 ;
wire \core/n15227_22 ;
wire \core/n1863_8 ;
wire \core/n1862_10 ;
wire \core/n15533_23 ;
wire \core/alu_out_31_20 ;
wire \core/latched_rd_0_11 ;
wire \core/latched_rd_1_11 ;
wire \core/latched_rd_2_11 ;
wire \core/latched_rd_3_11 ;
wire \core/latched_rd_4_12 ;
wire \core/n12417_7 ;
wire \core/n12425_7 ;
wire \core/n15300_32 ;
wire \core/n15914_12 ;
wire \core/n15301_30 ;
wire \core/n15371_28 ;
wire \core/n15369_31 ;
wire \core/n15371_30 ;
wire \core/n22152_5 ;
wire \core/n21896_5 ;
wire \core/n21640_5 ;
wire \core/n21384_5 ;
wire \core/n21128_8 ;
wire \core/n22184_5 ;
wire \core/n21928_5 ;
wire \core/n21672_5 ;
wire \core/n21416_5 ;
wire \core/n21160_6 ;
wire \core/n22216_5 ;
wire \core/n21960_5 ;
wire \core/n21704_5 ;
wire \core/n21448_5 ;
wire \core/n21192_6 ;
wire \core/n5359_16 ;
wire \core/n5907_7 ;
wire \core/n5863_6 ;
wire \core/n5964_5 ;
wire \core/n5883_5 ;
wire \core/n5859_6 ;
wire \core/n6220_13 ;
wire \core/n6247_14 ;
wire \core/n6244_14 ;
wire \core/n6241_14 ;
wire \core/n6238_15 ;
wire \core/n15090_22 ;
wire \core/n13996_7 ;
wire \core/dbg_active_12 ;
wire \core/irq_active_12 ;
wire \core/n11093_8 ;
wire \core/cmt_dcause_0_6 ;
wire \core/n15922_18 ;
wire \core/n15331_23 ;
wire \core/n15303_28 ;
wire \core/n15299_36 ;
wire \core/n23160_20 ;
wire \core/n5938_6 ;
wire \core/n5897_5 ;
wire \core/n5889_5 ;
wire \core/n5874_5 ;
wire \core/n5853_6 ;
wire \core/n6054_5 ;
wire \core/n5948_5 ;
wire \core/n5892_5 ;
wire \core/n5877_5 ;
wire \core/n5856_6 ;
wire \core/n2208_20 ;
wire \core/n5759_5 ;
wire \core/n2227_12 ;
wire \core/n15305_32 ;
wire \core/n16222_5 ;
wire \core/n5306_10 ;
wire \core/n5714_10 ;
wire \core/n1952_20 ;
wire \core/n5769_9 ;
wire \core/n5911_7 ;
wire \core/n6045_5 ;
wire \core/n6026_5 ;
wire \core/n5990_5 ;
wire \core/n5983_5 ;
wire \core/n5916_5 ;
wire \core/n5872_5 ;
wire \core/n5867_6 ;
wire \core/n5900_8 ;
wire \core/n6035_5 ;
wire \core/n6015_10 ;
wire \core/n5959_5 ;
wire \core/n5953_5 ;
wire \core/n5904_5 ;
wire \core/n5895_5 ;
wire \core/n5880_6 ;
wire \core/n5970_5 ;
wire \core/n5706_9 ;
wire \core/n2210_16 ;
wire \core/n2210_18 ;
wire \core/n11539_12 ;
wire \core/n11509_19 ;
wire \core/n11539_14 ;
wire \core/mem_xfer_12 ;
wire \core/n11501_18 ;
wire \core/csr_mtval_31_11 ;
wire \core/n23373_8 ;
wire \core/n7354_5 ;
wire \core/n2211_18 ;
wire \core/n2208_22 ;
wire \core/n2208_24 ;
wire \core/n2208_26 ;
wire \core/n5393_6 ;
wire \core/n5312_10 ;
wire \core/n5762_5 ;
wire \core/n1864_10 ;
wire \core/n15922_20 ;
wire \core/n15300_34 ;
wire \core/n15300_36 ;
wire \core/n15311_25 ;
wire \core/n15307_29 ;
wire \core/reg_op1_31_12 ;
wire \core/n15635_11 ;
wire \core/mem_wordsize_1_10 ;
wire \core/n15347_23 ;
wire \core/n15319_23 ;
wire \core/n15317_23 ;
wire \core/n15309_27 ;
wire \core/n2227_14 ;
wire \core/n23160_22 ;
wire \core/n6157_12 ;
wire \core/n6190_11 ;
wire \core/n6187_11 ;
wire \core/n6184_11 ;
wire \core/n6181_11 ;
wire \core/n6178_11 ;
wire \core/n6175_11 ;
wire \core/n6172_11 ;
wire \core/n6169_11 ;
wire \core/n6166_11 ;
wire \core/n6163_11 ;
wire \core/n6160_13 ;
wire \core/mem_rdata_latched_24_13 ;
wire \core/mem_rdata_latched_1_19 ;
wire \core/mem_rdata_latched_23_17 ;
wire \core/mem_rdata_latched_25_15 ;
wire \core/mem_rdata_latched_28_16 ;
wire \core/mem_rdata_latched_10_21 ;
wire \core/mem_rdata_latched_27_17 ;
wire \core/mem_rdata_latched_31_12 ;
wire \core/n5752_10 ;
wire \core/n5332_13 ;
wire \core/n2226_15 ;
wire \core/mem_rdata_latched_10_23 ;
wire \core/mem_rdata_latched_11_11 ;
wire \core/mem_rdata_latched_12_14 ;
wire \core/n12690_12 ;
wire \core/n12688_15 ;
wire \core/n12686_12 ;
wire \core/n12682_12 ;
wire \core/n12674_15 ;
wire \core/n12670_12 ;
wire \core/n12666_12 ;
wire \core/n12664_12 ;
wire \core/n12662_12 ;
wire \core/n12658_12 ;
wire \core/n12656_12 ;
wire \core/n12652_15 ;
wire \core/n12640_15 ;
wire \core/n12638_12 ;
wire \core/n12634_17 ;
wire \core/n15367_23 ;
wire \core/n15365_24 ;
wire \core/n15363_24 ;
wire \core/n15361_24 ;
wire \core/n15359_22 ;
wire \core/n15357_22 ;
wire \core/n15355_22 ;
wire \core/n15351_22 ;
wire \core/n15349_22 ;
wire \core/n15347_25 ;
wire \core/n15343_22 ;
wire \core/n15341_23 ;
wire \core/n15339_22 ;
wire \core/n15337_23 ;
wire \core/n15335_23 ;
wire \core/n15329_22 ;
wire \core/n15327_22 ;
wire \core/n15325_22 ;
wire \core/n15321_22 ;
wire \core/n15319_25 ;
wire \core/n15317_25 ;
wire \core/n15315_22 ;
wire \core/n15313_22 ;
wire \core/n15311_27 ;
wire \core/n15309_29 ;
wire \core/n15307_31 ;
wire \core/n12434_7 ;
wire \core/n12431_8 ;
wire \core/cpuregs_rs1_31_8 ;
wire \core/cpuregs_rs1_30_8 ;
wire \core/cpuregs_rs1_29_8 ;
wire \core/cpuregs_rs1_28_8 ;
wire \core/cpuregs_rs1_27_8 ;
wire \core/cpuregs_rs1_26_8 ;
wire \core/cpuregs_rs1_25_8 ;
wire \core/cpuregs_rs1_24_8 ;
wire \core/cpuregs_rs1_23_8 ;
wire \core/cpuregs_rs1_22_8 ;
wire \core/cpuregs_rs1_21_8 ;
wire \core/cpuregs_rs1_20_8 ;
wire \core/cpuregs_rs1_19_8 ;
wire \core/cpuregs_rs1_18_8 ;
wire \core/cpuregs_rs1_17_8 ;
wire \core/cpuregs_rs1_16_8 ;
wire \core/cpuregs_rs1_15_8 ;
wire \core/cpuregs_rs1_14_8 ;
wire \core/cpuregs_rs1_13_8 ;
wire \core/cpuregs_rs1_12_8 ;
wire \core/cpuregs_rs1_11_8 ;
wire \core/cpuregs_rs1_10_8 ;
wire \core/cpuregs_rs1_9_8 ;
wire \core/cpuregs_rs1_8_8 ;
wire \core/cpuregs_rs1_7_8 ;
wire \core/cpuregs_rs1_6_8 ;
wire \core/cpuregs_rs1_5_8 ;
wire \core/cpuregs_rs1_3_8 ;
wire \core/cpuregs_rs1_2_8 ;
wire \core/cpuregs_rs1_0_13 ;
wire \core/cpuregs_rs1_0_15 ;
wire \core/n12435_5 ;
wire \core/n12432_8 ;
wire \core/n12430_6 ;
wire \core/n12428_6 ;
wire \core/n12427_6 ;
wire \core/n12424_6 ;
wire \core/n12422_6 ;
wire \core/n12420_6 ;
wire \core/n12419_6 ;
wire \core/n12416_6 ;
wire \core/n12414_6 ;
wire \core/n12413_6 ;
wire \core/n12411_6 ;
wire \core/n12410_7 ;
wire \core/n12406_6 ;
wire \core/n15533_27 ;
wire \core/n5748_6 ;
wire \core/n5364_8 ;
wire \core/n5711_6 ;
wire \core/mem_valid_13 ;
wire \core/n1952_22 ;
wire \core/mem_la_firstword ;
wire \core/n5710_15 ;
wire \core/n2222_18 ;
wire \core/n2207_23 ;
wire \core/n5720_8 ;
wire \core/n5712_9 ;
wire \core/n5708_10 ;
wire \core/n5707_8 ;
wire \core/n2222_22 ;
wire \core/n2213_11 ;
wire \core/n2207_25 ;
wire \core/n2207_27 ;
wire \core/n5714_12 ;
wire \core/n2221_15 ;
wire \core/n2204_18 ;
wire \core/n1952_24 ;
wire \core/n12694_12 ;
wire \core/n12692_12 ;
wire \core/n12684_12 ;
wire \core/n12680_12 ;
wire \core/n12678_12 ;
wire \core/n12676_12 ;
wire \core/n12672_12 ;
wire \core/n12668_12 ;
wire \core/n12660_12 ;
wire \core/n12654_12 ;
wire \core/n12650_12 ;
wire \core/n12648_12 ;
wire \core/n12646_12 ;
wire \core/n12644_12 ;
wire \core/n12642_12 ;
wire \core/n12636_12 ;
wire \core/n15363_26 ;
wire \core/n15361_26 ;
wire \core/n15309_31 ;
wire \core/n14440_4 ;
wire \core/n14442_4 ;
wire \core/n14444_4 ;
wire \core/n14446_4 ;
wire \core/n14448_4 ;
wire \core/n14450_4 ;
wire \core/n14452_4 ;
wire \core/n14454_4 ;
wire \core/n14456_4 ;
wire \core/n14458_4 ;
wire \core/n14460_4 ;
wire \core/n14462_4 ;
wire \core/n14464_4 ;
wire \core/n14466_4 ;
wire \core/n14468_4 ;
wire \core/n14470_4 ;
wire \core/n14472_4 ;
wire \core/n14474_4 ;
wire \core/n14476_4 ;
wire \core/n14478_4 ;
wire \core/n14480_4 ;
wire \core/n14482_4 ;
wire \core/n14484_4 ;
wire \core/n14486_4 ;
wire \core/n14540_4 ;
wire \core/n14542_4 ;
wire \core/n14544_4 ;
wire \core/n14546_4 ;
wire \core/n14548_4 ;
wire \core/n14550_4 ;
wire \core/n14552_4 ;
wire \core/n14554_4 ;
wire \core/n14556_4 ;
wire \core/n14558_4 ;
wire \core/n14560_4 ;
wire \core/n14562_4 ;
wire \core/n14564_4 ;
wire \core/n14566_4 ;
wire \core/n14568_4 ;
wire \core/n14570_4 ;
wire \core/n14572_4 ;
wire \core/n14574_4 ;
wire \core/n14576_4 ;
wire \core/n14578_4 ;
wire \core/n14580_4 ;
wire \core/n14582_4 ;
wire \core/n14584_4 ;
wire \core/n14586_4 ;
wire \core/cpuregs_rs1_0_17 ;
wire \core/mem_rdata_latched_3_10 ;
wire \core/mem_rdata_latched_26_9 ;
wire \core/mem_rdata_latched_27_19 ;
wire \core/mem_rdata_latched_27_21 ;
wire \core/mem_rdata_latched_30_15 ;
wire \core/mem_rdata_latched_30_17 ;
wire \core/mem_rdata_q_11_12 ;
wire \core/mem_rdata_q_19_10 ;
wire \core/n21006_7 ;
wire \core/reg_op2_31_11 ;
wire \core/n23364_8 ;
wire \core/mem_state_1_16 ;
wire \core/reg_op1_31_14 ;
wire \core/n12130_6 ;
wire \core/n23370_5 ;
wire \core/n23188_5 ;
wire \core/n2306_5 ;
wire \core/mem_la_read ;
wire \core/n11509_21 ;
wire \core/n11473_18 ;
wire \core/n12408_6 ;
wire \core/n15409_27 ;
wire \core/n15409_29 ;
wire \core/n5710_17 ;
wire \core/n5767_8 ;
wire \core/csr_mcause_0_9 ;
wire \core/n15305_34 ;
wire \core/n15407_22 ;
wire \core/n15371_32 ;
wire \core/n15970_14 ;
wire \core/n15158_27 ;
wire \core/n13435_9 ;
wire \core/n15170_17 ;
wire \core/n5312_12 ;
wire \core/n15377_24 ;
wire \core/n2533_13 ;
wire \core/n5324_6 ;
wire \core/n15409_31 ;
wire \core/n15421_22 ;
wire \core/n5716_8 ;
wire \core/n15178_20 ;
wire \core/n15176_20 ;
wire \core/n15174_20 ;
wire \core/n15172_20 ;
wire \core/n22964_6 ;
wire \core/n5708_12 ;
wire \core/n2221_17 ;
wire \core/n5863_8 ;
wire \core/n5887_5 ;
wire \core/n6064_5 ;
wire \core/n5934_6 ;
wire \core/n6193_13 ;
wire \core/n2207_29 ;
wire \core/n15401_25 ;
wire \core/n2204_20 ;
wire \core/latched_compr_8 ;
wire \core/mem_do_prefetch_9 ;
wire \core/n15323_24 ;
wire \core/n15331_25 ;
wire \core/n15333_22 ;
wire \core/n15353_22 ;
wire \core/n2203_19 ;
wire \core/n1860_8 ;
wire \core/n2222_24 ;
wire \core/n2207_31 ;
wire \core/n2206_19 ;
wire \core/n5772_11 ;
wire \core/n5765_10 ;
wire \core/n5719_12 ;
wire \core/n5718_8 ;
wire \core/n5714_14 ;
wire \core/n5708_14 ;
wire \core/n2207_33 ;
wire \core/n5771_8 ;
wire \core/n2221_19 ;
wire \core/n5753_6 ;
wire \core/n15377_26 ;
wire \core/n15389_21 ;
wire \core/n15383_27 ;
wire \core/n15395_21 ;
wire \core/n15371_34 ;
wire \core/n15411_25 ;
wire \core/n15391_24 ;
wire \core/n15533_29 ;
wire \core/n15535_17 ;
wire \core/n15537_17 ;
wire \core/n15539_17 ;
wire \core/n15541_17 ;
wire \core/n15543_17 ;
wire \core/n15545_17 ;
wire \core/n15547_17 ;
wire \core/n15549_17 ;
wire \core/n15551_17 ;
wire \core/n15553_17 ;
wire \core/n15555_17 ;
wire \core/n15557_17 ;
wire \core/n15559_17 ;
wire \core/n15561_17 ;
wire \core/n15563_17 ;
wire \core/n15565_17 ;
wire \core/n15567_17 ;
wire \core/n15569_17 ;
wire \core/n15571_17 ;
wire \core/n15573_17 ;
wire \core/n15575_17 ;
wire \core/n15577_17 ;
wire \core/n15579_17 ;
wire \core/n15581_17 ;
wire \core/n15583_17 ;
wire \core/n15585_17 ;
wire \core/n15587_17 ;
wire \core/n15589_17 ;
wire \core/n15591_17 ;
wire \core/n15593_17 ;
wire \core/n15595_17 ;
wire \core/n12407_6 ;
wire \core/n15335_25 ;
wire \core/n15337_25 ;
wire \core/n12098_11 ;
wire \core/n12092_7 ;
wire \core/n12265_7 ;
wire \core/n12232_15 ;
wire \core/n12971_7 ;
wire \core/n22998_15 ;
wire \core/n12745_8 ;
wire \core/n12745_10 ;
wire \core/n15195_7 ;
wire \core/n15195_9 ;
wire \core/n2209_15 ;
wire \core/last_mem_valid ;
wire \core/mem_la_secondword ;
wire \core/prefetched_high_word ;
wire \core/is_lui_auipc_jal ;
wire \core/is_lui_auipc_jal_jalr_addi_add_sub ;
wire \core/is_slti_blt_slt ;
wire \core/is_sltiu_bltu_sltu ;
wire \core/is_lbu_lhu_lw ;
wire \core/is_compare ;
wire \core/instr_lui ;
wire \core/instr_auipc ;
wire \core/instr_jal ;
wire \core/instr_jalr ;
wire \core/instr_retirq ;
wire \core/instr_waitirq ;
wire \core/instr_dret ;
wire \core/instr_fence ;
wire \core/is_beq_bne_blt_bge_bltu_bgeu ;
wire \core/is_lb_lh_lw_lbu_lhu ;
wire \core/is_sb_sh_sw ;
wire \core/is_alu_reg_imm ;
wire \core/is_alu_reg_reg ;
wire \core/is_csr_ins ;
wire \core/compressed_instr ;
wire \core/instr_beq ;
wire \core/instr_bne ;
wire \core/instr_blt ;
wire \core/instr_bge ;
wire \core/instr_bltu ;
wire \core/instr_bgeu ;
wire \core/instr_lb ;
wire \core/instr_lh ;
wire \core/instr_lw ;
wire \core/instr_lbu ;
wire \core/instr_lhu ;
wire \core/instr_sb ;
wire \core/instr_sh ;
wire \core/instr_sw ;
wire \core/instr_addi ;
wire \core/instr_slti ;
wire \core/instr_sltiu ;
wire \core/instr_xori ;
wire \core/instr_ori ;
wire \core/instr_andi ;
wire \core/instr_slli ;
wire \core/instr_srli ;
wire \core/instr_srai ;
wire \core/instr_add ;
wire \core/instr_sub ;
wire \core/instr_sll ;
wire \core/instr_slt ;
wire \core/instr_sltu ;
wire \core/instr_xor ;
wire \core/instr_srl ;
wire \core/instr_sra ;
wire \core/instr_or ;
wire \core/instr_and ;
wire \core/instr_ecall_ebreak ;
wire \core/instr_csrrc ;
wire \core/instr_csrrci ;
wire \core/instr_csrrs ;
wire \core/instr_csrrsi ;
wire \core/instr_csrrw ;
wire \core/instr_csrrwi ;
wire \core/instr_getq ;
wire \core/instr_setq ;
wire \core/instr_maskirq ;
wire \core/instr_timer ;
wire \core/is_slli_srli_srai ;
wire \core/is_jalr_addi_slti_sltiu_xori_ori_andi ;
wire \core/is_sll_srl_sra ;
wire \core/clear_prefetched_high_word_q ;
wire \core/dbg_mode_r ;
wire \core/csr_mstatus_mie ;
wire \core/csr_mie_meie ;
wire \core/csr_mie_mtie ;
wire \core/csr_mip_meip ;
wire \core/csr_mip_mtip ;
wire \core/trap ;
wire \core/pcpi_timeout ;
wire \core/decoder_trigger ;
wire \core/decoder_pseudo_trigger ;
wire \core/do_waitirq ;
wire \core/pcpi_valid ;
wire \core/irq_delay ;
wire \core/dbg_delay ;
wire \core/cpu_state.cpu_state_trap ;
wire \core/cpu_state.cpu_state_fetch ;
wire \core/latched_compr ;
wire \core/mem_do_prefetch ;
wire \core/mem_do_rdata ;
wire \core/mem_do_wdata ;
wire \core/mem_la_firstword_reg ;
wire \core/mem_do_rinst ;
wire \core/latched_stalu ;
wire \core/latched_branch ;
wire \core/latched_is_lu ;
wire \core/latched_is_lh ;
wire \core/latched_is_lb ;
wire \core/irq_active ;
wire \core/dbg_active ;
wire \core/latched_store ;
wire \core/cpu_state.cpu_state_ld_rs1 ;
wire \core/cpu_state.cpu_state_ld_rs2 ;
wire \core/cpu_state.cpu_state_exec ;
wire \core/cpu_state.cpu_state_shift ;
wire \core/cpu_state.cpu_state_stmem ;
wire \core/cpu_state.cpu_state_ldmem ;
wire \core/alu_lts_67 ;
wire \core/alu_lts_68 ;
wire \core/alu_ltu_67 ;
wire \core/alu_ltu_68 ;
wire \core/alu_lts_69 ;
wire \core/alu_lts_70 ;
wire \core/alu_ltu_69 ;
wire \core/alu_ltu_70 ;
wire \core/alu_lts_71 ;
wire \core/alu_lts_72 ;
wire \core/alu_ltu_71 ;
wire \core/alu_ltu_72 ;
wire \core/alu_lts_73 ;
wire \core/alu_lts_74 ;
wire \core/alu_ltu_73 ;
wire \core/alu_ltu_74 ;
wire \core/alu_lts_75 ;
wire \core/alu_lts_76 ;
wire \core/alu_ltu_75 ;
wire \core/alu_ltu_76 ;
wire \core/alu_lts_77 ;
wire \core/alu_lts_78 ;
wire \core/alu_ltu_77 ;
wire \core/alu_ltu_78 ;
wire \core/alu_lts_79 ;
wire \core/alu_lts_80 ;
wire \core/alu_ltu_79 ;
wire \core/alu_ltu_80 ;
wire \core/alu_lts_81 ;
wire \core/alu_lts_82 ;
wire \core/alu_ltu_81 ;
wire \core/alu_ltu_82 ;
wire \core/alu_lts_83 ;
wire \core/alu_lts_84 ;
wire \core/alu_ltu_83 ;
wire \core/alu_ltu_84 ;
wire \core/alu_lts_85 ;
wire \core/alu_lts_86 ;
wire \core/alu_ltu_85 ;
wire \core/alu_ltu_86 ;
wire \core/alu_lts_87 ;
wire \core/alu_lts_88 ;
wire \core/alu_ltu_87 ;
wire \core/alu_ltu_88 ;
wire \core/alu_lts_89 ;
wire \core/alu_lts_90 ;
wire \core/alu_ltu_89 ;
wire \core/alu_ltu_90 ;
wire \core/alu_lts_91 ;
wire \core/alu_lts_92 ;
wire \core/alu_ltu_91 ;
wire \core/alu_ltu_92 ;
wire \core/alu_lts_93 ;
wire \core/alu_lts_94 ;
wire \core/alu_ltu_93 ;
wire \core/alu_ltu_94 ;
wire \core/alu_lts_95 ;
wire \core/alu_lts_96 ;
wire \core/alu_ltu_95 ;
wire \core/alu_ltu_96 ;
wire \core/alu_add_sub[0]_1_0_COUT ;
wire \core/alu_add_sub[1]_1_0_COUT ;
wire \core/alu_add_sub[2]_1_0_COUT ;
wire \core/alu_add_sub[3]_1_0_COUT ;
wire \core/alu_add_sub[4]_1_0_COUT ;
wire \core/alu_add_sub[5]_1_0_COUT ;
wire \core/alu_add_sub[6]_1_0_COUT ;
wire \core/alu_add_sub[7]_1_0_COUT ;
wire \core/alu_add_sub[8]_1_0_COUT ;
wire \core/alu_add_sub[9]_1_0_COUT ;
wire \core/alu_add_sub[10]_1_0_COUT ;
wire \core/alu_add_sub[11]_1_0_COUT ;
wire \core/alu_add_sub[12]_1_0_COUT ;
wire \core/alu_add_sub[13]_1_0_COUT ;
wire \core/alu_add_sub[14]_1_0_COUT ;
wire \core/alu_add_sub[15]_1_0_COUT ;
wire \core/alu_add_sub[16]_1_0_COUT ;
wire \core/alu_add_sub[17]_1_0_COUT ;
wire \core/alu_add_sub[18]_1_0_COUT ;
wire \core/alu_add_sub[19]_1_0_COUT ;
wire \core/alu_add_sub[20]_1_0_COUT ;
wire \core/alu_add_sub[21]_1_0_COUT ;
wire \core/alu_add_sub[22]_1_0_COUT ;
wire \core/alu_add_sub[23]_1_0_COUT ;
wire \core/alu_add_sub[24]_1_0_COUT ;
wire \core/alu_add_sub[25]_1_0_COUT ;
wire \core/alu_add_sub[26]_1_0_COUT ;
wire \core/alu_add_sub[27]_1_0_COUT ;
wire \core/alu_add_sub[28]_1_0_COUT ;
wire \core/alu_add_sub[29]_1_0_COUT ;
wire \core/alu_add_sub[30]_1_0_COUT ;
wire \core/alu_add_sub[31]_1_0_COUT ;
wire \core/n1608_1 ;
wire \core/n1608_0_COUT ;
wire \core/n1607_1 ;
wire \core/n1607_0_COUT ;
wire \core/n1606_1 ;
wire \core/n1606_0_COUT ;
wire \core/n1605_1 ;
wire \core/n1605_0_COUT ;
wire \core/n1604_1 ;
wire \core/n1604_0_COUT ;
wire \core/n1603_1 ;
wire \core/n1603_0_COUT ;
wire \core/n1602_1 ;
wire \core/n1602_0_COUT ;
wire \core/n1601_1 ;
wire \core/n1601_0_COUT ;
wire \core/n1600_1 ;
wire \core/n1600_0_COUT ;
wire \core/n1599_1 ;
wire \core/n1599_0_COUT ;
wire \core/n1598_1 ;
wire \core/n1598_0_COUT ;
wire \core/n1597_1 ;
wire \core/n1597_0_COUT ;
wire \core/n1596_1 ;
wire \core/n1596_0_COUT ;
wire \core/n1595_1 ;
wire \core/n1595_0_COUT ;
wire \core/n1594_1 ;
wire \core/n1594_0_COUT ;
wire \core/n1593_1 ;
wire \core/n1593_0_COUT ;
wire \core/n1592_1 ;
wire \core/n1592_0_COUT ;
wire \core/n1591_1 ;
wire \core/n1591_0_COUT ;
wire \core/n1590_1 ;
wire \core/n1590_0_COUT ;
wire \core/n1589_1 ;
wire \core/n1589_0_COUT ;
wire \core/n1588_1 ;
wire \core/n1588_0_COUT ;
wire \core/n1587_1 ;
wire \core/n1587_0_COUT ;
wire \core/n1586_1 ;
wire \core/n1586_0_COUT ;
wire \core/n1585_1 ;
wire \core/n1585_0_COUT ;
wire \core/n1584_1 ;
wire \core/n1584_0_COUT ;
wire \core/n1583_1 ;
wire \core/n1583_0_COUT ;
wire \core/n1582_1 ;
wire \core/n1582_0_COUT ;
wire \core/n1581_1 ;
wire \core/n1581_0_COUT ;
wire \core/n1580_1 ;
wire \core/n1580_0_COUT ;
wire \core/n1579_1 ;
wire \core/n1579_0_COUT ;
wire \core/n7390_1 ;
wire \core/n7390_0_COUT ;
wire \core/n7388_1 ;
wire \core/n7388_0_COUT ;
wire \core/n7387_1 ;
wire \core/n7387_0_COUT ;
wire \core/n7386_1 ;
wire \core/n7386_0_COUT ;
wire \core/n7385_1 ;
wire \core/n7385_0_COUT ;
wire \core/n7384_1 ;
wire \core/n7384_0_COUT ;
wire \core/n7383_1 ;
wire \core/n7383_0_COUT ;
wire \core/n7382_1 ;
wire \core/n7382_0_COUT ;
wire \core/n7381_1 ;
wire \core/n7381_0_COUT ;
wire \core/n7380_1 ;
wire \core/n7380_0_COUT ;
wire \core/n7379_1 ;
wire \core/n7379_0_COUT ;
wire \core/n7378_1 ;
wire \core/n7378_0_COUT ;
wire \core/n7377_1 ;
wire \core/n7377_0_COUT ;
wire \core/n7376_1 ;
wire \core/n7376_0_COUT ;
wire \core/n7375_1 ;
wire \core/n7375_0_COUT ;
wire \core/n7374_1 ;
wire \core/n7374_0_COUT ;
wire \core/n7373_1 ;
wire \core/n7373_0_COUT ;
wire \core/n7372_1 ;
wire \core/n7372_0_COUT ;
wire \core/n7371_1 ;
wire \core/n7371_0_COUT ;
wire \core/n7370_1 ;
wire \core/n7370_0_COUT ;
wire \core/n7369_1 ;
wire \core/n7369_0_COUT ;
wire \core/n7368_1 ;
wire \core/n7368_0_COUT ;
wire \core/n7367_1 ;
wire \core/n7367_0_COUT ;
wire \core/n7366_1 ;
wire \core/n7366_0_COUT ;
wire \core/n7365_1 ;
wire \core/n7365_0_COUT ;
wire \core/n7364_1 ;
wire \core/n7364_0_COUT ;
wire \core/n7363_1 ;
wire \core/n7363_0_COUT ;
wire \core/n7362_1 ;
wire \core/n7362_0_COUT ;
wire \core/n7361_1 ;
wire \core/n7361_0_COUT ;
wire \core/n7360_1 ;
wire \core/n7360_0_COUT ;
wire \core/n12166_1 ;
wire \core/n12166_0_COUT ;
wire \core/n12165_1 ;
wire \core/n12165_0_COUT ;
wire \core/n12164_1 ;
wire \core/n12164_0_COUT ;
wire \core/n12163_1 ;
wire \core/n12163_0_COUT ;
wire \core/n12162_1 ;
wire \core/n12162_0_COUT ;
wire \core/n12161_1 ;
wire \core/n12161_0_COUT ;
wire \core/n12160_1 ;
wire \core/n12160_0_COUT ;
wire \core/n12159_1 ;
wire \core/n12159_0_COUT ;
wire \core/n12158_1 ;
wire \core/n12158_0_COUT ;
wire \core/n12157_1 ;
wire \core/n12157_0_COUT ;
wire \core/n12156_1 ;
wire \core/n12156_0_COUT ;
wire \core/n12155_1 ;
wire \core/n12155_0_COUT ;
wire \core/n12154_1 ;
wire \core/n12154_0_COUT ;
wire \core/n12153_1 ;
wire \core/n12153_0_COUT ;
wire \core/n12152_1 ;
wire \core/n12152_0_COUT ;
wire \core/n12151_1 ;
wire \core/n12151_0_COUT ;
wire \core/n12150_1 ;
wire \core/n12150_0_COUT ;
wire \core/n12149_1 ;
wire \core/n12149_0_COUT ;
wire \core/n12148_1 ;
wire \core/n12148_0_COUT ;
wire \core/n12147_1 ;
wire \core/n12147_0_COUT ;
wire \core/n12146_1 ;
wire \core/n12146_0_COUT ;
wire \core/n12145_1 ;
wire \core/n12145_0_COUT ;
wire \core/n12144_1 ;
wire \core/n12144_0_COUT ;
wire \core/n12143_1 ;
wire \core/n12143_0_COUT ;
wire \core/n12142_1 ;
wire \core/n12142_0_COUT ;
wire \core/n12141_1 ;
wire \core/n12141_0_COUT ;
wire \core/n12140_1 ;
wire \core/n12140_0_COUT ;
wire \core/n12139_1 ;
wire \core/n12139_0_COUT ;
wire \core/n12138_1 ;
wire \core/n12138_0_COUT ;
wire \core/n12137_1 ;
wire \core/n12137_0_COUT ;
wire \core/n12136_1 ;
wire \core/n12136_0_COUT ;
wire \core/n12264_1 ;
wire \core/n12264_0_COUT ;
wire \core/n12263_1 ;
wire \core/n12263_0_COUT ;
wire \core/n12262_1 ;
wire \core/n12262_0_COUT ;
wire \core/n12261_1 ;
wire \core/n12261_0_COUT ;
wire \core/n12260_1 ;
wire \core/n12260_0_COUT ;
wire \core/n12259_1 ;
wire \core/n12259_0_COUT ;
wire \core/n12258_1 ;
wire \core/n12258_0_COUT ;
wire \core/n12257_1 ;
wire \core/n12257_0_COUT ;
wire \core/n12256_1 ;
wire \core/n12256_0_COUT ;
wire \core/n12255_1 ;
wire \core/n12255_0_COUT ;
wire \core/n12254_1 ;
wire \core/n12254_0_COUT ;
wire \core/n12253_1 ;
wire \core/n12253_0_COUT ;
wire \core/n12252_1 ;
wire \core/n12252_0_COUT ;
wire \core/n12251_1 ;
wire \core/n12251_0_COUT ;
wire \core/n12250_1 ;
wire \core/n12250_0_COUT ;
wire \core/n12249_1 ;
wire \core/n12249_0_COUT ;
wire \core/n12248_1 ;
wire \core/n12248_0_COUT ;
wire \core/n12247_1 ;
wire \core/n12247_0_COUT ;
wire \core/n12246_1 ;
wire \core/n12246_0_COUT ;
wire \core/n12245_1 ;
wire \core/n12245_0_COUT ;
wire \core/n12244_1 ;
wire \core/n12244_0_COUT ;
wire \core/n12243_1 ;
wire \core/n12243_0_COUT ;
wire \core/n12242_1 ;
wire \core/n12242_0_COUT ;
wire \core/n12241_1 ;
wire \core/n12241_0_COUT ;
wire \core/n12240_1 ;
wire \core/n12240_0_COUT ;
wire \core/n12239_1 ;
wire \core/n12239_0_COUT ;
wire \core/n12238_1 ;
wire \core/n12238_0_COUT ;
wire \core/n12237_1 ;
wire \core/n12237_0_COUT ;
wire \core/n12236_1 ;
wire \core/n12236_0_COUT ;
wire \core/n12235_1 ;
wire \core/n12235_0_COUT ;
wire \core/n12234_1 ;
wire \core/n12234_0_COUT ;
wire \core/n12804_1 ;
wire \core/n12804_0_COUT ;
wire \core/n12802_1 ;
wire \core/n12802_0_COUT ;
wire \core/n12801_1 ;
wire \core/n12801_0_COUT ;
wire \core/n12800_1 ;
wire \core/n12800_0_COUT ;
wire \core/n12799_1 ;
wire \core/n12799_0_COUT ;
wire \core/n12798_1 ;
wire \core/n12798_0_COUT ;
wire \core/n12797_1 ;
wire \core/n12797_0_COUT ;
wire \core/n12796_1 ;
wire \core/n12796_0_COUT ;
wire \core/n12795_1 ;
wire \core/n12795_0_COUT ;
wire \core/n12794_1 ;
wire \core/n12794_0_COUT ;
wire \core/n12793_1 ;
wire \core/n12793_0_COUT ;
wire \core/n12792_1 ;
wire \core/n12792_0_COUT ;
wire \core/n12791_1 ;
wire \core/n12791_0_COUT ;
wire \core/n12790_1 ;
wire \core/n12790_0_COUT ;
wire \core/n12789_1 ;
wire \core/n12789_0_COUT ;
wire \core/n12788_1 ;
wire \core/n12788_0_COUT ;
wire \core/n12787_1 ;
wire \core/n12787_0_COUT ;
wire \core/n12786_1 ;
wire \core/n12786_0_COUT ;
wire \core/n12785_1 ;
wire \core/n12785_0_COUT ;
wire \core/n12784_1 ;
wire \core/n12784_0_COUT ;
wire \core/n12783_1 ;
wire \core/n12783_0_COUT ;
wire \core/n12782_1 ;
wire \core/n12782_0_COUT ;
wire \core/n12781_1 ;
wire \core/n12781_0_COUT ;
wire \core/n12780_1 ;
wire \core/n12780_0_COUT ;
wire \core/n12779_1 ;
wire \core/n12779_0_COUT ;
wire \core/n12778_1 ;
wire \core/n12778_0_COUT ;
wire \core/n12777_1 ;
wire \core/n12777_0_COUT ;
wire \core/n12776_1 ;
wire \core/n12776_0_COUT ;
wire \core/n12775_1 ;
wire \core/n12775_0_COUT ;
wire \core/n12774_1 ;
wire \core/n12774_0_COUT ;
wire \core/n12904_1 ;
wire \core/n12904_0_COUT ;
wire \core/n12903_1 ;
wire \core/n12903_0_COUT ;
wire \core/n12902_1 ;
wire \core/n12902_0_COUT ;
wire \core/n12901_1 ;
wire \core/n12901_0_COUT ;
wire \core/n12900_1 ;
wire \core/n12900_0_COUT ;
wire \core/n12899_1 ;
wire \core/n12899_0_COUT ;
wire \core/n12898_1 ;
wire \core/n12898_0_COUT ;
wire \core/n12897_1 ;
wire \core/n12897_0_COUT ;
wire \core/n12896_1 ;
wire \core/n12896_0_COUT ;
wire \core/n12895_1 ;
wire \core/n12895_0_COUT ;
wire \core/n12894_1 ;
wire \core/n12894_0_COUT ;
wire \core/n12893_1 ;
wire \core/n12893_0_COUT ;
wire \core/n12892_1 ;
wire \core/n12892_0_COUT ;
wire \core/n12891_1 ;
wire \core/n12891_0_COUT ;
wire \core/n12890_1 ;
wire \core/n12890_0_COUT ;
wire \core/n12889_1 ;
wire \core/n12889_0_COUT ;
wire \core/n12888_1 ;
wire \core/n12888_0_COUT ;
wire \core/n12887_1 ;
wire \core/n12887_0_COUT ;
wire \core/n12886_1 ;
wire \core/n12886_0_COUT ;
wire \core/n12885_1 ;
wire \core/n12885_0_COUT ;
wire \core/n12884_1 ;
wire \core/n12884_0_COUT ;
wire \core/n12883_1 ;
wire \core/n12883_0_COUT ;
wire \core/n12882_1 ;
wire \core/n12882_0_COUT ;
wire \core/n12881_1 ;
wire \core/n12881_0_COUT ;
wire \core/n12880_1 ;
wire \core/n12880_0_COUT ;
wire \core/n12879_1 ;
wire \core/n12879_0_COUT ;
wire \core/n12878_1 ;
wire \core/n12878_0_COUT ;
wire \core/n12877_1 ;
wire \core/n12877_0_COUT ;
wire \core/n12876_1 ;
wire \core/n12876_0_COUT ;
wire \core/n12875_1 ;
wire \core/n12875_0_COUT ;
wire \core/n12874_1 ;
wire \core/n12874_0_COUT ;
wire \core/n12970_1 ;
wire \core/n12970_0_COUT ;
wire \core/n12969_1 ;
wire \core/n12969_0_COUT ;
wire \core/n12968_1 ;
wire \core/n12968_0_COUT ;
wire \core/n12967_1 ;
wire \core/n12967_0_COUT ;
wire \core/n12966_1 ;
wire \core/n12966_0_COUT ;
wire \core/n12965_1 ;
wire \core/n12965_0_COUT ;
wire \core/n12964_1 ;
wire \core/n12964_0_COUT ;
wire \core/n12963_1 ;
wire \core/n12963_0_COUT ;
wire \core/n12962_1 ;
wire \core/n12962_0_COUT ;
wire \core/n12961_1 ;
wire \core/n12961_0_COUT ;
wire \core/n12960_1 ;
wire \core/n12960_0_COUT ;
wire \core/n12959_1 ;
wire \core/n12959_0_COUT ;
wire \core/n12958_1 ;
wire \core/n12958_0_COUT ;
wire \core/n12957_1 ;
wire \core/n12957_0_COUT ;
wire \core/n12956_1 ;
wire \core/n12956_0_COUT ;
wire \core/n12955_1 ;
wire \core/n12955_0_COUT ;
wire \core/n12954_1 ;
wire \core/n12954_0_COUT ;
wire \core/n12953_1 ;
wire \core/n12953_0_COUT ;
wire \core/n12952_1 ;
wire \core/n12952_0_COUT ;
wire \core/n12951_1 ;
wire \core/n12951_0_COUT ;
wire \core/n12950_1 ;
wire \core/n12950_0_COUT ;
wire \core/n12949_1 ;
wire \core/n12949_0_COUT ;
wire \core/n12948_1 ;
wire \core/n12948_0_COUT ;
wire \core/n12947_1 ;
wire \core/n12947_0_COUT ;
wire \core/n12946_1 ;
wire \core/n12946_0_COUT ;
wire \core/n12945_1 ;
wire \core/n12945_0_COUT ;
wire \core/n12944_1 ;
wire \core/n12944_0_COUT ;
wire \core/n12943_1 ;
wire \core/n12943_0_COUT ;
wire \core/n12942_1 ;
wire \core/n12942_0_COUT ;
wire \core/n12941_1 ;
wire \core/n12941_0_COUT ;
wire \core/n12940_1 ;
wire \core/n12940_0_COUT ;
wire \core/n13035_1 ;
wire \core/n13035_0_COUT ;
wire \core/n13034_1 ;
wire \core/n13034_0_COUT ;
wire \core/n13033_1 ;
wire \core/n13033_0_COUT ;
wire \core/n13032_1 ;
wire \core/n13032_0_COUT ;
wire \core/n13031_1 ;
wire \core/n13031_0_COUT ;
wire \core/n13030_1 ;
wire \core/n13030_0_COUT ;
wire \core/n13029_1 ;
wire \core/n13029_0_COUT ;
wire \core/n13028_1 ;
wire \core/n13028_0_COUT ;
wire \core/n13027_1 ;
wire \core/n13027_0_COUT ;
wire \core/n13026_1 ;
wire \core/n13026_0_COUT ;
wire \core/n13025_1 ;
wire \core/n13025_0_COUT ;
wire \core/n13024_1 ;
wire \core/n13024_0_COUT ;
wire \core/n13023_1 ;
wire \core/n13023_0_COUT ;
wire \core/n13022_1 ;
wire \core/n13022_0_COUT ;
wire \core/n13021_1 ;
wire \core/n13021_0_COUT ;
wire \core/n13020_1 ;
wire \core/n13020_0_COUT ;
wire \core/n13019_1 ;
wire \core/n13019_0_COUT ;
wire \core/n13018_1 ;
wire \core/n13018_0_COUT ;
wire \core/n13017_1 ;
wire \core/n13017_0_COUT ;
wire \core/n13016_1 ;
wire \core/n13016_0_COUT ;
wire \core/n13015_1 ;
wire \core/n13015_0_COUT ;
wire \core/n13014_1 ;
wire \core/n13014_0_COUT ;
wire \core/n13013_1 ;
wire \core/n13013_0_COUT ;
wire \core/n13012_1 ;
wire \core/n13012_0_COUT ;
wire \core/n13011_1 ;
wire \core/n13011_0_COUT ;
wire \core/n13010_1 ;
wire \core/n13010_0_COUT ;
wire \core/n13009_1 ;
wire \core/n13009_0_COUT ;
wire \core/n13008_1 ;
wire \core/n13008_0_COUT ;
wire \core/n13007_1 ;
wire \core/n13007_0_COUT ;
wire \core/n13006_1 ;
wire \core/n13006_0_COUT ;
wire \core/n13005_1 ;
wire \core/n13005_0_COUT ;
wire \core/n14392_1 ;
wire \core/n14392_0_COUT ;
wire \core/n14391_1 ;
wire \core/n14391_0_COUT ;
wire \core/n14390_1 ;
wire \core/n14390_0_COUT ;
wire \core/n14389_1 ;
wire \core/n14389_0_COUT ;
wire \core/n14388_1 ;
wire \core/n14388_0_COUT ;
wire \core/n14387_1 ;
wire \core/n14387_0_COUT ;
wire \core/n14386_1 ;
wire \core/n14386_0_COUT ;
wire \core/n14385_1 ;
wire \core/n14385_0_COUT ;
wire \core/n14384_1 ;
wire \core/n14384_0_COUT ;
wire \core/n14383_1 ;
wire \core/n14383_0_COUT ;
wire \core/n14382_1 ;
wire \core/n14382_0_COUT ;
wire \core/n14381_1 ;
wire \core/n14381_0_COUT ;
wire \core/n14380_1 ;
wire \core/n14380_0_COUT ;
wire \core/n14379_1 ;
wire \core/n14379_0_COUT ;
wire \core/n14378_1 ;
wire \core/n14378_0_COUT ;
wire \core/n14377_1 ;
wire \core/n14377_0_COUT ;
wire \core/n14376_1 ;
wire \core/n14376_0_COUT ;
wire \core/n14375_1 ;
wire \core/n14375_0_COUT ;
wire \core/n14374_1 ;
wire \core/n14374_0_COUT ;
wire \core/n14373_1 ;
wire \core/n14373_0_COUT ;
wire \core/n14372_1 ;
wire \core/n14372_0_COUT ;
wire \core/n14371_1 ;
wire \core/n14371_0_COUT ;
wire \core/n14370_1 ;
wire \core/n14370_0_COUT ;
wire \core/n14369_1 ;
wire \core/n14369_0_COUT ;
wire \core/n14368_1 ;
wire \core/n14368_0_COUT ;
wire \core/n14367_1 ;
wire \core/n14367_0_COUT ;
wire \core/n14366_1 ;
wire \core/n14366_0_COUT ;
wire \core/n14365_1 ;
wire \core/n14365_0_COUT ;
wire \core/n14364_1 ;
wire \core/n14364_0_COUT ;
wire \core/n14363_1 ;
wire \core/n14363_0_COUT ;
wire \core/n14362_1 ;
wire \core/n14362_0_COUT ;
wire \core/n14361_1 ;
wire \core/n14361_0_COUT ;
wire \core/n14746_1 ;
wire \core/n14746_0_COUT ;
wire \core/n14745_1 ;
wire \core/n14745_0_COUT ;
wire \core/n14744_1 ;
wire \core/n14744_0_COUT ;
wire \core/n14743_1 ;
wire \core/n14743_0_COUT ;
wire \core/n14742_1 ;
wire \core/n14742_0_COUT ;
wire \core/n14741_1 ;
wire \core/n14741_0_COUT ;
wire \core/n14740_1 ;
wire \core/n14740_0_COUT ;
wire \core/n14739_1 ;
wire \core/n14739_0_COUT ;
wire \core/n14738_1 ;
wire \core/n14738_0_COUT ;
wire \core/n14737_1 ;
wire \core/n14737_0_COUT ;
wire \core/n14736_1 ;
wire \core/n14736_0_COUT ;
wire \core/n14735_1 ;
wire \core/n14735_0_COUT ;
wire \core/n14734_1 ;
wire \core/n14734_0_COUT ;
wire \core/n14733_1 ;
wire \core/n14733_0_COUT ;
wire \core/n14732_1 ;
wire \core/n14732_0_COUT ;
wire \core/n14731_1 ;
wire \core/n14731_0_COUT ;
wire \core/n14730_1 ;
wire \core/n14730_0_COUT ;
wire \core/n14729_1 ;
wire \core/n14729_0_COUT ;
wire \core/n14728_1 ;
wire \core/n14728_0_COUT ;
wire \core/n14727_1 ;
wire \core/n14727_0_COUT ;
wire \core/n14726_1 ;
wire \core/n14726_0_COUT ;
wire \core/n14725_1 ;
wire \core/n14725_0_COUT ;
wire \core/n14724_1 ;
wire \core/n14724_0_COUT ;
wire \core/n14723_1 ;
wire \core/n14723_0_COUT ;
wire \core/n14722_1 ;
wire \core/n14722_0_COUT ;
wire \core/n14721_1 ;
wire \core/n14721_0_COUT ;
wire \core/n14720_1 ;
wire \core/n14720_0_COUT ;
wire \core/n14719_1 ;
wire \core/n14719_0_COUT ;
wire \core/n14718_1 ;
wire \core/n14718_0_COUT ;
wire \core/n14717_1 ;
wire \core/n14717_0_COUT ;
wire \core/n14716_1 ;
wire \core/n14716_0_COUT ;
wire \core/n14715_1 ;
wire \core/n14715_0_COUT ;
wire \core/n12097_2 ;
wire \core/n12097_0_COUT ;
wire \core/n12096_2 ;
wire \core/n12096_0_COUT ;
wire \core/n12095_2 ;
wire \core/n12095_0_COUT ;
wire \core/n7389_4 ;
wire \core/n7389_2_COUT ;
wire \core/n12803_4 ;
wire \core/n12803_2_COUT ;
wire \core/n7093_2 ;
wire \core/n7093_1_COUT ;
wire \core/n7094_2 ;
wire \core/n7094_1_COUT ;
wire \core/n7095_2 ;
wire \core/n7095_1_COUT ;
wire \core/n7096_2 ;
wire \core/n7096_1_COUT ;
wire \core/n7097_2 ;
wire \core/n7097_1_COUT ;
wire \core/n7098_2 ;
wire \core/n7098_1_COUT ;
wire \core/n7099_2 ;
wire \core/n7099_1_COUT ;
wire \core/n7100_2 ;
wire \core/n7100_1_COUT ;
wire \core/n7101_2 ;
wire \core/n7101_1_COUT ;
wire \core/n7102_2 ;
wire \core/n7102_1_COUT ;
wire \core/n7103_2 ;
wire \core/n7103_1_COUT ;
wire \core/n7104_2 ;
wire \core/n7104_1_COUT ;
wire \core/n7105_2 ;
wire \core/n7105_1_COUT ;
wire \core/n7106_2 ;
wire \core/n7106_1_COUT ;
wire \core/n7107_2 ;
wire \core/n7107_1_COUT ;
wire \core/n7108_2 ;
wire \core/n7108_1_COUT ;
wire \core/n7109_2 ;
wire \core/n7109_1_COUT ;
wire \core/n7110_2 ;
wire \core/n7110_1_COUT ;
wire \core/n7111_2 ;
wire \core/n7111_1_COUT ;
wire \core/n7112_2 ;
wire \core/n7112_1_COUT ;
wire \core/n7113_2 ;
wire \core/n7113_1_COUT ;
wire \core/n7114_2 ;
wire \core/n7114_1_COUT ;
wire \core/n7115_2 ;
wire \core/n7115_1_COUT ;
wire \core/n7116_2 ;
wire \core/n7116_1_COUT ;
wire \core/n7117_2 ;
wire \core/n7117_1_COUT ;
wire \core/n7118_2 ;
wire \core/n7118_1_COUT ;
wire \core/n7119_2 ;
wire \core/n7119_1_COUT ;
wire \core/n7120_2 ;
wire \core/n7120_1_COUT ;
wire \core/n7121_2 ;
wire \core/n7121_1_COUT ;
wire \core/n7122_2 ;
wire \core/n7122_1_COUT ;
wire \core/n7123_2 ;
wire \core/n7123_1_COUT ;
wire \core/n7124_2 ;
wire \core/n7124_1_COUT ;
wire \core/n14632_3 ;
wire \core/n14633_3 ;
wire \core/n14634_3 ;
wire \core/n14635_3 ;
wire \core/n14636_3 ;
wire \core/n14637_3 ;
wire \core/n14638_3 ;
wire \core/n14639_3 ;
wire \core/n14640_3 ;
wire \core/n14641_3 ;
wire \core/n14642_3 ;
wire \core/n14645_3 ;
wire \core/n14646_3 ;
wire \core/n14647_3 ;
wire \core/n14648_3 ;
wire \core/n14649_3 ;
wire \core/n14650_3 ;
wire \core/n14651_3 ;
wire \core/n14652_3 ;
wire \core/n14653_3 ;
wire \core/n14654_3 ;
wire \core/n14655_3 ;
wire \core/n11918_141 ;
wire \core/n11918_143 ;
wire \core/n11918_145 ;
wire \core/n11918_147 ;
wire \core/n11918_149 ;
wire \core/n11918_151 ;
wire \core/n11918_153 ;
wire \core/n11918_155 ;
wire \core/n11918_157 ;
wire \core/n11919_141 ;
wire \core/n11919_143 ;
wire \core/n11919_145 ;
wire \core/n11919_147 ;
wire \core/n11919_149 ;
wire \core/n11919_151 ;
wire \core/n11919_153 ;
wire \core/n11919_155 ;
wire \core/n11919_157 ;
wire \core/n11920_141 ;
wire \core/n11920_143 ;
wire \core/n11920_145 ;
wire \core/n11920_147 ;
wire \core/n11920_149 ;
wire \core/n11920_151 ;
wire \core/n11920_153 ;
wire \core/n11920_155 ;
wire \core/n11920_157 ;
wire \core/n11921_141 ;
wire \core/n11921_143 ;
wire \core/n11921_145 ;
wire \core/n11921_147 ;
wire \core/n11921_149 ;
wire \core/n11921_151 ;
wire \core/n11921_153 ;
wire \core/n11921_155 ;
wire \core/n11921_157 ;
wire \core/n11922_141 ;
wire \core/n11922_143 ;
wire \core/n11922_145 ;
wire \core/n11922_147 ;
wire \core/n11922_149 ;
wire \core/n11922_151 ;
wire \core/n11922_153 ;
wire \core/n11922_155 ;
wire \core/n11922_157 ;
wire \core/n11923_141 ;
wire \core/n11923_143 ;
wire \core/n11923_145 ;
wire \core/n11923_147 ;
wire \core/n11923_149 ;
wire \core/n11923_151 ;
wire \core/n11923_153 ;
wire \core/n11923_155 ;
wire \core/n11923_157 ;
wire \core/n11924_141 ;
wire \core/n11924_143 ;
wire \core/n11924_145 ;
wire \core/n11924_147 ;
wire \core/n11924_149 ;
wire \core/n11924_151 ;
wire \core/n11924_153 ;
wire \core/n11924_155 ;
wire \core/n11924_157 ;
wire \core/n11925_141 ;
wire \core/n11925_143 ;
wire \core/n11925_145 ;
wire \core/n11925_147 ;
wire \core/n11925_149 ;
wire \core/n11925_151 ;
wire \core/n11925_153 ;
wire \core/n11925_155 ;
wire \core/n11925_157 ;
wire \core/n11926_141 ;
wire \core/n11926_143 ;
wire \core/n11926_145 ;
wire \core/n11926_147 ;
wire \core/n11926_149 ;
wire \core/n11926_151 ;
wire \core/n11926_153 ;
wire \core/n11926_155 ;
wire \core/n11926_157 ;
wire \core/n11927_141 ;
wire \core/n11927_143 ;
wire \core/n11927_145 ;
wire \core/n11927_147 ;
wire \core/n11927_149 ;
wire \core/n11927_151 ;
wire \core/n11927_153 ;
wire \core/n11927_155 ;
wire \core/n11927_157 ;
wire \core/n11928_141 ;
wire \core/n11928_143 ;
wire \core/n11928_145 ;
wire \core/n11928_147 ;
wire \core/n11928_149 ;
wire \core/n11928_151 ;
wire \core/n11928_153 ;
wire \core/n11928_155 ;
wire \core/n11928_157 ;
wire \core/n11929_141 ;
wire \core/n11929_143 ;
wire \core/n11929_145 ;
wire \core/n11929_147 ;
wire \core/n11929_149 ;
wire \core/n11929_151 ;
wire \core/n11929_153 ;
wire \core/n11929_155 ;
wire \core/n11929_157 ;
wire \core/n11930_141 ;
wire \core/n11930_143 ;
wire \core/n11930_145 ;
wire \core/n11930_147 ;
wire \core/n11930_149 ;
wire \core/n11930_151 ;
wire \core/n11930_153 ;
wire \core/n11930_155 ;
wire \core/n11930_157 ;
wire \core/n11931_141 ;
wire \core/n11931_143 ;
wire \core/n11931_145 ;
wire \core/n11931_147 ;
wire \core/n11931_149 ;
wire \core/n11931_151 ;
wire \core/n11931_153 ;
wire \core/n11931_155 ;
wire \core/n11931_157 ;
wire \core/n11932_141 ;
wire \core/n11932_143 ;
wire \core/n11932_145 ;
wire \core/n11932_147 ;
wire \core/n11932_149 ;
wire \core/n11932_151 ;
wire \core/n11932_153 ;
wire \core/n11932_155 ;
wire \core/n11932_157 ;
wire \core/n11933_141 ;
wire \core/n11933_143 ;
wire \core/n11933_145 ;
wire \core/n11933_147 ;
wire \core/n11933_149 ;
wire \core/n11933_151 ;
wire \core/n11933_153 ;
wire \core/n11933_155 ;
wire \core/n11933_157 ;
wire \core/n11934_141 ;
wire \core/n11934_143 ;
wire \core/n11934_145 ;
wire \core/n11934_147 ;
wire \core/n11934_149 ;
wire \core/n11934_151 ;
wire \core/n11934_153 ;
wire \core/n11934_155 ;
wire \core/n11934_157 ;
wire \core/n11935_141 ;
wire \core/n11935_143 ;
wire \core/n11935_145 ;
wire \core/n11935_147 ;
wire \core/n11935_149 ;
wire \core/n11935_151 ;
wire \core/n11935_153 ;
wire \core/n11935_155 ;
wire \core/n11935_157 ;
wire \core/n11936_141 ;
wire \core/n11936_143 ;
wire \core/n11936_145 ;
wire \core/n11936_147 ;
wire \core/n11936_149 ;
wire \core/n11936_151 ;
wire \core/n11936_153 ;
wire \core/n11936_155 ;
wire \core/n11936_157 ;
wire \core/n11937_141 ;
wire \core/n11937_143 ;
wire \core/n11937_145 ;
wire \core/n11937_147 ;
wire \core/n11937_149 ;
wire \core/n11937_151 ;
wire \core/n11937_153 ;
wire \core/n11937_155 ;
wire \core/n11937_157 ;
wire \core/n11938_141 ;
wire \core/n11938_143 ;
wire \core/n11938_145 ;
wire \core/n11938_147 ;
wire \core/n11938_149 ;
wire \core/n11938_151 ;
wire \core/n11938_153 ;
wire \core/n11938_155 ;
wire \core/n11938_157 ;
wire \core/n11939_141 ;
wire \core/n11939_143 ;
wire \core/n11939_145 ;
wire \core/n11939_147 ;
wire \core/n11939_149 ;
wire \core/n11939_151 ;
wire \core/n11939_153 ;
wire \core/n11939_155 ;
wire \core/n11939_157 ;
wire \core/n11940_141 ;
wire \core/n11940_143 ;
wire \core/n11940_145 ;
wire \core/n11940_147 ;
wire \core/n11940_149 ;
wire \core/n11940_151 ;
wire \core/n11940_153 ;
wire \core/n11940_155 ;
wire \core/n11940_157 ;
wire \core/n11941_141 ;
wire \core/n11941_143 ;
wire \core/n11941_145 ;
wire \core/n11941_147 ;
wire \core/n11941_149 ;
wire \core/n11941_151 ;
wire \core/n11941_153 ;
wire \core/n11941_155 ;
wire \core/n11941_157 ;
wire \core/n11942_141 ;
wire \core/n11942_143 ;
wire \core/n11942_145 ;
wire \core/n11942_147 ;
wire \core/n11942_149 ;
wire \core/n11942_151 ;
wire \core/n11942_153 ;
wire \core/n11942_155 ;
wire \core/n11942_157 ;
wire \core/n11943_141 ;
wire \core/n11943_143 ;
wire \core/n11943_145 ;
wire \core/n11943_147 ;
wire \core/n11943_149 ;
wire \core/n11943_151 ;
wire \core/n11943_153 ;
wire \core/n11943_155 ;
wire \core/n11943_157 ;
wire \core/n11944_141 ;
wire \core/n11944_143 ;
wire \core/n11944_145 ;
wire \core/n11944_147 ;
wire \core/n11944_149 ;
wire \core/n11944_151 ;
wire \core/n11944_153 ;
wire \core/n11944_155 ;
wire \core/n11944_157 ;
wire \core/n11945_141 ;
wire \core/n11945_143 ;
wire \core/n11945_145 ;
wire \core/n11945_147 ;
wire \core/n11945_149 ;
wire \core/n11945_151 ;
wire \core/n11945_153 ;
wire \core/n11945_155 ;
wire \core/n11945_157 ;
wire \core/n11946_141 ;
wire \core/n11946_143 ;
wire \core/n11946_145 ;
wire \core/n11946_147 ;
wire \core/n11946_149 ;
wire \core/n11946_151 ;
wire \core/n11946_153 ;
wire \core/n11946_155 ;
wire \core/n11946_157 ;
wire \core/n11947_141 ;
wire \core/n11947_143 ;
wire \core/n11947_145 ;
wire \core/n11947_147 ;
wire \core/n11947_149 ;
wire \core/n11947_151 ;
wire \core/n11947_153 ;
wire \core/n11947_155 ;
wire \core/n11947_157 ;
wire \core/n11948_141 ;
wire \core/n11948_143 ;
wire \core/n11948_145 ;
wire \core/n11948_147 ;
wire \core/n11948_149 ;
wire \core/n11948_151 ;
wire \core/n11948_153 ;
wire \core/n11948_155 ;
wire \core/n11948_157 ;
wire \core/n11949_141 ;
wire \core/n11949_143 ;
wire \core/n11949_145 ;
wire \core/n11949_147 ;
wire \core/n11949_149 ;
wire \core/n11949_151 ;
wire \core/n11949_153 ;
wire \core/n11949_155 ;
wire \core/n11949_157 ;
wire \core/n11918_159 ;
wire \core/n11918_161 ;
wire \core/n11918_163 ;
wire \core/n11918_165 ;
wire \core/n11919_159 ;
wire \core/n11919_161 ;
wire \core/n11919_163 ;
wire \core/n11919_165 ;
wire \core/n11920_159 ;
wire \core/n11920_161 ;
wire \core/n11920_163 ;
wire \core/n11920_165 ;
wire \core/n11921_159 ;
wire \core/n11921_161 ;
wire \core/n11921_163 ;
wire \core/n11921_165 ;
wire \core/n11922_159 ;
wire \core/n11922_161 ;
wire \core/n11922_163 ;
wire \core/n11922_165 ;
wire \core/n11923_159 ;
wire \core/n11923_161 ;
wire \core/n11923_163 ;
wire \core/n11923_165 ;
wire \core/n11924_159 ;
wire \core/n11924_161 ;
wire \core/n11924_163 ;
wire \core/n11924_165 ;
wire \core/n11925_159 ;
wire \core/n11925_161 ;
wire \core/n11925_163 ;
wire \core/n11925_165 ;
wire \core/n11926_159 ;
wire \core/n11926_161 ;
wire \core/n11926_163 ;
wire \core/n11926_165 ;
wire \core/n11927_159 ;
wire \core/n11927_161 ;
wire \core/n11927_163 ;
wire \core/n11927_165 ;
wire \core/n11928_159 ;
wire \core/n11928_161 ;
wire \core/n11928_163 ;
wire \core/n11928_165 ;
wire \core/n11929_159 ;
wire \core/n11929_161 ;
wire \core/n11929_163 ;
wire \core/n11929_165 ;
wire \core/n11930_159 ;
wire \core/n11930_161 ;
wire \core/n11930_163 ;
wire \core/n11930_165 ;
wire \core/n11931_159 ;
wire \core/n11931_161 ;
wire \core/n11931_163 ;
wire \core/n11931_165 ;
wire \core/n11932_159 ;
wire \core/n11932_161 ;
wire \core/n11932_163 ;
wire \core/n11932_165 ;
wire \core/n11933_159 ;
wire \core/n11933_161 ;
wire \core/n11933_163 ;
wire \core/n11933_165 ;
wire \core/n11934_159 ;
wire \core/n11934_161 ;
wire \core/n11934_163 ;
wire \core/n11934_165 ;
wire \core/n11935_159 ;
wire \core/n11935_161 ;
wire \core/n11935_163 ;
wire \core/n11935_165 ;
wire \core/n11936_159 ;
wire \core/n11936_161 ;
wire \core/n11936_163 ;
wire \core/n11936_165 ;
wire \core/n11937_159 ;
wire \core/n11937_161 ;
wire \core/n11937_163 ;
wire \core/n11937_165 ;
wire \core/n11938_159 ;
wire \core/n11938_161 ;
wire \core/n11938_163 ;
wire \core/n11938_165 ;
wire \core/n11939_159 ;
wire \core/n11939_161 ;
wire \core/n11939_163 ;
wire \core/n11939_165 ;
wire \core/n11940_159 ;
wire \core/n11940_161 ;
wire \core/n11940_163 ;
wire \core/n11940_165 ;
wire \core/n11941_159 ;
wire \core/n11941_161 ;
wire \core/n11941_163 ;
wire \core/n11941_165 ;
wire \core/n11942_159 ;
wire \core/n11942_161 ;
wire \core/n11942_163 ;
wire \core/n11942_165 ;
wire \core/n11943_159 ;
wire \core/n11943_161 ;
wire \core/n11943_163 ;
wire \core/n11943_165 ;
wire \core/n11944_159 ;
wire \core/n11944_161 ;
wire \core/n11944_163 ;
wire \core/n11944_165 ;
wire \core/n11945_159 ;
wire \core/n11945_161 ;
wire \core/n11945_163 ;
wire \core/n11945_165 ;
wire \core/n11946_159 ;
wire \core/n11946_161 ;
wire \core/n11946_163 ;
wire \core/n11946_165 ;
wire \core/n11947_159 ;
wire \core/n11947_161 ;
wire \core/n11947_163 ;
wire \core/n11947_165 ;
wire \core/n11948_159 ;
wire \core/n11948_161 ;
wire \core/n11948_163 ;
wire \core/n11948_165 ;
wire \core/n11949_159 ;
wire \core/n11949_161 ;
wire \core/n11949_163 ;
wire \core/n11949_165 ;
wire \core/n11918_167 ;
wire \core/n11918_169 ;
wire \core/n11919_167 ;
wire \core/n11919_169 ;
wire \core/n11920_167 ;
wire \core/n11920_169 ;
wire \core/n11921_167 ;
wire \core/n11921_169 ;
wire \core/n11922_167 ;
wire \core/n11922_169 ;
wire \core/n11923_167 ;
wire \core/n11923_169 ;
wire \core/n11924_167 ;
wire \core/n11924_169 ;
wire \core/n11925_167 ;
wire \core/n11925_169 ;
wire \core/n11926_167 ;
wire \core/n11926_169 ;
wire \core/n11927_167 ;
wire \core/n11927_169 ;
wire \core/n11928_167 ;
wire \core/n11928_169 ;
wire \core/n11929_167 ;
wire \core/n11929_169 ;
wire \core/n11930_167 ;
wire \core/n11930_169 ;
wire \core/n11931_167 ;
wire \core/n11931_169 ;
wire \core/n11932_167 ;
wire \core/n11932_169 ;
wire \core/n11933_167 ;
wire \core/n11933_169 ;
wire \core/n11934_167 ;
wire \core/n11934_169 ;
wire \core/n11935_167 ;
wire \core/n11935_169 ;
wire \core/n11936_167 ;
wire \core/n11936_169 ;
wire \core/n11937_167 ;
wire \core/n11937_169 ;
wire \core/n11938_167 ;
wire \core/n11938_169 ;
wire \core/n11939_167 ;
wire \core/n11939_169 ;
wire \core/n11940_167 ;
wire \core/n11940_169 ;
wire \core/n11941_167 ;
wire \core/n11941_169 ;
wire \core/n11942_167 ;
wire \core/n11942_169 ;
wire \core/n11943_167 ;
wire \core/n11943_169 ;
wire \core/n11944_167 ;
wire \core/n11944_169 ;
wire \core/n11945_167 ;
wire \core/n11945_169 ;
wire \core/n11946_167 ;
wire \core/n11946_169 ;
wire \core/n11947_167 ;
wire \core/n11947_169 ;
wire \core/n11948_167 ;
wire \core/n11948_169 ;
wire \core/n11949_167 ;
wire \core/n11949_169 ;
wire \core/n11918_171 ;
wire \core/n11919_171 ;
wire \core/n11920_171 ;
wire \core/n11921_171 ;
wire \core/n11922_171 ;
wire \core/n11923_171 ;
wire \core/n11924_171 ;
wire \core/n11925_171 ;
wire \core/n11926_171 ;
wire \core/n11927_171 ;
wire \core/n11928_171 ;
wire \core/n11929_171 ;
wire \core/n11930_171 ;
wire \core/n11931_171 ;
wire \core/n11932_171 ;
wire \core/n11933_171 ;
wire \core/n11934_171 ;
wire \core/n11935_171 ;
wire \core/n11936_171 ;
wire \core/n11937_171 ;
wire \core/n11938_171 ;
wire \core/n11939_171 ;
wire \core/n11940_171 ;
wire \core/n11941_171 ;
wire \core/n11942_171 ;
wire \core/n11943_171 ;
wire \core/n11944_171 ;
wire \core/n11945_171 ;
wire \core/n11946_171 ;
wire \core/n11947_171 ;
wire \core/n11948_171 ;
wire \core/n11949_171 ;
wire \core/clear_prefetched_high_word_q_7 ;
wire \core/mem_la_firstword_reg_7 ;
wire \core/instr_sub_3_3 ;
wire \core/n12167_5 ;
wire \core/n12905_5 ;
wire \core/pcpi_mul_ready ;
wire \core/shift_out ;
wire \core/instr_any_mulh_4 ;
wire \core/pcpi_div_wait ;
wire \core/pcpi_div_ready ;
wire [31:0] \core/mem_rdata_latched ;
wire [31:8] \core/mem_la_wdata ;
wire [4:0] \core/decoded_rs ;
wire [31:0] \core/alu_out ;
wire [31:0] \core/cpuregs_wrdata ;
wire [31:0] \core/cpuregs_rs1 ;
wire [31:2] \core/mem_la_addr ;
wire [31:2] \core/next_pc ;
wire [31:0] \core/mem_rdata_q ;
wire [15:0] \core/mem_16bit_buffer ;
wire [31:1] \core/decoded_imm_uj ;
wire [4:0] \core/decoded_rd ;
wire [5:0] \core/decoded_rs1 ;
wire [4:0] \core/decoded_rs2 ;
wire [11:0] \core/decoded_csr ;
wire [31:0] \core/pcpi_insn ;
wire [31:0] \core/decoded_imm ;
wire [31:0] \core/cpuregs[0] ;
wire [31:0] \core/cpuregs[1] ;
wire [31:0] \core/cpuregs[2] ;
wire [31:0] \core/cpuregs[3] ;
wire [31:0] \core/cpuregs[4] ;
wire [31:0] \core/cpuregs[5] ;
wire [31:0] \core/cpuregs[6] ;
wire [31:0] \core/cpuregs[7] ;
wire [31:0] \core/cpuregs[8] ;
wire [31:0] \core/cpuregs[9] ;
wire [31:0] \core/cpuregs[10] ;
wire [31:0] \core/cpuregs[11] ;
wire [31:0] \core/cpuregs[12] ;
wire [31:0] \core/cpuregs[13] ;
wire [31:0] \core/cpuregs[14] ;
wire [31:0] \core/cpuregs[15] ;
wire [31:0] \core/cpuregs[16] ;
wire [31:0] \core/cpuregs[17] ;
wire [31:0] \core/cpuregs[18] ;
wire [31:0] \core/cpuregs[19] ;
wire [31:0] \core/cpuregs[20] ;
wire [31:0] \core/cpuregs[21] ;
wire [31:0] \core/cpuregs[22] ;
wire [31:0] \core/cpuregs[23] ;
wire [31:0] \core/cpuregs[24] ;
wire [31:0] \core/cpuregs[25] ;
wire [31:0] \core/cpuregs[26] ;
wire [31:0] \core/cpuregs[27] ;
wire [31:0] \core/cpuregs[28] ;
wire [31:0] \core/cpuregs[29] ;
wire [31:0] \core/cpuregs[30] ;
wire [31:0] \core/cpuregs[31] ;
wire [31:0] \core/cpuregs[32] ;
wire [31:0] \core/cpuregs[33] ;
wire [31:0] \core/cpuregs[34] ;
wire [31:0] \core/cpuregs[35] ;
wire [31:0] \core/csr_mscratch ;
wire [31:0] \core/csr_mcause ;
wire [4:0] \core/reg_sh ;
wire [31:0] \core/reg_out ;
wire [31:0] \core/alu_out_q ;
wire [3:0] \core/pcpi_timeout_counter ;
wire [31:0] \core/csr_cycle ;
wire [31:0] \core/csr_cycleh ;
wire [31:0] \core/next_irq_pending ;
wire [31:0] \core/reg_pc ;
wire [31:1] \core/reg_next_pc ;
wire [31:0] \core/csr_instret ;
wire [31:0] \core/csr_instreth ;
wire [19:6] \core/irq_mask_o_Z_0 ;
wire [5:0] \core/irq_mask ;
wire [1:0] \core/mem_wordsize ;
wire [11:0] \core/latched_csr ;
wire [31:0] \core/reg_op1 ;
wire [31:0] \core/reg_op2 ;
wire [31:1] \core/csr_mepc ;
wire [31:0] \core/csr_mtval ;
wire [31:0] \core/timer ;
wire [5:0] \core/latched_rd ;
wire [3:1] \core/irq_pending ;
wire [1:0] \core/mem_state ;
wire [1:0] \core/irq_state ;
wire [31:0] \core/alu_add_sub ;
wire [63:0] \core/rd ;
wire [31:0] \core/pcpi_div_rd ;
wire \core/pcpi_mul/instr_any_mulh ;
wire \core/pcpi_mul/n299_3 ;
wire \core/pcpi_mul/n300_4 ;
wire \core/pcpi_mul/n301_4 ;
wire \core/pcpi_mul/instr_any_mulh_5 ;
wire \core/pcpi_mul/instr_any_mulh_6 ;
wire \core/pcpi_mul/instr_any_mulh_7 ;
wire \core/pcpi_mul/instr_any_mulh_8 ;
wire [32:0] \core/pcpi_mul/rs1 ;
wire [32:0] \core/pcpi_mul/rs2 ;
wire [0:0] \core/pcpi_mul/active ;
wire [71:64] \core/pcpi_mul/DOUT ;
wire \core/pcpi_div/n33_3 ;
wire \core/pcpi_div/n34_3 ;
wire \core/pcpi_div/n35_3 ;
wire \core/pcpi_div/n36_3 ;
wire \core/pcpi_div/n316_3 ;
wire \core/pcpi_div/n318_3 ;
wire \core/pcpi_div/n515_3 ;
wire \core/pcpi_div/n517_3 ;
wire \core/pcpi_div/n518_3 ;
wire \core/pcpi_div/n520_3 ;
wire \core/pcpi_div/n521_3 ;
wire \core/pcpi_div/n522_3 ;
wire \core/pcpi_div/n523_3 ;
wire \core/pcpi_div/n524_3 ;
wire \core/pcpi_div/n525_3 ;
wire \core/pcpi_div/n526_3 ;
wire \core/pcpi_div/n527_3 ;
wire \core/pcpi_div/n528_3 ;
wire \core/pcpi_div/n529_3 ;
wire \core/pcpi_div/n530_3 ;
wire \core/pcpi_div/n531_3 ;
wire \core/pcpi_div/n532_3 ;
wire \core/pcpi_div/n533_3 ;
wire \core/pcpi_div/n534_3 ;
wire \core/pcpi_div/n535_3 ;
wire \core/pcpi_div/n536_3 ;
wire \core/pcpi_div/n538_3 ;
wire \core/pcpi_div/n539_3 ;
wire \core/pcpi_div/n540_3 ;
wire \core/pcpi_div/n542_3 ;
wire \core/pcpi_div/n773_3 ;
wire \core/pcpi_div/n776_3 ;
wire \core/pcpi_div/n779_3 ;
wire \core/pcpi_div/n782_3 ;
wire \core/pcpi_div/n785_3 ;
wire \core/pcpi_div/n788_3 ;
wire \core/pcpi_div/n791_3 ;
wire \core/pcpi_div/n794_3 ;
wire \core/pcpi_div/n797_3 ;
wire \core/pcpi_div/n800_3 ;
wire \core/pcpi_div/n838_3 ;
wire \core/pcpi_div/n841_3 ;
wire \core/pcpi_div/n846_3 ;
wire \core/pcpi_div/n847_3 ;
wire \core/pcpi_div/n850_3 ;
wire \core/pcpi_div/n853_3 ;
wire \core/pcpi_div/n856_3 ;
wire \core/pcpi_div/n859_3 ;
wire \core/pcpi_div/n862_3 ;
wire \core/pcpi_div/n865_3 ;
wire \core/pcpi_div/n38_4 ;
wire \core/pcpi_div/n837_5 ;
wire \core/pcpi_div/instr_any_div_rem_4 ;
wire \core/pcpi_div/n316_4 ;
wire \core/pcpi_div/n318_4 ;
wire \core/pcpi_div/n318_5 ;
wire \core/pcpi_div/n318_6 ;
wire \core/pcpi_div/n318_7 ;
wire \core/pcpi_div/n514_4 ;
wire \core/pcpi_div/n514_5 ;
wire \core/pcpi_div/n515_4 ;
wire \core/pcpi_div/n515_5 ;
wire \core/pcpi_div/n516_4 ;
wire \core/pcpi_div/n516_5 ;
wire \core/pcpi_div/n517_5 ;
wire \core/pcpi_div/n518_4 ;
wire \core/pcpi_div/n518_5 ;
wire \core/pcpi_div/n519_4 ;
wire \core/pcpi_div/n519_5_0 ;
wire \core/pcpi_div/n520_5 ;
wire \core/pcpi_div/n521_4 ;
wire \core/pcpi_div/n521_5 ;
wire \core/pcpi_div/n522_4 ;
wire \core/pcpi_div/n522_5 ;
wire \core/pcpi_div/n523_4 ;
wire \core/pcpi_div/n524_4 ;
wire \core/pcpi_div/n524_5 ;
wire \core/pcpi_div/n525_4 ;
wire \core/pcpi_div/n525_5 ;
wire \core/pcpi_div/n526_4 ;
wire \core/pcpi_div/n527_4 ;
wire \core/pcpi_div/n527_5 ;
wire \core/pcpi_div/n528_4 ;
wire \core/pcpi_div/n528_5 ;
wire \core/pcpi_div/n529_4 ;
wire \core/pcpi_div/n530_4 ;
wire \core/pcpi_div/n530_5 ;
wire \core/pcpi_div/n531_4 ;
wire \core/pcpi_div/n531_5 ;
wire \core/pcpi_div/n532_4 ;
wire \core/pcpi_div/n533_4 ;
wire \core/pcpi_div/n533_5 ;
wire \core/pcpi_div/n534_4 ;
wire \core/pcpi_div/n534_5 ;
wire \core/pcpi_div/n535_4 ;
wire \core/pcpi_div/n536_4 ;
wire \core/pcpi_div/n537_4 ;
wire \core/pcpi_div/n537_5 ;
wire \core/pcpi_div/n538_4 ;
wire \core/pcpi_div/n539_4 ;
wire \core/pcpi_div/n539_5 ;
wire \core/pcpi_div/n540_4 ;
wire \core/pcpi_div/n540_5 ;
wire \core/pcpi_div/n541_4 ;
wire \core/pcpi_div/n541_5 ;
wire \core/pcpi_div/n542_4 ;
wire \core/pcpi_div/n543_4 ;
wire \core/pcpi_div/n543_5 ;
wire \core/pcpi_div/n544_4 ;
wire \core/pcpi_div/n544_5 ;
wire \core/pcpi_div/n773_4 ;
wire \core/pcpi_div/n774_4 ;
wire \core/pcpi_div/n775_4 ;
wire \core/pcpi_div/n776_4 ;
wire \core/pcpi_div/n777_4 ;
wire \core/pcpi_div/n778_4 ;
wire \core/pcpi_div/n779_4 ;
wire \core/pcpi_div/n780_4 ;
wire \core/pcpi_div/n781_4 ;
wire \core/pcpi_div/n782_4 ;
wire \core/pcpi_div/n783_4 ;
wire \core/pcpi_div/n784_4 ;
wire \core/pcpi_div/n785_4 ;
wire \core/pcpi_div/n786_4 ;
wire \core/pcpi_div/n787_4 ;
wire \core/pcpi_div/n788_4 ;
wire \core/pcpi_div/n789_4 ;
wire \core/pcpi_div/n790_4 ;
wire \core/pcpi_div/n791_4 ;
wire \core/pcpi_div/n792_4 ;
wire \core/pcpi_div/n793_4 ;
wire \core/pcpi_div/n794_4 ;
wire \core/pcpi_div/n795_4 ;
wire \core/pcpi_div/n796_4 ;
wire \core/pcpi_div/n797_4 ;
wire \core/pcpi_div/n798_4 ;
wire \core/pcpi_div/n799_4 ;
wire \core/pcpi_div/n800_4 ;
wire \core/pcpi_div/n801_4 ;
wire \core/pcpi_div/n803_4 ;
wire \core/pcpi_div/n839_4 ;
wire \core/pcpi_div/n840_4 ;
wire \core/pcpi_div/n841_4 ;
wire \core/pcpi_div/n842_4 ;
wire \core/pcpi_div/n843_4 ;
wire \core/pcpi_div/n844_4 ;
wire \core/pcpi_div/n845_4 ;
wire \core/pcpi_div/n846_4 ;
wire \core/pcpi_div/n848_4 ;
wire \core/pcpi_div/n849_4 ;
wire \core/pcpi_div/n850_4 ;
wire \core/pcpi_div/n851_4 ;
wire \core/pcpi_div/n852_4 ;
wire \core/pcpi_div/n853_4 ;
wire \core/pcpi_div/n854_4 ;
wire \core/pcpi_div/n855_4 ;
wire \core/pcpi_div/n856_4 ;
wire \core/pcpi_div/n857_4 ;
wire \core/pcpi_div/n858_4 ;
wire \core/pcpi_div/n859_4 ;
wire \core/pcpi_div/n860_4 ;
wire \core/pcpi_div/n861_4 ;
wire \core/pcpi_div/n862_4 ;
wire \core/pcpi_div/n863_4 ;
wire \core/pcpi_div/n864_4 ;
wire \core/pcpi_div/n865_4 ;
wire \core/pcpi_div/n866_4 ;
wire \core/pcpi_div/n867_4 ;
wire \core/pcpi_div/n837_6 ;
wire \core/pcpi_div/n837_7 ;
wire \core/pcpi_div/n318_8 ;
wire \core/pcpi_div/n318_9 ;
wire \core/pcpi_div/n318_10 ;
wire \core/pcpi_div/n318_11 ;
wire \core/pcpi_div/n318_12 ;
wire \core/pcpi_div/n318_13 ;
wire \core/pcpi_div/n514_6 ;
wire \core/pcpi_div/n515_6 ;
wire \core/pcpi_div/n515_7 ;
wire \core/pcpi_div/n518_6 ;
wire \core/pcpi_div/n518_7 ;
wire \core/pcpi_div/n521_6 ;
wire \core/pcpi_div/n522_6 ;
wire \core/pcpi_div/n524_6 ;
wire \core/pcpi_div/n525_6 ;
wire \core/pcpi_div/n527_6 ;
wire \core/pcpi_div/n528_6 ;
wire \core/pcpi_div/n530_6 ;
wire \core/pcpi_div/n531_6 ;
wire \core/pcpi_div/n533_6 ;
wire \core/pcpi_div/n534_6 ;
wire \core/pcpi_div/n536_5 ;
wire \core/pcpi_div/n536_6 ;
wire \core/pcpi_div/n537_6 ;
wire \core/pcpi_div/n537_7 ;
wire \core/pcpi_div/n539_6 ;
wire \core/pcpi_div/n540_6 ;
wire \core/pcpi_div/n542_5 ;
wire \core/pcpi_div/n542_6 ;
wire \core/pcpi_div/n773_5 ;
wire \core/pcpi_div/n773_6 ;
wire \core/pcpi_div/n774_5 ;
wire \core/pcpi_div/n774_6 ;
wire \core/pcpi_div/n775_5 ;
wire \core/pcpi_div/n779_5 ;
wire \core/pcpi_div/n782_5 ;
wire \core/pcpi_div/n785_5 ;
wire \core/pcpi_div/n788_5 ;
wire \core/pcpi_div/n791_5 ;
wire \core/pcpi_div/n794_5 ;
wire \core/pcpi_div/n797_5 ;
wire \core/pcpi_div/n800_5 ;
wire \core/pcpi_div/n838_5 ;
wire \core/pcpi_div/n841_5 ;
wire \core/pcpi_div/n844_5 ;
wire \core/pcpi_div/n846_5 ;
wire \core/pcpi_div/n846_6 ;
wire \core/pcpi_div/n850_5 ;
wire \core/pcpi_div/n853_5 ;
wire \core/pcpi_div/n856_5 ;
wire \core/pcpi_div/n859_5 ;
wire \core/pcpi_div/n862_5 ;
wire \core/pcpi_div/dividend_31_8 ;
wire \core/pcpi_div/dividend_31_9 ;
wire \core/pcpi_div/n837_8 ;
wire \core/pcpi_div/n515_8 ;
wire \core/pcpi_div/n518_8 ;
wire \core/pcpi_div/dividend_31_10 ;
wire \core/pcpi_div/dividend_31_11 ;
wire \core/pcpi_div/dividend_31_12 ;
wire \core/pcpi_div/dividend_31_13 ;
wire \core/pcpi_div/dividend_31_14 ;
wire \core/pcpi_div/dividend_31_15 ;
wire \core/pcpi_div/dividend_31_16 ;
wire \core/pcpi_div/dividend_31_17 ;
wire \core/pcpi_div/n517_8 ;
wire \core/pcpi_div/n838_8 ;
wire \core/pcpi_div/n838_10 ;
wire \core/pcpi_div/n517_10 ;
wire \core/pcpi_div/n520_7 ;
wire \core/pcpi_div/n847_6 ;
wire \core/pcpi_div/n802_6 ;
wire \core/pcpi_div/n545_5 ;
wire \core/pcpi_div/n544_7 ;
wire \core/pcpi_div/n543_7 ;
wire \core/pcpi_div/n541_7 ;
wire \core/pcpi_div/n537_9 ;
wire \core/pcpi_div/n519_7 ;
wire \core/pcpi_div/n516_7 ;
wire \core/pcpi_div/n514_8 ;
wire \core/pcpi_div/instr_any_div_rem ;
wire \core/pcpi_div/n868_5 ;
wire \core/pcpi_div/n867_6 ;
wire \core/pcpi_div/n866_6 ;
wire \core/pcpi_div/n864_6 ;
wire \core/pcpi_div/n863_6 ;
wire \core/pcpi_div/n861_6 ;
wire \core/pcpi_div/n860_6 ;
wire \core/pcpi_div/n858_6 ;
wire \core/pcpi_div/n857_6 ;
wire \core/pcpi_div/n855_6 ;
wire \core/pcpi_div/n854_6 ;
wire \core/pcpi_div/n852_6 ;
wire \core/pcpi_div/n851_6 ;
wire \core/pcpi_div/n849_6 ;
wire \core/pcpi_div/n848_6 ;
wire \core/pcpi_div/n845_6 ;
wire \core/pcpi_div/n844_7 ;
wire \core/pcpi_div/n843_6 ;
wire \core/pcpi_div/n842_6 ;
wire \core/pcpi_div/n840_6 ;
wire \core/pcpi_div/n839_6 ;
wire \core/pcpi_div/n804_5 ;
wire \core/pcpi_div/n803_6 ;
wire \core/pcpi_div/n802_8 ;
wire \core/pcpi_div/n801_6 ;
wire \core/pcpi_div/n799_6 ;
wire \core/pcpi_div/n798_6 ;
wire \core/pcpi_div/n796_6 ;
wire \core/pcpi_div/n795_6 ;
wire \core/pcpi_div/n793_6 ;
wire \core/pcpi_div/n792_6 ;
wire \core/pcpi_div/n790_6 ;
wire \core/pcpi_div/n789_6 ;
wire \core/pcpi_div/n787_6 ;
wire \core/pcpi_div/n786_6 ;
wire \core/pcpi_div/n784_6 ;
wire \core/pcpi_div/n783_6 ;
wire \core/pcpi_div/n781_6 ;
wire \core/pcpi_div/n780_6 ;
wire \core/pcpi_div/n778_6 ;
wire \core/pcpi_div/n777_6 ;
wire \core/pcpi_div/n775_7 ;
wire \core/pcpi_div/n774_8 ;
wire \core/pcpi_div/n1784_7 ;
wire \core/pcpi_div/n1783_7 ;
wire \core/pcpi_div/divisor_30_8 ;
wire \core/pcpi_div/quotient_0_9 ;
wire \core/pcpi_div/quotient_1_9 ;
wire \core/pcpi_div/quotient_2_9 ;
wire \core/pcpi_div/quotient_3_9 ;
wire \core/pcpi_div/quotient_4_9 ;
wire \core/pcpi_div/quotient_5_9 ;
wire \core/pcpi_div/quotient_6_9 ;
wire \core/pcpi_div/quotient_7_9 ;
wire \core/pcpi_div/quotient_8_9 ;
wire \core/pcpi_div/quotient_9_9 ;
wire \core/pcpi_div/quotient_10_9 ;
wire \core/pcpi_div/quotient_11_9 ;
wire \core/pcpi_div/quotient_12_9 ;
wire \core/pcpi_div/quotient_13_9 ;
wire \core/pcpi_div/quotient_14_9 ;
wire \core/pcpi_div/quotient_15_9 ;
wire \core/pcpi_div/quotient_16_9 ;
wire \core/pcpi_div/quotient_17_9 ;
wire \core/pcpi_div/quotient_18_9 ;
wire \core/pcpi_div/quotient_19_9 ;
wire \core/pcpi_div/quotient_20_9 ;
wire \core/pcpi_div/quotient_21_9 ;
wire \core/pcpi_div/quotient_22_9 ;
wire \core/pcpi_div/quotient_23_9 ;
wire \core/pcpi_div/quotient_24_9 ;
wire \core/pcpi_div/quotient_25_9 ;
wire \core/pcpi_div/quotient_26_9 ;
wire \core/pcpi_div/quotient_27_9 ;
wire \core/pcpi_div/quotient_28_9 ;
wire \core/pcpi_div/quotient_29_9 ;
wire \core/pcpi_div/quotient_30_9 ;
wire \core/pcpi_div/quotient_31_9 ;
wire \core/pcpi_div/dividend_31_19 ;
wire \core/pcpi_div/divisor_62_8 ;
wire \core/pcpi_div/start_6 ;
wire \core/pcpi_div/start ;
wire \core/pcpi_div/instr_divu ;
wire \core/pcpi_div/instr_rem ;
wire \core/pcpi_div/instr_remu ;
wire \core/pcpi_div/pcpi_wait_q ;
wire \core/pcpi_div/outsign ;
wire \core/pcpi_div/instr_div ;
wire \core/pcpi_div/running ;
wire \core/pcpi_div/n546_129 ;
wire \core/pcpi_div/n546_130 ;
wire \core/pcpi_div/n546_131 ;
wire \core/pcpi_div/n546_132 ;
wire \core/pcpi_div/n546_133 ;
wire \core/pcpi_div/n546_134 ;
wire \core/pcpi_div/n546_135 ;
wire \core/pcpi_div/n546_136 ;
wire \core/pcpi_div/n546_137 ;
wire \core/pcpi_div/n546_138 ;
wire \core/pcpi_div/n546_139 ;
wire \core/pcpi_div/n546_140 ;
wire \core/pcpi_div/n546_141 ;
wire \core/pcpi_div/n546_142 ;
wire \core/pcpi_div/n546_143 ;
wire \core/pcpi_div/n546_144 ;
wire \core/pcpi_div/n546_145 ;
wire \core/pcpi_div/n546_146 ;
wire \core/pcpi_div/n546_147 ;
wire \core/pcpi_div/n546_148 ;
wire \core/pcpi_div/n546_149 ;
wire \core/pcpi_div/n546_150 ;
wire \core/pcpi_div/n546_151 ;
wire \core/pcpi_div/n546_152 ;
wire \core/pcpi_div/n546_153 ;
wire \core/pcpi_div/n546_154 ;
wire \core/pcpi_div/n546_155 ;
wire \core/pcpi_div/n546_156 ;
wire \core/pcpi_div/n546_157 ;
wire \core/pcpi_div/n546_158 ;
wire \core/pcpi_div/n546_159 ;
wire \core/pcpi_div/n546_160 ;
wire \core/pcpi_div/n546_161 ;
wire \core/pcpi_div/n546_162 ;
wire \core/pcpi_div/n546_163 ;
wire \core/pcpi_div/n546_164 ;
wire \core/pcpi_div/n546_165 ;
wire \core/pcpi_div/n546_166 ;
wire \core/pcpi_div/n546_167 ;
wire \core/pcpi_div/n546_168 ;
wire \core/pcpi_div/n546_169 ;
wire \core/pcpi_div/n546_170 ;
wire \core/pcpi_div/n546_171 ;
wire \core/pcpi_div/n546_172 ;
wire \core/pcpi_div/n546_173 ;
wire \core/pcpi_div/n546_174 ;
wire \core/pcpi_div/n546_175 ;
wire \core/pcpi_div/n546_176 ;
wire \core/pcpi_div/n546_177 ;
wire \core/pcpi_div/n546_178 ;
wire \core/pcpi_div/n546_179 ;
wire \core/pcpi_div/n546_180 ;
wire \core/pcpi_div/n546_181 ;
wire \core/pcpi_div/n546_182 ;
wire \core/pcpi_div/n546_183 ;
wire \core/pcpi_div/n546_184 ;
wire \core/pcpi_div/n546_185 ;
wire \core/pcpi_div/n546_186 ;
wire \core/pcpi_div/n546_187 ;
wire \core/pcpi_div/n546_188 ;
wire \core/pcpi_div/n546_189 ;
wire \core/pcpi_div/n546_190 ;
wire \core/pcpi_div/n546_191 ;
wire \core/pcpi_div/n546_192 ;
wire \core/pcpi_div/n673_3 ;
wire \core/pcpi_div/n673_0_COUT ;
wire \core/pcpi_div/n672_3 ;
wire \core/pcpi_div/n672_0_COUT ;
wire \core/pcpi_div/n671_3 ;
wire \core/pcpi_div/n671_0_COUT ;
wire \core/pcpi_div/n670_3 ;
wire \core/pcpi_div/n670_0_COUT ;
wire \core/pcpi_div/n669_3 ;
wire \core/pcpi_div/n669_0_COUT ;
wire \core/pcpi_div/n668_3 ;
wire \core/pcpi_div/n668_0_COUT ;
wire \core/pcpi_div/n667_3 ;
wire \core/pcpi_div/n667_0_COUT ;
wire \core/pcpi_div/n666_3 ;
wire \core/pcpi_div/n666_0_COUT ;
wire \core/pcpi_div/n665_3 ;
wire \core/pcpi_div/n665_0_COUT ;
wire \core/pcpi_div/n664_3 ;
wire \core/pcpi_div/n664_0_COUT ;
wire \core/pcpi_div/n663_3 ;
wire \core/pcpi_div/n663_0_COUT ;
wire \core/pcpi_div/n662_3 ;
wire \core/pcpi_div/n662_0_COUT ;
wire \core/pcpi_div/n661_3 ;
wire \core/pcpi_div/n661_0_COUT ;
wire \core/pcpi_div/n660_3 ;
wire \core/pcpi_div/n660_0_COUT ;
wire \core/pcpi_div/n659_3 ;
wire \core/pcpi_div/n659_0_COUT ;
wire \core/pcpi_div/n658_3 ;
wire \core/pcpi_div/n658_0_COUT ;
wire \core/pcpi_div/n657_3 ;
wire \core/pcpi_div/n657_0_COUT ;
wire \core/pcpi_div/n656_3 ;
wire \core/pcpi_div/n656_0_COUT ;
wire \core/pcpi_div/n655_3 ;
wire \core/pcpi_div/n655_0_COUT ;
wire \core/pcpi_div/n654_3 ;
wire \core/pcpi_div/n654_0_COUT ;
wire \core/pcpi_div/n653_3 ;
wire \core/pcpi_div/n653_0_COUT ;
wire \core/pcpi_div/n652_3 ;
wire \core/pcpi_div/n652_0_COUT ;
wire \core/pcpi_div/n651_3 ;
wire \core/pcpi_div/n651_0_COUT ;
wire \core/pcpi_div/n650_3 ;
wire \core/pcpi_div/n650_0_COUT ;
wire \core/pcpi_div/n649_3 ;
wire \core/pcpi_div/n649_0_COUT ;
wire \core/pcpi_div/n648_3 ;
wire \core/pcpi_div/n648_0_COUT ;
wire \core/pcpi_div/n647_3 ;
wire \core/pcpi_div/n647_0_COUT ;
wire \core/pcpi_div/n646_3 ;
wire \core/pcpi_div/n646_0_COUT ;
wire \core/pcpi_div/n645_3 ;
wire \core/pcpi_div/n645_0_COUT ;
wire \core/pcpi_div/n644_3 ;
wire \core/pcpi_div/n644_0_COUT ;
wire \core/pcpi_div/n643_3 ;
wire \core/pcpi_div/n643_0_COUT ;
wire \core/pcpi_div/n642_3 ;
wire \core/pcpi_div/n642_0_COUT ;
wire [31:0] \core/pcpi_div/dividend ;
wire [62:0] \core/pcpi_div/divisor ;
wire [31:0] \core/pcpi_div/quotient ;
wire [31:0] \core/pcpi_div/quotient_msk ;
wire \itcm/memory_0_15 ;
wire \itcm/memory_1_15 ;
wire \itcm/memory_2_15 ;
wire \itcm/memory_3_15 ;
wire \itcm/memory_3_17 ;
wire \itcm/memory_2_17 ;
wire \itcm/memory_1_17 ;
wire \itcm/memory_0_17 ;
wire \itcm/memory_0_23 ;
wire [31:2] \itcm/DO ;
wire [31:2] \itcm/DO_0 ;
wire [31:2] \itcm/DO_1 ;
wire [31:2] \itcm/DO_2 ;
wire [31:2] \itcm/DO_3 ;
wire [31:2] \itcm/DO_4 ;
wire [31:2] \itcm/DO_5 ;
wire [31:2] \itcm/DO_6 ;
wire [31:2] \itcm/DO_7 ;
wire [31:2] \itcm/DO_8 ;
wire [31:2] \itcm/DO_9 ;
wire [31:2] \itcm/DO_10 ;
wire [31:2] \itcm/DO_11 ;
wire [31:2] \itcm/DO_12 ;
wire [31:2] \itcm/DO_13 ;
wire [31:2] \itcm/DO_14 ;
wire \dtcm/mem_0_11 ;
wire \dtcm/mem_1_11 ;
wire \dtcm/mem_2_11 ;
wire \dtcm/mem_3_11 ;
wire \dtcm/n6_6 ;
wire [31:2] \dtcm/DO ;
wire [31:2] \dtcm/DO_0 ;
wire [31:2] \dtcm/DO_1 ;
wire [31:2] \dtcm/DO_2 ;
wire [31:2] \dtcm/DO_3 ;
wire [31:2] \dtcm/DO_4 ;
wire [31:2] \dtcm/DO_5 ;
wire [31:2] \dtcm/DO_6 ;
wire [31:2] \dtcm/DO_7 ;
wire [31:2] \dtcm/DO_8 ;
wire [31:2] \dtcm/DO_9 ;
wire [31:2] \dtcm/DO_10 ;
wire [31:2] \dtcm/DO_11 ;
wire [31:2] \dtcm/DO_12 ;
wire [31:2] \dtcm/DO_13 ;
wire [31:2] \dtcm/DO_14 ;
wire \simpleuart/n966_3 ;
wire \simpleuart/n557_3 ;
wire \simpleuart/n558_3 ;
wire \simpleuart/n559_3 ;
wire \simpleuart/n560_3 ;
wire \simpleuart/n561_3 ;
wire \simpleuart/n562_3 ;
wire \simpleuart/n563_3 ;
wire \simpleuart/recv_buf_valid_8 ;
wire \simpleuart/send_pattern_8_8 ;
wire \simpleuart/recv_state_3_9 ;
wire \simpleuart/n319_16 ;
wire \simpleuart/n322_9 ;
wire \simpleuart/n324_9 ;
wire \simpleuart/n326_9 ;
wire \simpleuart/n328_9 ;
wire \simpleuart/n329_9 ;
wire \simpleuart/n333_9 ;
wire \simpleuart/n336_9 ;
wire \simpleuart/n339_9 ;
wire \simpleuart/n343_9 ;
wire \simpleuart/n344_9 ;
wire \simpleuart/n347_9 ;
wire \simpleuart/n348_9 ;
wire \simpleuart/n350_9 ;
wire \simpleuart/n320_18 ;
wire \simpleuart/n321_18 ;
wire \simpleuart/n564_5 ;
wire \simpleuart/n556_5 ;
wire \simpleuart/n567_5 ;
wire \simpleuart/n612_6 ;
wire \simpleuart/n958_4 ;
wire \simpleuart/n958_5 ;
wire \simpleuart/n966_4 ;
wire \simpleuart/n557_4 ;
wire \simpleuart/recv_state_3_10 ;
wire \simpleuart/n318_17 ;
wire \simpleuart/n322_10 ;
wire \simpleuart/n322_11 ;
wire \simpleuart/n324_10 ;
wire \simpleuart/n328_10 ;
wire \simpleuart/n328_11 ;
wire \simpleuart/n332_10 ;
wire \simpleuart/n333_10 ;
wire \simpleuart/n335_10 ;
wire \simpleuart/n336_10 ;
wire \simpleuart/n338_10 ;
wire \simpleuart/n341_10 ;
wire \simpleuart/n343_10 ;
wire \simpleuart/n343_11 ;
wire \simpleuart/n347_11 ;
wire \simpleuart/n350_10 ;
wire \simpleuart/n320_19 ;
wire \simpleuart/n612_7 ;
wire \simpleuart/n324_11 ;
wire \simpleuart/n328_12 ;
wire \simpleuart/n328_13 ;
wire \simpleuart/n333_11 ;
wire \simpleuart/n331_12 ;
wire \simpleuart/n342_12 ;
wire \simpleuart/n346_12 ;
wire \simpleuart/n565_7 ;
wire \simpleuart/n326_12 ;
wire \simpleuart/n339_12 ;
wire \simpleuart/n341_12 ;
wire \simpleuart/n347_13 ;
wire \simpleuart/n351_11 ;
wire \simpleuart/n345_11 ;
wire \simpleuart/n318_19 ;
wire \simpleuart/n958_7 ;
wire \simpleuart/n614_8 ;
wire \simpleuart/send_bitcnt_2_9 ;
wire \simpleuart/n1042_5 ;
wire \simpleuart/n353_11 ;
wire \simpleuart/n352_11 ;
wire \simpleuart/n349_11 ;
wire \simpleuart/n346_14 ;
wire \simpleuart/n342_14 ;
wire \simpleuart/n340_11 ;
wire \simpleuart/n338_12 ;
wire \simpleuart/n337_11 ;
wire \simpleuart/n335_12 ;
wire \simpleuart/n334_11 ;
wire \simpleuart/n332_12 ;
wire \simpleuart/n331_14 ;
wire \simpleuart/n330_11 ;
wire \simpleuart/n327_11 ;
wire \simpleuart/n325_11 ;
wire \simpleuart/n323_11 ;
wire \simpleuart/n1043_7 ;
wire \simpleuart/n480_9 ;
wire \simpleuart/n480_11 ;
wire \simpleuart/n210_67 ;
wire \simpleuart/n210_68 ;
wire \simpleuart/n210_69 ;
wire \simpleuart/n210_70 ;
wire \simpleuart/n210_71 ;
wire \simpleuart/n210_72 ;
wire \simpleuart/n210_73 ;
wire \simpleuart/n210_74 ;
wire \simpleuart/n210_75 ;
wire \simpleuart/n210_76 ;
wire \simpleuart/n210_77 ;
wire \simpleuart/n210_78 ;
wire \simpleuart/n210_79 ;
wire \simpleuart/n210_80 ;
wire \simpleuart/n210_81 ;
wire \simpleuart/n210_82 ;
wire \simpleuart/n210_83 ;
wire \simpleuart/n210_84 ;
wire \simpleuart/n210_85 ;
wire \simpleuart/n210_86 ;
wire \simpleuart/n210_87 ;
wire \simpleuart/n210_88 ;
wire \simpleuart/n210_89 ;
wire \simpleuart/n210_90 ;
wire \simpleuart/n210_91 ;
wire \simpleuart/n210_92 ;
wire \simpleuart/n210_93 ;
wire \simpleuart/n210_94 ;
wire \simpleuart/n210_95 ;
wire \simpleuart/n210_96 ;
wire \simpleuart/n210_97 ;
wire \simpleuart/n210_98 ;
wire \simpleuart/n210_99 ;
wire \simpleuart/n210_100 ;
wire \simpleuart/n210_101 ;
wire \simpleuart/n210_102 ;
wire \simpleuart/n210_103 ;
wire \simpleuart/n210_104 ;
wire \simpleuart/n210_105 ;
wire \simpleuart/n210_106 ;
wire \simpleuart/n210_107 ;
wire \simpleuart/n210_108 ;
wire \simpleuart/n210_109 ;
wire \simpleuart/n210_110 ;
wire \simpleuart/n210_111 ;
wire \simpleuart/n210_112 ;
wire \simpleuart/n210_113 ;
wire \simpleuart/n210_114 ;
wire \simpleuart/n210_115 ;
wire \simpleuart/n210_116 ;
wire \simpleuart/n210_117 ;
wire \simpleuart/n210_118 ;
wire \simpleuart/n210_119 ;
wire \simpleuart/n210_120 ;
wire \simpleuart/n210_121 ;
wire \simpleuart/n210_122 ;
wire \simpleuart/n210_123 ;
wire \simpleuart/n210_124 ;
wire \simpleuart/n210_125 ;
wire \simpleuart/n210_126 ;
wire \simpleuart/n261_67 ;
wire \simpleuart/n261_68 ;
wire \simpleuart/n261_69 ;
wire \simpleuart/n261_70 ;
wire \simpleuart/n261_71 ;
wire \simpleuart/n261_72 ;
wire \simpleuart/n261_73 ;
wire \simpleuart/n261_74 ;
wire \simpleuart/n261_75 ;
wire \simpleuart/n261_76 ;
wire \simpleuart/n261_77 ;
wire \simpleuart/n261_78 ;
wire \simpleuart/n261_79 ;
wire \simpleuart/n261_80 ;
wire \simpleuart/n261_81 ;
wire \simpleuart/n261_82 ;
wire \simpleuart/n261_83 ;
wire \simpleuart/n261_84 ;
wire \simpleuart/n261_85 ;
wire \simpleuart/n261_86 ;
wire \simpleuart/n261_87 ;
wire \simpleuart/n261_88 ;
wire \simpleuart/n261_89 ;
wire \simpleuart/n261_90 ;
wire \simpleuart/n261_91 ;
wire \simpleuart/n261_92 ;
wire \simpleuart/n261_93 ;
wire \simpleuart/n261_94 ;
wire \simpleuart/n261_95 ;
wire \simpleuart/n261_96 ;
wire \simpleuart/n261_97 ;
wire \simpleuart/n261_98 ;
wire \simpleuart/n261_99 ;
wire \simpleuart/n261_100 ;
wire \simpleuart/n261_101 ;
wire \simpleuart/n261_102 ;
wire \simpleuart/n261_103 ;
wire \simpleuart/n261_104 ;
wire \simpleuart/n261_105 ;
wire \simpleuart/n261_106 ;
wire \simpleuart/n261_107 ;
wire \simpleuart/n261_108 ;
wire \simpleuart/n261_109 ;
wire \simpleuart/n261_110 ;
wire \simpleuart/n261_111 ;
wire \simpleuart/n261_112 ;
wire \simpleuart/n261_113 ;
wire \simpleuart/n261_114 ;
wire \simpleuart/n261_115 ;
wire \simpleuart/n261_116 ;
wire \simpleuart/n261_117 ;
wire \simpleuart/n261_118 ;
wire \simpleuart/n261_119 ;
wire \simpleuart/n261_120 ;
wire \simpleuart/n261_121 ;
wire \simpleuart/n261_122 ;
wire \simpleuart/n261_123 ;
wire \simpleuart/n261_124 ;
wire \simpleuart/n261_125 ;
wire \simpleuart/n261_126 ;
wire \simpleuart/n261_127 ;
wire \simpleuart/n261_128 ;
wire \simpleuart/n519_67 ;
wire \simpleuart/n519_68 ;
wire \simpleuart/n519_69 ;
wire \simpleuart/n519_70 ;
wire \simpleuart/n519_71 ;
wire \simpleuart/n519_72 ;
wire \simpleuart/n519_73 ;
wire \simpleuart/n519_74 ;
wire \simpleuart/n519_75 ;
wire \simpleuart/n519_76 ;
wire \simpleuart/n519_77 ;
wire \simpleuart/n519_78 ;
wire \simpleuart/n519_79 ;
wire \simpleuart/n519_80 ;
wire \simpleuart/n519_81 ;
wire \simpleuart/n519_82 ;
wire \simpleuart/n519_83 ;
wire \simpleuart/n519_84 ;
wire \simpleuart/n519_85 ;
wire \simpleuart/n519_86 ;
wire \simpleuart/n519_87 ;
wire \simpleuart/n519_88 ;
wire \simpleuart/n519_89 ;
wire \simpleuart/n519_90 ;
wire \simpleuart/n519_91 ;
wire \simpleuart/n519_92 ;
wire \simpleuart/n519_93 ;
wire \simpleuart/n519_94 ;
wire \simpleuart/n519_95 ;
wire \simpleuart/n519_96 ;
wire \simpleuart/n519_97 ;
wire \simpleuart/n519_98 ;
wire \simpleuart/n519_99 ;
wire \simpleuart/n519_100 ;
wire \simpleuart/n519_101 ;
wire \simpleuart/n519_102 ;
wire \simpleuart/n519_103 ;
wire \simpleuart/n519_104 ;
wire \simpleuart/n519_105 ;
wire \simpleuart/n519_106 ;
wire \simpleuart/n519_107 ;
wire \simpleuart/n519_108 ;
wire \simpleuart/n519_109 ;
wire \simpleuart/n519_110 ;
wire \simpleuart/n519_111 ;
wire \simpleuart/n519_112 ;
wire \simpleuart/n519_113 ;
wire \simpleuart/n519_114 ;
wire \simpleuart/n519_115 ;
wire \simpleuart/n519_116 ;
wire \simpleuart/n519_117 ;
wire \simpleuart/n519_118 ;
wire \simpleuart/n519_119 ;
wire \simpleuart/n519_120 ;
wire \simpleuart/n519_121 ;
wire \simpleuart/n519_122 ;
wire \simpleuart/n519_123 ;
wire \simpleuart/n519_124 ;
wire \simpleuart/n519_125 ;
wire \simpleuart/n519_126 ;
wire \simpleuart/n519_127 ;
wire \simpleuart/n519_128 ;
wire \simpleuart/n519_129 ;
wire \simpleuart/n519_130 ;
wire \simpleuart/n512_1 ;
wire \simpleuart/n512_0_COUT ;
wire \simpleuart/n511_1 ;
wire \simpleuart/n511_0_COUT ;
wire \simpleuart/n510_1 ;
wire \simpleuart/n510_0_COUT ;
wire \simpleuart/n509_1 ;
wire \simpleuart/n509_0_COUT ;
wire \simpleuart/n508_1 ;
wire \simpleuart/n508_0_COUT ;
wire \simpleuart/n507_1 ;
wire \simpleuart/n507_0_COUT ;
wire \simpleuart/n506_1 ;
wire \simpleuart/n506_0_COUT ;
wire \simpleuart/n505_1 ;
wire \simpleuart/n505_0_COUT ;
wire \simpleuart/n504_1 ;
wire \simpleuart/n504_0_COUT ;
wire \simpleuart/n503_1 ;
wire \simpleuart/n503_0_COUT ;
wire \simpleuart/n502_1 ;
wire \simpleuart/n502_0_COUT ;
wire \simpleuart/n501_1 ;
wire \simpleuart/n501_0_COUT ;
wire \simpleuart/n500_1 ;
wire \simpleuart/n500_0_COUT ;
wire \simpleuart/n499_1 ;
wire \simpleuart/n499_0_COUT ;
wire \simpleuart/n498_1 ;
wire \simpleuart/n498_0_COUT ;
wire \simpleuart/n497_1 ;
wire \simpleuart/n497_0_COUT ;
wire \simpleuart/n496_1 ;
wire \simpleuart/n496_0_COUT ;
wire \simpleuart/n495_1 ;
wire \simpleuart/n495_0_COUT ;
wire \simpleuart/n494_1 ;
wire \simpleuart/n494_0_COUT ;
wire \simpleuart/n493_1 ;
wire \simpleuart/n493_0_COUT ;
wire \simpleuart/n492_1 ;
wire \simpleuart/n492_0_COUT ;
wire \simpleuart/n491_1 ;
wire \simpleuart/n491_0_COUT ;
wire \simpleuart/n490_1 ;
wire \simpleuart/n490_0_COUT ;
wire \simpleuart/n489_1 ;
wire \simpleuart/n489_0_COUT ;
wire \simpleuart/n488_1 ;
wire \simpleuart/n488_0_COUT ;
wire \simpleuart/n487_1 ;
wire \simpleuart/n487_0_COUT ;
wire \simpleuart/n486_1 ;
wire \simpleuart/n486_0_COUT ;
wire \simpleuart/n485_1 ;
wire \simpleuart/n485_0_COUT ;
wire \simpleuart/n484_1 ;
wire \simpleuart/n484_0_COUT ;
wire \simpleuart/n483_1 ;
wire \simpleuart/n483_0_COUT ;
wire \simpleuart/n482_1 ;
wire \simpleuart/n482_0_COUT ;
wire \simpleuart/n513_5 ;
wire [31:0] \simpleuart/recv_divcnt ;
wire [7:0] \simpleuart/recv_pattern ;
wire [31:0] \simpleuart/send_divcnt ;
wire [8:1] \simpleuart/send_pattern ;
wire [3:0] \simpleuart/send_bitcnt ;
wire [3:0] \simpleuart/recv_state ;
wire \wb/n157_9 ;
wire \wb/n300_5 ;
wire \wb/state_1_9 ;
wire \wb/mem_ready_5 ;
wire \wb/n300_6 ;
wire \wb/n300_7 ;
wire \wb/n300_8 ;
wire \wb/n300_9 ;
wire \wb/wbm_adr_o_30_8 ;
wire \wb/mem_ready_7 ;
wire \wb/wbm_stb_o_6 ;
wire \wb/n300_11 ;
wire \wb/n117_7 ;
wire \wb/n79_8 ;
wire \wb/n79_10 ;
wire \wb/n80_8 ;
wire [1:0] \wb/state ;
wire \wbuart_ins/uart_setup_30_15 ;
wire \wbuart_ins/n135_3 ;
wire \wbuart_ins/n148_4 ;
wire \wbuart_ins/n197_3 ;
wire \wbuart_ins/txf_wb_write ;
wire \wbuart_ins/n399_13 ;
wire \wbuart_ins/n401_13 ;
wire \wbuart_ins/n402_13 ;
wire \wbuart_ins/n403_13 ;
wire \wbuart_ins/n406_13 ;
wire \wbuart_ins/n407_13 ;
wire \wbuart_ins/n408_13 ;
wire \wbuart_ins/n409_13 ;
wire \wbuart_ins/n410_13 ;
wire \wbuart_ins/n411_13 ;
wire \wbuart_ins/n412_13 ;
wire \wbuart_ins/n413_13 ;
wire \wbuart_ins/n384_14 ;
wire \wbuart_ins/n385_14 ;
wire \wbuart_ins/n386_14 ;
wire \wbuart_ins/n387_14 ;
wire \wbuart_ins/n388_14 ;
wire \wbuart_ins/n389_14 ;
wire \wbuart_ins/n390_14 ;
wire \wbuart_ins/n391_14 ;
wire \wbuart_ins/n398_14 ;
wire \wbuart_ins/n383_16 ;
wire \wbuart_ins/n392_16 ;
wire \wbuart_ins/n393_16 ;
wire \wbuart_ins/n394_16 ;
wire \wbuart_ins/n395_16 ;
wire \wbuart_ins/n396_16 ;
wire \wbuart_ins/n397_16 ;
wire \wbuart_ins/n400_16 ;
wire \wbuart_ins/n404_16 ;
wire \wbuart_ins/n148_6 ;
wire \wbuart_ins/n264_5 ;
wire \wbuart_ins/n202_4 ;
wire \wbuart_ins/n401_14 ;
wire \wbuart_ins/n402_14 ;
wire \wbuart_ins/n403_14 ;
wire \wbuart_ins/n405_14 ;
wire \wbuart_ins/n405_15 ;
wire \wbuart_ins/n406_14 ;
wire \wbuart_ins/n406_15 ;
wire \wbuart_ins/n407_14 ;
wire \wbuart_ins/n408_14 ;
wire \wbuart_ins/n408_15 ;
wire \wbuart_ins/n409_14 ;
wire \wbuart_ins/n409_15 ;
wire \wbuart_ins/n410_14 ;
wire \wbuart_ins/n410_15 ;
wire \wbuart_ins/n411_14 ;
wire \wbuart_ins/n411_15 ;
wire \wbuart_ins/n412_14 ;
wire \wbuart_ins/n412_15 ;
wire \wbuart_ins/n413_14 ;
wire \wbuart_ins/n413_15 ;
wire \wbuart_ins/n406_16 ;
wire \wbuart_ins/n407_15 ;
wire \wbuart_ins/n408_16 ;
wire \wbuart_ins/n409_16 ;
wire \wbuart_ins/n410_16 ;
wire \wbuart_ins/n411_16 ;
wire \wbuart_ins/n412_16 ;
wire \wbuart_ins/n413_16 ;
wire \wbuart_ins/n406_17 ;
wire \wbuart_ins/n407_16 ;
wire \wbuart_ins/n148_9 ;
wire \wbuart_ins/n127_6 ;
wire \wbuart_ins/n202_6 ;
wire \wbuart_ins/n405_17 ;
wire \wbuart_ins/n159_6 ;
wire \wbuart_ins/n72_5 ;
wire \wbuart_ins/txf_wb_write_reg0_8 ;
wire \wbuart_ins/rxf_wb_read_reg0 ;
wire \wbuart_ins/rxf_wb_read_reg1 ;
wire \wbuart_ins/rx_uart_reset ;
wire \wbuart_ins/txf_wb_write_reg0 ;
wire \wbuart_ins/txf_wb_write_reg1 ;
wire \wbuart_ins/tx_uart_reset ;
wire \wbuart_ins/r_wb_ack ;
wire \wbuart_ins/r_rx_perr ;
wire \wbuart_ins/ck_uart_Z ;
wire \wbuart_ins/rx_break ;
wire \wbuart_ins/rx_stb ;
wire \wbuart_ins/rx_perr ;
wire \wbuart_ins/rx_ferr ;
wire \wbuart_ins/rx_fifo_err ;
wire \wbuart_ins/rx_empty_n ;
wire \wbuart_ins/txf_err ;
wire \wbuart_ins/tx_empty_n ;
wire \wbuart_ins/will_overflow ;
wire \wbuart_ins/n694_5 ;
wire \wbuart_ins/tx_busy ;
wire [3:2] \wbuart_ins/r_wb_addr ;
wire [30:0] \wbuart_ins/uart_setup ;
wire [7:0] \wbuart_ins/txf_wb_data ;
wire [7:0] \wbuart_ins/rx_uart_data ;
wire [7:0] \wbuart_ins/fifo_here ;
wire [7:0] \wbuart_ins/fifo_next ;
wire [7:0] \wbuart_ins/r_data ;
wire [1:0] \wbuart_ins/osrc ;
wire [4:1] \wbuart_ins/rxf_status ;
wire [7:0] \wbuart_ins/fifo_here_0 ;
wire [7:0] \wbuart_ins/fifo_next_0 ;
wire [7:0] \wbuart_ins/r_data_0 ;
wire [1:0] \wbuart_ins/osrc_0 ;
wire [4:1] \wbuart_ins/txf_status ;
wire \wbuart_ins/rx/n956_3 ;
wire \wbuart_ins/rx/n380_3 ;
wire \wbuart_ins/rx/n395_4 ;
wire \wbuart_ins/rx/n411_3 ;
wire \wbuart_ins/rx/n434_3 ;
wire \wbuart_ins/rx/n460_3 ;
wire \wbuart_ins/rx/n771_3 ;
wire \wbuart_ins/rx/n772_3 ;
wire \wbuart_ins/rx/n773_3 ;
wire \wbuart_ins/rx/n774_3 ;
wire \wbuart_ins/rx/n775_3 ;
wire \wbuart_ins/rx/n776_3 ;
wire \wbuart_ins/rx/n777_3 ;
wire \wbuart_ins/rx/n778_3 ;
wire \wbuart_ins/rx/n779_3 ;
wire \wbuart_ins/rx/n780_3 ;
wire \wbuart_ins/rx/n781_3 ;
wire \wbuart_ins/rx/n782_3 ;
wire \wbuart_ins/rx/n783_3 ;
wire \wbuart_ins/rx/n784_3 ;
wire \wbuart_ins/rx/n785_3 ;
wire \wbuart_ins/rx/n786_3 ;
wire \wbuart_ins/rx/n787_3 ;
wire \wbuart_ins/rx/n788_3 ;
wire \wbuart_ins/rx/n789_3 ;
wire \wbuart_ins/rx/n790_3 ;
wire \wbuart_ins/rx/n791_3 ;
wire \wbuart_ins/rx/n792_3 ;
wire \wbuart_ins/rx/n793_3 ;
wire \wbuart_ins/rx/n794_3 ;
wire \wbuart_ins/rx/n795_3 ;
wire \wbuart_ins/rx/n796_3 ;
wire \wbuart_ins/rx/n797_3 ;
wire \wbuart_ins/rx/n798_3 ;
wire \wbuart_ins/rx/n834_3 ;
wire \wbuart_ins/rx/n475_7 ;
wire \wbuart_ins/rx/n476_7 ;
wire \wbuart_ins/rx/n477_7 ;
wire \wbuart_ins/rx/n478_7 ;
wire \wbuart_ins/rx/n479_8 ;
wire \wbuart_ins/rx/n480_8 ;
wire \wbuart_ins/rx/n524_4 ;
wire \wbuart_ins/rx/state_1_8 ;
wire \wbuart_ins/rx/o_parity_err_5 ;
wire \wbuart_ins/rx/n256_94 ;
wire \wbuart_ins/rx/n449_5 ;
wire \wbuart_ins/rx/n390_6 ;
wire \wbuart_ins/rx/n474_9 ;
wire \wbuart_ins/rx/n473_11 ;
wire \wbuart_ins/rx/o_frame_err_5 ;
wire \wbuart_ins/rx/n380_4 ;
wire \wbuart_ins/rx/n380_5 ;
wire \wbuart_ins/rx/n381_5 ;
wire \wbuart_ins/rx/n395_5 ;
wire \wbuart_ins/rx/n460_4 ;
wire \wbuart_ins/rx/n472_4 ;
wire \wbuart_ins/rx/n771_4 ;
wire \wbuart_ins/rx/n771_5 ;
wire \wbuart_ins/rx/n772_4 ;
wire \wbuart_ins/rx/n772_5 ;
wire \wbuart_ins/rx/n774_4 ;
wire \wbuart_ins/rx/n775_4 ;
wire \wbuart_ins/rx/n775_5 ;
wire \wbuart_ins/rx/n777_5 ;
wire \wbuart_ins/rx/n778_4 ;
wire \wbuart_ins/rx/n778_5 ;
wire \wbuart_ins/rx/n779_5 ;
wire \wbuart_ins/rx/n780_4 ;
wire \wbuart_ins/rx/n781_4 ;
wire \wbuart_ins/rx/n782_4 ;
wire \wbuart_ins/rx/n782_5 ;
wire \wbuart_ins/rx/n783_4 ;
wire \wbuart_ins/rx/n784_4 ;
wire \wbuart_ins/rx/n785_4 ;
wire \wbuart_ins/rx/n785_5 ;
wire \wbuart_ins/rx/n786_4 ;
wire \wbuart_ins/rx/n787_4 ;
wire \wbuart_ins/rx/n787_5 ;
wire \wbuart_ins/rx/n788_4 ;
wire \wbuart_ins/rx/n788_5 ;
wire \wbuart_ins/rx/n789_4 ;
wire \wbuart_ins/rx/n789_5 ;
wire \wbuart_ins/rx/n790_4 ;
wire \wbuart_ins/rx/n790_5 ;
wire \wbuart_ins/rx/n791_4 ;
wire \wbuart_ins/rx/n791_5 ;
wire \wbuart_ins/rx/n792_5 ;
wire \wbuart_ins/rx/n793_4 ;
wire \wbuart_ins/rx/n793_5 ;
wire \wbuart_ins/rx/n794_4 ;
wire \wbuart_ins/rx/n796_4 ;
wire \wbuart_ins/rx/n796_5 ;
wire \wbuart_ins/rx/n797_4 ;
wire \wbuart_ins/rx/n834_4 ;
wire \wbuart_ins/rx/n834_5 ;
wire \wbuart_ins/rx/n834_6 ;
wire \wbuart_ins/rx/n834_7 ;
wire \wbuart_ins/rx/n475_8 ;
wire \wbuart_ins/rx/n476_8 ;
wire \wbuart_ins/rx/n477_8 ;
wire \wbuart_ins/rx/n478_8 ;
wire \wbuart_ins/rx/n479_9 ;
wire \wbuart_ins/rx/n480_9 ;
wire \wbuart_ins/rx/o_parity_err_6 ;
wire \wbuart_ins/rx/n256_95 ;
wire \wbuart_ins/rx/n256_96 ;
wire \wbuart_ins/rx/n256_97 ;
wire \wbuart_ins/rx/n256_98 ;
wire \wbuart_ins/rx/n449_6 ;
wire \wbuart_ins/rx/n390_7 ;
wire \wbuart_ins/rx/o_frame_err_7 ;
wire \wbuart_ins/rx/n381_6 ;
wire \wbuart_ins/rx/n395_8 ;
wire \wbuart_ins/rx/n395_9 ;
wire \wbuart_ins/rx/n771_6 ;
wire \wbuart_ins/rx/n777_6 ;
wire \wbuart_ins/rx/n778_6 ;
wire \wbuart_ins/rx/n781_7 ;
wire \wbuart_ins/rx/n783_6 ;
wire \wbuart_ins/rx/n785_6 ;
wire \wbuart_ins/rx/n786_6 ;
wire \wbuart_ins/rx/n786_7 ;
wire \wbuart_ins/rx/n788_6 ;
wire \wbuart_ins/rx/n790_6 ;
wire \wbuart_ins/rx/n793_6 ;
wire \wbuart_ins/rx/n794_6 ;
wire \wbuart_ins/rx/n834_8 ;
wire \wbuart_ins/rx/n834_9 ;
wire \wbuart_ins/rx/n256_99 ;
wire \wbuart_ins/rx/n256_100 ;
wire \wbuart_ins/rx/n256_102 ;
wire \wbuart_ins/rx/n256_105 ;
wire \wbuart_ins/rx/n781_8 ;
wire \wbuart_ins/rx/n788_7 ;
wire \wbuart_ins/rx/n834_10 ;
wire \wbuart_ins/rx/n834_11 ;
wire \wbuart_ins/rx/n256_106 ;
wire \wbuart_ins/rx/n256_107 ;
wire \wbuart_ins/rx/n256_108 ;
wire \wbuart_ins/rx/n256_109 ;
wire \wbuart_ins/rx/n256_110 ;
wire \wbuart_ins/rx/n256_111 ;
wire \wbuart_ins/rx/n256_112 ;
wire \wbuart_ins/rx/n256_113 ;
wire \wbuart_ins/rx/n256_114 ;
wire \wbuart_ins/rx/n256_115 ;
wire \wbuart_ins/rx/n256_116 ;
wire \wbuart_ins/rx/n256_117 ;
wire \wbuart_ins/rx/n256_118 ;
wire \wbuart_ins/rx/n256_120 ;
wire \wbuart_ins/rx/n256_121 ;
wire \wbuart_ins/rx/n256_122 ;
wire \wbuart_ins/rx/n256_123 ;
wire \wbuart_ins/rx/n256_124 ;
wire \wbuart_ins/rx/n256_125 ;
wire \wbuart_ins/rx/n256_126 ;
wire \wbuart_ins/rx/n256_127 ;
wire \wbuart_ins/rx/n256_128 ;
wire \wbuart_ins/rx/n256_129 ;
wire \wbuart_ins/rx/n256_130 ;
wire \wbuart_ins/rx/n256_131 ;
wire \wbuart_ins/rx/n256_132 ;
wire \wbuart_ins/rx/n256_133 ;
wire \wbuart_ins/rx/n256_134 ;
wire \wbuart_ins/rx/n256_136 ;
wire \wbuart_ins/rx/n256_137 ;
wire \wbuart_ins/rx/n256_138 ;
wire \wbuart_ins/rx/n256_139 ;
wire \wbuart_ins/rx/n256_140 ;
wire \wbuart_ins/rx/n256_142 ;
wire \wbuart_ins/rx/n256_143 ;
wire \wbuart_ins/rx/n256_144 ;
wire \wbuart_ins/rx/n256_146 ;
wire \wbuart_ins/rx/n256_147 ;
wire \wbuart_ins/rx/n256_149 ;
wire \wbuart_ins/rx/n256_151 ;
wire \wbuart_ins/rx/n381_8 ;
wire \wbuart_ins/rx/n381_10 ;
wire \wbuart_ins/rx/n776_7 ;
wire \wbuart_ins/rx/n786_9 ;
wire \wbuart_ins/rx/n780_8 ;
wire \wbuart_ins/rx/n784_8 ;
wire \wbuart_ins/rx/n783_8 ;
wire \wbuart_ins/rx/n784_10 ;
wire \wbuart_ins/rx/n795_7 ;
wire \wbuart_ins/rx/n794_8 ;
wire \wbuart_ins/rx/n411_6 ;
wire \wbuart_ins/rx/o_frame_err_11 ;
wire \wbuart_ins/rx/n395_11 ;
wire \wbuart_ins/rx/n713_6 ;
wire \wbuart_ins/rx/n260_23 ;
wire \wbuart_ins/rx/n390_10 ;
wire \wbuart_ins/rx/n256_153 ;
wire \wbuart_ins/rx/n779_7 ;
wire \wbuart_ins/rx/n256_155 ;
wire \wbuart_ins/rx/n795_9 ;
wire \wbuart_ins/rx/n777_8 ;
wire \wbuart_ins/rx/n776_9 ;
wire \wbuart_ins/rx/n773_6 ;
wire \wbuart_ins/rx/n256_157 ;
wire \wbuart_ins/rx/n781_10 ;
wire \wbuart_ins/rx/n256_159 ;
wire \wbuart_ins/rx/n792_7 ;
wire \wbuart_ins/rx/n256_161 ;
wire \wbuart_ins/rx/n713_8 ;
wire \wbuart_ins/rx/n781_12 ;
wire \wbuart_ins/rx/n780_10 ;
wire \wbuart_ins/rx/n395_13 ;
wire \wbuart_ins/rx/n997_5 ;
wire \wbuart_ins/rx/n999_5 ;
wire \wbuart_ins/rx/n523_5 ;
wire \wbuart_ins/rx/n131_7 ;
wire \wbuart_ins/rx/n102_108 ;
wire \wbuart_ins/rx/n472_7 ;
wire \wbuart_ins/rx/n472_9 ;
wire \wbuart_ins/rx/pre_wr_13 ;
wire \wbuart_ins/rx/state_0_10 ;
wire \wbuart_ins/rx/qq_uart ;
wire \wbuart_ins/rx/line_synch ;
wire \wbuart_ins/rx/half_baud_time ;
wire \wbuart_ins/rx/calc_parity ;
wire \wbuart_ins/rx/zero_baud_counter ;
wire \wbuart_ins/rx/q_uart ;
wire \wbuart_ins/rx/pre_wr ;
wire \wbuart_ins/rx/n102_59 ;
wire \wbuart_ins/rx/n102_60 ;
wire \wbuart_ins/rx/n102_61 ;
wire \wbuart_ins/rx/n102_62 ;
wire \wbuart_ins/rx/n102_63 ;
wire \wbuart_ins/rx/n102_64 ;
wire \wbuart_ins/rx/n102_65 ;
wire \wbuart_ins/rx/n102_66 ;
wire \wbuart_ins/rx/n102_67 ;
wire \wbuart_ins/rx/n102_68 ;
wire \wbuart_ins/rx/n102_69 ;
wire \wbuart_ins/rx/n102_70 ;
wire \wbuart_ins/rx/n102_71 ;
wire \wbuart_ins/rx/n102_72 ;
wire \wbuart_ins/rx/n102_73 ;
wire \wbuart_ins/rx/n102_74 ;
wire \wbuart_ins/rx/n102_75 ;
wire \wbuart_ins/rx/n102_76 ;
wire \wbuart_ins/rx/n102_77 ;
wire \wbuart_ins/rx/n102_78 ;
wire \wbuart_ins/rx/n102_79 ;
wire \wbuart_ins/rx/n102_80 ;
wire \wbuart_ins/rx/n102_81 ;
wire \wbuart_ins/rx/n102_82 ;
wire \wbuart_ins/rx/n102_83 ;
wire \wbuart_ins/rx/n102_84 ;
wire \wbuart_ins/rx/n102_85 ;
wire \wbuart_ins/rx/n102_86 ;
wire \wbuart_ins/rx/n102_87 ;
wire \wbuart_ins/rx/n102_88 ;
wire \wbuart_ins/rx/n102_89 ;
wire \wbuart_ins/rx/n102_90 ;
wire \wbuart_ins/rx/n102_91 ;
wire \wbuart_ins/rx/n102_92 ;
wire \wbuart_ins/rx/n102_93 ;
wire \wbuart_ins/rx/n102_94 ;
wire \wbuart_ins/rx/n102_95 ;
wire \wbuart_ins/rx/n102_96 ;
wire \wbuart_ins/rx/n102_97 ;
wire \wbuart_ins/rx/n102_98 ;
wire \wbuart_ins/rx/n102_99 ;
wire \wbuart_ins/rx/n102_100 ;
wire \wbuart_ins/rx/n102_101 ;
wire \wbuart_ins/rx/n102_102 ;
wire \wbuart_ins/rx/n102_103 ;
wire \wbuart_ins/rx/n102_104 ;
wire \wbuart_ins/rx/n130_1 ;
wire \wbuart_ins/rx/n130_0_COUT ;
wire \wbuart_ins/rx/n129_1 ;
wire \wbuart_ins/rx/n129_0_COUT ;
wire \wbuart_ins/rx/n128_1 ;
wire \wbuart_ins/rx/n128_0_COUT ;
wire \wbuart_ins/rx/n127_1 ;
wire \wbuart_ins/rx/n127_0_COUT ;
wire \wbuart_ins/rx/n126_1 ;
wire \wbuart_ins/rx/n126_0_COUT ;
wire \wbuart_ins/rx/n125_1 ;
wire \wbuart_ins/rx/n125_0_COUT ;
wire \wbuart_ins/rx/n124_1 ;
wire \wbuart_ins/rx/n124_0_COUT ;
wire \wbuart_ins/rx/n123_1 ;
wire \wbuart_ins/rx/n123_0_COUT ;
wire \wbuart_ins/rx/n122_1 ;
wire \wbuart_ins/rx/n122_0_COUT ;
wire \wbuart_ins/rx/n121_1 ;
wire \wbuart_ins/rx/n121_0_COUT ;
wire \wbuart_ins/rx/n120_1 ;
wire \wbuart_ins/rx/n120_0_COUT ;
wire \wbuart_ins/rx/n119_1 ;
wire \wbuart_ins/rx/n119_0_COUT ;
wire \wbuart_ins/rx/n118_1 ;
wire \wbuart_ins/rx/n118_0_COUT ;
wire \wbuart_ins/rx/n117_1 ;
wire \wbuart_ins/rx/n117_0_COUT ;
wire \wbuart_ins/rx/n116_1 ;
wire \wbuart_ins/rx/n116_0_COUT ;
wire \wbuart_ins/rx/n115_1 ;
wire \wbuart_ins/rx/n115_0_COUT ;
wire \wbuart_ins/rx/n114_1 ;
wire \wbuart_ins/rx/n114_0_COUT ;
wire \wbuart_ins/rx/n113_1 ;
wire \wbuart_ins/rx/n113_0_COUT ;
wire \wbuart_ins/rx/n112_1 ;
wire \wbuart_ins/rx/n112_0_COUT ;
wire \wbuart_ins/rx/n111_1 ;
wire \wbuart_ins/rx/n111_0_COUT ;
wire \wbuart_ins/rx/n110_1 ;
wire \wbuart_ins/rx/n110_0_COUT ;
wire \wbuart_ins/rx/n109_1 ;
wire \wbuart_ins/rx/n109_0_COUT ;
wire \wbuart_ins/rx/n108_1 ;
wire \wbuart_ins/rx/n108_0_COUT ;
wire \wbuart_ins/rx/n107_1 ;
wire \wbuart_ins/rx/n107_0_COUT ;
wire \wbuart_ins/rx/n106_1 ;
wire \wbuart_ins/rx/n106_0_COUT ;
wire \wbuart_ins/rx/n105_1 ;
wire \wbuart_ins/rx/n105_0_COUT ;
wire \wbuart_ins/rx/n104_1 ;
wire \wbuart_ins/rx/n104_0_COUT ;
wire \wbuart_ins/rx/n248_6 ;
wire [27:0] \wbuart_ins/rx/chg_counter ;
wire [29:0] \wbuart_ins/rx/r_setup ;
wire [7:0] \wbuart_ins/rx/data_reg ;
wire [27:0] \wbuart_ins/rx/baud_counter ;
wire [3:0] \wbuart_ins/rx/state ;
wire \wbuart_ins/rxfifo/n33_4 ;
wire \wbuart_ins/rxfifo/n731_18 ;
wire \wbuart_ins/rxfifo/n788_10 ;
wire \wbuart_ins/rxfifo/n789_10 ;
wire \wbuart_ins/rxfifo/n790_10 ;
wire \wbuart_ins/rxfifo/n791_10 ;
wire \wbuart_ins/rxfifo/n33_6 ;
wire \wbuart_ins/rxfifo/n694_5 ;
wire \wbuart_ins/rxfifo/n33_7 ;
wire \wbuart_ins/rxfifo/n731_19 ;
wire \wbuart_ins/rxfifo/n788_11 ;
wire \wbuart_ins/rxfifo/n788_12 ;
wire \wbuart_ins/rxfifo/n788_13 ;
wire \wbuart_ins/rxfifo/n789_11 ;
wire \wbuart_ins/rxfifo/n789_12 ;
wire \wbuart_ins/rxfifo/n790_12 ;
wire \wbuart_ins/rxfifo/n33_8 ;
wire \wbuart_ins/rxfifo/n33_9 ;
wire \wbuart_ins/rxfifo/n33_10 ;
wire \wbuart_ins/rxfifo/n33_11 ;
wire \wbuart_ins/rxfifo/n600_8 ;
wire \wbuart_ins/rxfifo/r_empty_n_8 ;
wire \wbuart_ins/rxfifo/will_underflow_10 ;
wire \wbuart_ins/rxfifo/n695_6 ;
wire \wbuart_ins/rxfifo/r_ovfl_7 ;
wire \wbuart_ins/rxfifo/n1141_5 ;
wire \wbuart_ins/rxfifo/n1008_5 ;
wire \wbuart_ins/rxfifo/n790_14 ;
wire \wbuart_ins/rxfifo/will_underflow ;
wire \wbuart_ins/rxfifo/will_overflow ;
wire \wbuart_ins/rxfifo/n647_2 ;
wire \wbuart_ins/rxfifo/n648_2 ;
wire \wbuart_ins/rxfifo/n649_2 ;
wire \wbuart_ins/rxfifo/n650_3 ;
wire \wbuart_ins/rxfifo/n643_2 ;
wire \wbuart_ins/rxfifo/n644_2 ;
wire \wbuart_ins/rxfifo/n645_2 ;
wire \wbuart_ins/rxfifo/n646_2 ;
wire \wbuart_ins/rxfifo/n664_2 ;
wire \wbuart_ins/rxfifo/n665_2 ;
wire \wbuart_ins/rxfifo/n666_2 ;
wire \wbuart_ins/rxfifo/n667_3 ;
wire \wbuart_ins/rxfifo/n660_2 ;
wire \wbuart_ins/rxfifo/n661_2 ;
wire \wbuart_ins/rxfifo/n662_2 ;
wire \wbuart_ins/rxfifo/n663_2 ;
wire \wbuart_ins/rxfifo/n608_1 ;
wire \wbuart_ins/rxfifo/n608_0_COUT ;
wire \wbuart_ins/rxfifo/n607_1 ;
wire \wbuart_ins/rxfifo/n607_0_COUT ;
wire \wbuart_ins/rxfifo/n756_2 ;
wire \wbuart_ins/rxfifo/n756_0_COUT ;
wire \wbuart_ins/rxfifo/n755_2 ;
wire \wbuart_ins/rxfifo/n755_0_COUT ;
wire \wbuart_ins/rxfifo/n754_2 ;
wire \wbuart_ins/rxfifo/n754_0_COUT ;
wire \wbuart_ins/rxfifo/n753_2 ;
wire \wbuart_ins/rxfifo/n753_0_COUT ;
wire \wbuart_ins/rxfifo/n747_2 ;
wire \wbuart_ins/rxfifo/n747_0_COUT ;
wire \wbuart_ins/rxfifo/n746_2 ;
wire \wbuart_ins/rxfifo/n746_0_COUT ;
wire \wbuart_ins/rxfifo/n745_2 ;
wire \wbuart_ins/rxfifo/n745_0_COUT ;
wire \wbuart_ins/rxfifo/n744_2 ;
wire \wbuart_ins/rxfifo/n744_0_COUT ;
wire \wbuart_ins/rxfifo/n589_2 ;
wire \wbuart_ins/rxfifo/n589_1_COUT ;
wire \wbuart_ins/rxfifo/n590_2 ;
wire \wbuart_ins/rxfifo/n590_1_COUT ;
wire \wbuart_ins/rxfifo/n591_2 ;
wire \wbuart_ins/rxfifo/n591_1_COUT ;
wire \wbuart_ins/rxfifo/n592_2 ;
wire \wbuart_ins/rxfifo/n592_1_COUT ;
wire \wbuart_ins/rxfifo/n20_2 ;
wire \wbuart_ins/rxfifo/n20_1_COUT ;
wire \wbuart_ins/rxfifo/n596_2 ;
wire \wbuart_ins/rxfifo/n596_1_COUT ;
wire \wbuart_ins/rxfifo/n597_2 ;
wire \wbuart_ins/rxfifo/n597_1_COUT ;
wire \wbuart_ins/rxfifo/n598_2 ;
wire \wbuart_ins/rxfifo/n598_1_COUT ;
wire \wbuart_ins/rxfifo/n20_3 ;
wire \wbuart_ins/rxfifo/n20_2_COUT ;
wire \wbuart_ins/rxfifo/n596_3 ;
wire \wbuart_ins/rxfifo/n596_2_COUT ;
wire \wbuart_ins/rxfifo/n597_3 ;
wire \wbuart_ins/rxfifo/n597_2_COUT ;
wire \wbuart_ins/rxfifo/n598_4 ;
wire \wbuart_ins/rxfifo/n720_2 ;
wire \wbuart_ins/rxfifo/n589_3 ;
wire \wbuart_ins/rxfifo/n589_2_COUT ;
wire \wbuart_ins/rxfifo/n590_3 ;
wire \wbuart_ins/rxfifo/n590_2_COUT ;
wire \wbuart_ins/rxfifo/n591_3 ;
wire \wbuart_ins/rxfifo/n591_2_COUT ;
wire \wbuart_ins/rxfifo/n592_4 ;
wire \wbuart_ins/rxfifo/n725_2 ;
wire \wbuart_ins/rxfifo/w_first_plus_one_0_9 ;
wire \wbuart_ins/rxfifo/n609_5 ;
wire [3:1] \wbuart_ins/rxfifo/w_first_plus_one ;
wire [3:0] \wbuart_ins/rxfifo/r_first ;
wire [3:0] \wbuart_ins/rxfifo/r_last ;
wire [3:0] \wbuart_ins/rxfifo/r_next ;
wire \wbuart_ins/txfifo/n33_4 ;
wire \wbuart_ins/txfifo/n731_18 ;
wire \wbuart_ins/txfifo/n754_13 ;
wire \wbuart_ins/txfifo/n755_11 ;
wire \wbuart_ins/txfifo/n756_11 ;
wire \wbuart_ins/txfifo/n757_11 ;
wire \wbuart_ins/txfifo/n33_6 ;
wire \wbuart_ins/txfifo/n33_7 ;
wire \wbuart_ins/txfifo/n754_16 ;
wire \wbuart_ins/txfifo/n754_17 ;
wire \wbuart_ins/txfifo/n755_12 ;
wire \wbuart_ins/txfifo/n33_8 ;
wire \wbuart_ins/txfifo/n33_9 ;
wire \wbuart_ins/txfifo/n33_10 ;
wire \wbuart_ins/txfifo/n33_11 ;
wire \wbuart_ins/txfifo/n33_12 ;
wire \wbuart_ins/txfifo/n754_19 ;
wire \wbuart_ins/txfifo/n754_21 ;
wire \wbuart_ins/txfifo/n600_8 ;
wire \wbuart_ins/txfifo/r_empty_n_8 ;
wire \wbuart_ins/txfifo/will_underflow_10 ;
wire \wbuart_ins/txfifo/r_ovfl_7 ;
wire \wbuart_ins/txfifo/n974_5 ;
wire \wbuart_ins/txfifo/n731_21 ;
wire \wbuart_ins/txfifo/n695_6 ;
wire \wbuart_ins/txfifo/n1107_5 ;
wire \wbuart_ins/txfifo/n754_23 ;
wire \wbuart_ins/txfifo/will_underflow ;
wire \wbuart_ins/txfifo/n647_2 ;
wire \wbuart_ins/txfifo/n648_2 ;
wire \wbuart_ins/txfifo/n649_2 ;
wire \wbuart_ins/txfifo/n650_3 ;
wire \wbuart_ins/txfifo/n643_2 ;
wire \wbuart_ins/txfifo/n644_2 ;
wire \wbuart_ins/txfifo/n645_2 ;
wire \wbuart_ins/txfifo/n646_2 ;
wire \wbuart_ins/txfifo/n664_2 ;
wire \wbuart_ins/txfifo/n665_2 ;
wire \wbuart_ins/txfifo/n666_2 ;
wire \wbuart_ins/txfifo/n667_3 ;
wire \wbuart_ins/txfifo/n660_2 ;
wire \wbuart_ins/txfifo/n661_2 ;
wire \wbuart_ins/txfifo/n662_2 ;
wire \wbuart_ins/txfifo/n663_2 ;
wire \wbuart_ins/txfifo/n608_1 ;
wire \wbuart_ins/txfifo/n608_0_COUT ;
wire \wbuart_ins/txfifo/n607_1 ;
wire \wbuart_ins/txfifo/n607_0_COUT ;
wire \wbuart_ins/txfifo/n589_2 ;
wire \wbuart_ins/txfifo/n589_1_COUT ;
wire \wbuart_ins/txfifo/n590_2 ;
wire \wbuart_ins/txfifo/n590_1_COUT ;
wire \wbuart_ins/txfifo/n591_2 ;
wire \wbuart_ins/txfifo/n591_1_COUT ;
wire \wbuart_ins/txfifo/n592_2 ;
wire \wbuart_ins/txfifo/n592_1_COUT ;
wire \wbuart_ins/txfifo/n20_2 ;
wire \wbuart_ins/txfifo/n20_1_COUT ;
wire \wbuart_ins/txfifo/n596_2 ;
wire \wbuart_ins/txfifo/n596_1_COUT ;
wire \wbuart_ins/txfifo/n597_2 ;
wire \wbuart_ins/txfifo/n597_1_COUT ;
wire \wbuart_ins/txfifo/n598_2 ;
wire \wbuart_ins/txfifo/n598_1_COUT ;
wire \wbuart_ins/txfifo/n20_3 ;
wire \wbuart_ins/txfifo/n20_2_COUT ;
wire \wbuart_ins/txfifo/n596_3 ;
wire \wbuart_ins/txfifo/n596_2_COUT ;
wire \wbuart_ins/txfifo/n597_3 ;
wire \wbuart_ins/txfifo/n597_2_COUT ;
wire \wbuart_ins/txfifo/n598_4 ;
wire \wbuart_ins/txfifo/n720_2 ;
wire \wbuart_ins/txfifo/n589_3 ;
wire \wbuart_ins/txfifo/n589_2_COUT ;
wire \wbuart_ins/txfifo/n590_3 ;
wire \wbuart_ins/txfifo/n590_2_COUT ;
wire \wbuart_ins/txfifo/n591_3 ;
wire \wbuart_ins/txfifo/n591_2_COUT ;
wire \wbuart_ins/txfifo/n592_4 ;
wire \wbuart_ins/txfifo/n725_2 ;
wire \wbuart_ins/txfifo/w_first_plus_one_0_9 ;
wire \wbuart_ins/txfifo/n609_5 ;
wire [3:1] \wbuart_ins/txfifo/w_first_plus_one ;
wire [3:0] \wbuart_ins/txfifo/r_first ;
wire [3:0] \wbuart_ins/txfifo/r_last ;
wire [3:0] \wbuart_ins/txfifo/r_next ;
wire \wbuart_ins/tx/n700_4 ;
wire \wbuart_ins/tx/n701_4 ;
wire \wbuart_ins/tx/n702_4 ;
wire \wbuart_ins/tx/n703_4 ;
wire \wbuart_ins/tx/n704_4 ;
wire \wbuart_ins/tx/n705_4 ;
wire \wbuart_ins/tx/n706_4 ;
wire \wbuart_ins/tx/n254_5 ;
wire \wbuart_ins/tx/n502_3 ;
wire \wbuart_ins/tx/n503_3 ;
wire \wbuart_ins/tx/n504_3 ;
wire \wbuart_ins/tx/n505_3 ;
wire \wbuart_ins/tx/n506_3 ;
wire \wbuart_ins/tx/n509_3 ;
wire \wbuart_ins/tx/n510_3 ;
wire \wbuart_ins/tx/n511_3 ;
wire \wbuart_ins/tx/n512_3 ;
wire \wbuart_ins/tx/n514_3 ;
wire \wbuart_ins/tx/n515_3 ;
wire \wbuart_ins/tx/n516_3 ;
wire \wbuart_ins/tx/n517_3 ;
wire \wbuart_ins/tx/n518_3 ;
wire \wbuart_ins/tx/n519_3 ;
wire \wbuart_ins/tx/n520_3 ;
wire \wbuart_ins/tx/n523_3 ;
wire \wbuart_ins/tx/n526_3 ;
wire \wbuart_ins/tx/n528_3 ;
wire \wbuart_ins/tx/n530_3 ;
wire \wbuart_ins/tx/n596_3 ;
wire \wbuart_ins/tx/baud_counter_0_8 ;
wire \wbuart_ins/tx/baud_counter_2_8 ;
wire \wbuart_ins/tx/baud_counter_7_8 ;
wire \wbuart_ins/tx/ck_cts_8 ;
wire \wbuart_ins/tx/lcl_data_0_10 ;
wire \wbuart_ins/tx/calc_parity_8 ;
wire \wbuart_ins/tx/n202_5 ;
wire \wbuart_ins/tx/n235_5 ;
wire \wbuart_ins/tx/n109_6 ;
wire \wbuart_ins/tx/n108_6 ;
wire \wbuart_ins/tx/state_3_9 ;
wire \wbuart_ins/tx/n203_7 ;
wire \wbuart_ins/tx/n209_8 ;
wire \wbuart_ins/tx/n204_7 ;
wire \wbuart_ins/tx/n205_7 ;
wire \wbuart_ins/tx/n206_7 ;
wire \wbuart_ins/tx/n207_7 ;
wire \wbuart_ins/tx/n208_7 ;
wire \wbuart_ins/tx/n209_7 ;
wire \wbuart_ins/tx/n695_4 ;
wire \wbuart_ins/tx/n254_6 ;
wire \wbuart_ins/tx/n502_5 ;
wire \wbuart_ins/tx/n503_4 ;
wire \wbuart_ins/tx/n504_4 ;
wire \wbuart_ins/tx/n505_4 ;
wire \wbuart_ins/tx/n506_4 ;
wire \wbuart_ins/tx/n506_6 ;
wire \wbuart_ins/tx/n506_7 ;
wire \wbuart_ins/tx/n507_4 ;
wire \wbuart_ins/tx/n507_5 ;
wire \wbuart_ins/tx/n508_4 ;
wire \wbuart_ins/tx/n509_4 ;
wire \wbuart_ins/tx/n509_5 ;
wire \wbuart_ins/tx/n509_6 ;
wire \wbuart_ins/tx/n510_5 ;
wire \wbuart_ins/tx/n510_6 ;
wire \wbuart_ins/tx/n511_4 ;
wire \wbuart_ins/tx/n511_5 ;
wire \wbuart_ins/tx/n512_4 ;
wire \wbuart_ins/tx/n512_5 ;
wire \wbuart_ins/tx/n513_4 ;
wire \wbuart_ins/tx/n513_5 ;
wire \wbuart_ins/tx/n514_4 ;
wire \wbuart_ins/tx/n514_5 ;
wire \wbuart_ins/tx/n514_6 ;
wire \wbuart_ins/tx/n515_4 ;
wire \wbuart_ins/tx/n515_5 ;
wire \wbuart_ins/tx/n516_4 ;
wire \wbuart_ins/tx/n516_5 ;
wire \wbuart_ins/tx/n517_4 ;
wire \wbuart_ins/tx/n518_4 ;
wire \wbuart_ins/tx/n518_5 ;
wire \wbuart_ins/tx/n519_4 ;
wire \wbuart_ins/tx/n519_5_5 ;
wire \wbuart_ins/tx/n520_4 ;
wire \wbuart_ins/tx/n520_5 ;
wire \wbuart_ins/tx/n523_4 ;
wire \wbuart_ins/tx/n524_4 ;
wire \wbuart_ins/tx/n524_5 ;
wire \wbuart_ins/tx/n526_4 ;
wire \wbuart_ins/tx/n526_5 ;
wire \wbuart_ins/tx/n528_4 ;
wire \wbuart_ins/tx/n530_4 ;
wire \wbuart_ins/tx/n596_4 ;
wire \wbuart_ins/tx/baud_counter_0_9 ;
wire \wbuart_ins/tx/baud_counter_2_9 ;
wire \wbuart_ins/tx/baud_counter_2_10 ;
wire \wbuart_ins/tx/baud_counter_4_9 ;
wire \wbuart_ins/tx/baud_counter_4_10 ;
wire \wbuart_ins/tx/baud_counter_7_9 ;
wire \wbuart_ins/tx/baud_counter_7_10 ;
wire \wbuart_ins/tx/baud_counter_8_9 ;
wire \wbuart_ins/tx/baud_counter_8_10 ;
wire \wbuart_ins/tx/calc_parity_9 ;
wire \wbuart_ins/tx/n202_6 ;
wire \wbuart_ins/tx/n235_6 ;
wire \wbuart_ins/tx/n109_7 ;
wire \wbuart_ins/tx/n108_7 ;
wire \wbuart_ins/tx/n108_8 ;
wire \wbuart_ins/tx/n86_7 ;
wire \wbuart_ins/tx/n86_8 ;
wire \wbuart_ins/tx/state_3_10 ;
wire \wbuart_ins/tx/n254_7 ;
wire \wbuart_ins/tx/n502_7 ;
wire \wbuart_ins/tx/n502_8 ;
wire \wbuart_ins/tx/n505_6 ;
wire \wbuart_ins/tx/n506_8 ;
wire \wbuart_ins/tx/n507_6 ;
wire \wbuart_ins/tx/n507_7 ;
wire \wbuart_ins/tx/n508_6 ;
wire \wbuart_ins/tx/n508_7 ;
wire \wbuart_ins/tx/n509_7 ;
wire \wbuart_ins/tx/n509_8 ;
wire \wbuart_ins/tx/n510_7 ;
wire \wbuart_ins/tx/n511_6 ;
wire \wbuart_ins/tx/n511_7 ;
wire \wbuart_ins/tx/n512_7 ;
wire \wbuart_ins/tx/n512_8 ;
wire \wbuart_ins/tx/n513_6 ;
wire \wbuart_ins/tx/n514_7 ;
wire \wbuart_ins/tx/n514_8 ;
wire \wbuart_ins/tx/n514_9 ;
wire \wbuart_ins/tx/n515_6 ;
wire \wbuart_ins/tx/n516_6 ;
wire \wbuart_ins/tx/n516_7 ;
wire \wbuart_ins/tx/n517_6 ;
wire \wbuart_ins/tx/n517_7 ;
wire \wbuart_ins/tx/n517_8 ;
wire \wbuart_ins/tx/n517_9 ;
wire \wbuart_ins/tx/n518_6 ;
wire \wbuart_ins/tx/n518_7 ;
wire \wbuart_ins/tx/n519_7 ;
wire \wbuart_ins/tx/n520_6 ;
wire \wbuart_ins/tx/n520_7 ;
wire \wbuart_ins/tx/n520_8 ;
wire \wbuart_ins/tx/n523_6 ;
wire \wbuart_ins/tx/n523_7 ;
wire \wbuart_ins/tx/n523_8 ;
wire \wbuart_ins/tx/n524_6 ;
wire \wbuart_ins/tx/n524_7 ;
wire \wbuart_ins/tx/n526_6 ;
wire \wbuart_ins/tx/n526_7 ;
wire \wbuart_ins/tx/n528_6 ;
wire \wbuart_ins/tx/n530_5 ;
wire \wbuart_ins/tx/n530_6 ;
wire \wbuart_ins/tx/baud_counter_0_10 ;
wire \wbuart_ins/tx/baud_counter_2_11 ;
wire \wbuart_ins/tx/baud_counter_2_12 ;
wire \wbuart_ins/tx/baud_counter_4_11 ;
wire \wbuart_ins/tx/baud_counter_4_12 ;
wire \wbuart_ins/tx/baud_counter_7_12 ;
wire \wbuart_ins/tx/baud_counter_8_11 ;
wire \wbuart_ins/tx/baud_counter_8_12 ;
wire \wbuart_ins/tx/n109_8 ;
wire \wbuart_ins/tx/n86_9 ;
wire \wbuart_ins/tx/n505_7 ;
wire \wbuart_ins/tx/n506_11 ;
wire \wbuart_ins/tx/n509_9 ;
wire \wbuart_ins/tx/n513_8 ;
wire \wbuart_ins/tx/n514_10 ;
wire \wbuart_ins/tx/n514_11 ;
wire \wbuart_ins/tx/n520_10 ;
wire \wbuart_ins/tx/n524_8 ;
wire \wbuart_ins/tx/n530_7 ;
wire \wbuart_ins/tx/n510_9 ;
wire \wbuart_ins/tx/n505_9 ;
wire \wbuart_ins/tx/n502_10 ;
wire \wbuart_ins/tx/n506_13 ;
wire \wbuart_ins/tx/n508_9 ;
wire \wbuart_ins/tx/n86_11 ;
wire \wbuart_ins/tx/n520_12 ;
wire \wbuart_ins/tx/n523_10 ;
wire \wbuart_ins/tx/n70_11 ;
wire \wbuart_ins/tx/n502_12 ;
wire \wbuart_ins/tx/baud_counter_8_14 ;
wire \wbuart_ins/tx/baud_counter_4_14 ;
wire \wbuart_ins/tx/n524_10 ;
wire \wbuart_ins/tx/n513_10 ;
wire \wbuart_ins/tx/n508_11 ;
wire \wbuart_ins/tx/n507_9 ;
wire \wbuart_ins/tx/baud_counter_7_14 ;
wire \wbuart_ins/tx/n528_8 ;
wire \wbuart_ins/tx/n519_9 ;
wire \wbuart_ins/tx/n512_10 ;
wire \wbuart_ins/tx/n506_15 ;
wire \wbuart_ins/tx/o_uart_tx_7 ;
wire \wbuart_ins/tx/state_2_7 ;
wire \wbuart_ins/tx/n695_6 ;
wire \wbuart_ins/tx/n517_11 ;
wire \wbuart_ins/tx/n513_12 ;
wire \wbuart_ins/tx/zero_baud_counter ;
wire \wbuart_ins/tx/last_state ;
wire \wbuart_ins/tx/q_cts_n ;
wire \wbuart_ins/tx/ck_cts ;
wire \wbuart_ins/tx/qq_cts_n ;
wire \wbuart_ins/tx/calc_parity ;
wire \wbuart_ins/tx/n203_5 ;
wire \wbuart_ins/tx/n204_5 ;
wire \wbuart_ins/tx/n205_5 ;
wire \wbuart_ins/tx/n206_5 ;
wire \wbuart_ins/tx/n207_5 ;
wire \wbuart_ins/tx/n208_5 ;
wire \wbuart_ins/tx/n209_5 ;
wire \wbuart_ins/tx/n125_5 ;
wire \wbuart_ins/tx/r_setup_30_7 ;
wire [3:0] \wbuart_ins/tx/state ;
wire [30:0] \wbuart_ins/tx/r_setup ;
wire [27:0] \wbuart_ins/tx/baud_counter ;
wire [7:0] \wbuart_ins/tx/lcl_data ;
wire \wbgpio_ins/n109_13 ;
wire \wbgpio_ins/n109_14 ;
wire \wbgpio_ins/n1076_3 ;
wire \wbgpio_ins/n1107_3 ;
wire \wbgpio_ins/n1139_3 ;
wire \wbgpio_ins/n110_16 ;
wire \wbgpio_ins/n111_16 ;
wire \wbgpio_ins/n112_16 ;
wire \wbgpio_ins/n113_16 ;
wire \wbgpio_ins/n114_16 ;
wire \wbgpio_ins/n115_16 ;
wire \wbgpio_ins/n116_16 ;
wire \wbgpio_ins/n117_16 ;
wire \wbgpio_ins/n118_16 ;
wire \wbgpio_ins/n119_16 ;
wire \wbgpio_ins/n120_16 ;
wire \wbgpio_ins/n121_16 ;
wire \wbgpio_ins/n122_16 ;
wire \wbgpio_ins/n123_16 ;
wire \wbgpio_ins/n124_16 ;
wire \wbgpio_ins/n125_16 ;
wire \wbgpio_ins/n126_16 ;
wire \wbgpio_ins/n127_16 ;
wire \wbgpio_ins/n128_16 ;
wire \wbgpio_ins/n129_16 ;
wire \wbgpio_ins/n130_16 ;
wire \wbgpio_ins/n131_16 ;
wire \wbgpio_ins/n132_16 ;
wire \wbgpio_ins/n133_16 ;
wire \wbgpio_ins/n134_16 ;
wire \wbgpio_ins/n135_16 ;
wire \wbgpio_ins/n136_16 ;
wire \wbgpio_ins/n137_16 ;
wire \wbgpio_ins/n138_16 ;
wire \wbgpio_ins/n139_16 ;
wire \wbgpio_ins/n140_16 ;
wire \wbgpio_ins/n109_18 ;
wire \wbgpio_ins/n1171_4 ;
wire \wbgpio_ins/n110_17 ;
wire \wbgpio_ins/n110_18 ;
wire \wbgpio_ins/n111_17 ;
wire \wbgpio_ins/n111_18 ;
wire \wbgpio_ins/n112_17 ;
wire \wbgpio_ins/n112_18 ;
wire \wbgpio_ins/n113_17 ;
wire \wbgpio_ins/n113_18 ;
wire \wbgpio_ins/n114_17 ;
wire \wbgpio_ins/n114_18 ;
wire \wbgpio_ins/n115_17 ;
wire \wbgpio_ins/n115_18 ;
wire \wbgpio_ins/n116_17 ;
wire \wbgpio_ins/n116_18 ;
wire \wbgpio_ins/n117_17 ;
wire \wbgpio_ins/n117_18 ;
wire \wbgpio_ins/n118_17 ;
wire \wbgpio_ins/n118_18 ;
wire \wbgpio_ins/n119_17 ;
wire \wbgpio_ins/n119_18 ;
wire \wbgpio_ins/n120_17 ;
wire \wbgpio_ins/n120_18 ;
wire \wbgpio_ins/n121_17 ;
wire \wbgpio_ins/n121_18 ;
wire \wbgpio_ins/n122_17 ;
wire \wbgpio_ins/n122_18 ;
wire \wbgpio_ins/n123_17 ;
wire \wbgpio_ins/n123_18 ;
wire \wbgpio_ins/n124_17 ;
wire \wbgpio_ins/n124_18 ;
wire \wbgpio_ins/n125_17 ;
wire \wbgpio_ins/n125_18 ;
wire \wbgpio_ins/n126_17 ;
wire \wbgpio_ins/n126_18 ;
wire \wbgpio_ins/n127_17 ;
wire \wbgpio_ins/n127_18 ;
wire \wbgpio_ins/n128_17 ;
wire \wbgpio_ins/n128_18 ;
wire \wbgpio_ins/n129_17 ;
wire \wbgpio_ins/n129_18 ;
wire \wbgpio_ins/n130_17 ;
wire \wbgpio_ins/n130_18 ;
wire \wbgpio_ins/n131_17 ;
wire \wbgpio_ins/n131_18 ;
wire \wbgpio_ins/n132_17 ;
wire \wbgpio_ins/n132_18 ;
wire \wbgpio_ins/n133_17 ;
wire \wbgpio_ins/n133_18 ;
wire \wbgpio_ins/n134_17 ;
wire \wbgpio_ins/n134_18 ;
wire \wbgpio_ins/n135_17 ;
wire \wbgpio_ins/n135_18 ;
wire \wbgpio_ins/n136_17 ;
wire \wbgpio_ins/n136_18 ;
wire \wbgpio_ins/n137_17 ;
wire \wbgpio_ins/n137_18 ;
wire \wbgpio_ins/n138_17 ;
wire \wbgpio_ins/n138_18 ;
wire \wbgpio_ins/n139_17 ;
wire \wbgpio_ins/n139_18 ;
wire \wbgpio_ins/n140_17 ;
wire \wbgpio_ins/n140_18 ;
wire \wbgpio_ins/n1076_7 ;
wire \wbgpio_ins/n1076_9 ;
wire \wbgpio_ins/n1139_6 ;
wire \wbgpio_ins/wb_dat_o_31_7 ;
wire \wbgpio_ins/n1171_6 ;
wire [31:0] \wbgpio_ins/cfg_r ;
wire [31:0] \wbgpio_ins/ie_r ;
wire [31:0] \wbgpio_ins/dir_r ;
wire [30:0] \wbgpio_ins/in_r ;
wire \u_dm/n403_3 ;
wire \u_dm/n433_3 ;
wire \u_dm/n434_3 ;
wire \u_dm/dtm_wr_hartid_ena ;
wire \u_dm/n334_4 ;
wire \u_dm/n403_4 ;
wire \u_dm/dtm_resp_bits_data_5_4 ;
wire \u_dm/dtm_resp_bits_data_0_4 ;
wire \u_dm/dtm_resp_bits_data_0_5 ;
wire \u_dm/wr_cleardebint_ena_5 ;
wire \u_dm/dm_haltnot_ena_4 ;
wire \u_dm/n334_5 ;
wire \u_dm/dm_haltnot_ena_6 ;
wire \u_dm/wr_cleardebint_ena_8 ;
wire \u_dm/wr_sethaltnot_ena ;
wire \u_dm/wr_cleardebint_ena ;
wire \u_dm/ram_addr_2_6 ;
wire \u_dm/n433_6 ;
wire \u_dm/n364_5 ;
wire \u_dm/n363_5 ;
wire \u_dm/n362_5 ;
wire \u_dm/n361_5 ;
wire \u_dm/n360_5 ;
wire \u_dm/n359_5 ;
wire \u_dm/n358_5 ;
wire \u_dm/n357_5 ;
wire \u_dm/n356_5 ;
wire \u_dm/n355_5 ;
wire \u_dm/n354_5 ;
wire \u_dm/n353_5 ;
wire \u_dm/n352_5 ;
wire \u_dm/n351_5 ;
wire \u_dm/n350_5 ;
wire \u_dm/n349_5 ;
wire \u_dm/n348_5 ;
wire \u_dm/n347_5 ;
wire \u_dm/n346_5 ;
wire \u_dm/n343_5 ;
wire \u_dm/n342_5 ;
wire \u_dm/n341_5 ;
wire \u_dm/n340_5 ;
wire \u_dm/n339_5 ;
wire \u_dm/n337_5 ;
wire \u_dm/n336_5 ;
wire \u_dm/n334_7 ;
wire \u_dm/dm_haltnot_nxt ;
wire \u_dm/dm_haltnot_ena ;
wire \u_dm/dm_debint_ena_7 ;
wire \u_dm/dm_debint_nxt_10 ;
wire \u_dm/dtm_req_valid ;
wire \u_dm/dtm_resp_ready ;
wire \u_dm/dm_haltnot_r ;
wire \u_dm/n6_6 ;
wire \u_dm/vld_set ;
wire \u_dm/vld_set_5 ;
wire \u_dm/dtm_resp_valid ;
wire \u_dm/i_dtm_req_valid ;
wire \u_dm/dtm_req_ready ;
wire \u_dm/jtag_reset_4 ;
wire [12:0] \u_dm/dtm_resp_bits_data ;
wire [2:0] \u_dm/ram_addr ;
wire [31:0] \u_dm/ram_wdat_Z ;
wire [40:0] \u_dm/dtm_req_bits ;
wire [0:0] \u_dm/dm_hartid_r ;
wire [35:2] \u_dm/dtm_resp_bits ;
wire [40:0] \u_dm/i_dtm_req_bits ;
wire [0:0] \u_dm/reset_n_catch_reg_io_q ;
wire \u_dm/u_s_jtag_dtm/n680_3 ;
wire \u_dm/u_s_jtag_dtm/n250_31 ;
wire \u_dm/u_s_jtag_dtm/n251_29 ;
wire \u_dm/u_s_jtag_dtm/n252_41 ;
wire \u_dm/u_s_jtag_dtm/n252_43 ;
wire \u_dm/u_s_jtag_dtm/n253_22 ;
wire \u_dm/u_s_jtag_dtm/dbusReg_40_6 ;
wire \u_dm/u_s_jtag_dtm/irReg_4_10 ;
wire \u_dm/u_s_jtag_dtm/dbusValidReg_8 ;
wire \u_dm/u_s_jtag_dtm/n591_12 ;
wire \u_dm/u_s_jtag_dtm/skipOpReg_6 ;
wire \u_dm/u_s_jtag_dtm/n591_14 ;
wire \u_dm/u_s_jtag_dtm/n593_13 ;
wire \u_dm/u_s_jtag_dtm/n595_13 ;
wire \u_dm/u_s_jtag_dtm/n520_15 ;
wire \u_dm/u_s_jtag_dtm/n522_13 ;
wire \u_dm/u_s_jtag_dtm/n524_13 ;
wire \u_dm/u_s_jtag_dtm/n526_13 ;
wire \u_dm/u_s_jtag_dtm/n528_13 ;
wire \u_dm/u_s_jtag_dtm/n530_13 ;
wire \u_dm/u_s_jtag_dtm/n532_13 ;
wire \u_dm/u_s_jtag_dtm/n534_13 ;
wire \u_dm/u_s_jtag_dtm/n536_13 ;
wire \u_dm/u_s_jtag_dtm/n538_13 ;
wire \u_dm/u_s_jtag_dtm/n540_13 ;
wire \u_dm/u_s_jtag_dtm/n542_13 ;
wire \u_dm/u_s_jtag_dtm/n544_13 ;
wire \u_dm/u_s_jtag_dtm/n546_13 ;
wire \u_dm/u_s_jtag_dtm/n548_13 ;
wire \u_dm/u_s_jtag_dtm/n550_13 ;
wire \u_dm/u_s_jtag_dtm/n552_13 ;
wire \u_dm/u_s_jtag_dtm/n554_13 ;
wire \u_dm/u_s_jtag_dtm/n556_13 ;
wire \u_dm/u_s_jtag_dtm/n558_13 ;
wire \u_dm/u_s_jtag_dtm/n560_13 ;
wire \u_dm/u_s_jtag_dtm/n562_13 ;
wire \u_dm/u_s_jtag_dtm/n564_13 ;
wire \u_dm/u_s_jtag_dtm/n566_13 ;
wire \u_dm/u_s_jtag_dtm/n568_13 ;
wire \u_dm/u_s_jtag_dtm/n570_13 ;
wire \u_dm/u_s_jtag_dtm/n572_13 ;
wire \u_dm/u_s_jtag_dtm/n574_13 ;
wire \u_dm/u_s_jtag_dtm/n576_13 ;
wire \u_dm/u_s_jtag_dtm/n578_13 ;
wire \u_dm/u_s_jtag_dtm/n580_13 ;
wire \u_dm/u_s_jtag_dtm/n582_13 ;
wire \u_dm/u_s_jtag_dtm/n584_13 ;
wire \u_dm/u_s_jtag_dtm/n586_13 ;
wire \u_dm/u_s_jtag_dtm/n588_13 ;
wire \u_dm/u_s_jtag_dtm/n590_13 ;
wire \u_dm/u_s_jtag_dtm/n648_5 ;
wire \u_dm/u_s_jtag_dtm/n647_5 ;
wire \u_dm/u_s_jtag_dtm/n646_5 ;
wire \u_dm/u_s_jtag_dtm/n645_5 ;
wire \u_dm/u_s_jtag_dtm/n927_5 ;
wire \u_dm/u_s_jtag_dtm/n649_5 ;
wire \u_dm/u_s_jtag_dtm/jtagStateReg_1_8 ;
wire \u_dm/u_s_jtag_dtm/n252_45 ;
wire \u_dm/u_s_jtag_dtm/n252_47 ;
wire \u_dm/u_s_jtag_dtm/n680_4 ;
wire \u_dm/u_s_jtag_dtm/n680_5 ;
wire \u_dm/u_s_jtag_dtm/n680_7 ;
wire \u_dm/u_s_jtag_dtm/n250_32 ;
wire \u_dm/u_s_jtag_dtm/n250_33 ;
wire \u_dm/u_s_jtag_dtm/n251_30 ;
wire \u_dm/u_s_jtag_dtm/n251_31 ;
wire \u_dm/u_s_jtag_dtm/n252_48 ;
wire \u_dm/u_s_jtag_dtm/n253_23 ;
wire \u_dm/u_s_jtag_dtm/n591_15 ;
wire \u_dm/u_s_jtag_dtm/n591_16 ;
wire \u_dm/u_s_jtag_dtm/n591_17 ;
wire \u_dm/u_s_jtag_dtm/n592_14 ;
wire \u_dm/u_s_jtag_dtm/n592_15 ;
wire \u_dm/u_s_jtag_dtm/n594_14 ;
wire \u_dm/u_s_jtag_dtm/n595_14 ;
wire \u_dm/u_s_jtag_dtm/n595_15 ;
wire \u_dm/u_s_jtag_dtm/n677_10 ;
wire \u_dm/u_s_jtag_dtm/n538_14 ;
wire \u_dm/u_s_jtag_dtm/n538_15 ;
wire \u_dm/u_s_jtag_dtm/n544_14 ;
wire \u_dm/u_s_jtag_dtm/n544_15 ;
wire \u_dm/u_s_jtag_dtm/n576_14 ;
wire \u_dm/u_s_jtag_dtm/n578_14 ;
wire \u_dm/u_s_jtag_dtm/n580_14 ;
wire \u_dm/u_s_jtag_dtm/n584_14 ;
wire \u_dm/u_s_jtag_dtm/n588_14 ;
wire \u_dm/u_s_jtag_dtm/n680_8 ;
wire \u_dm/u_s_jtag_dtm/n251_32 ;
wire \u_dm/u_s_jtag_dtm/n591_18 ;
wire \u_dm/u_s_jtag_dtm/n595_16 ;
wire \u_dm/u_s_jtag_dtm/n576_15 ;
wire \u_dm/u_s_jtag_dtm/n540_16 ;
wire \u_dm/u_s_jtag_dtm/n648_8 ;
wire \u_dm/u_s_jtag_dtm/n704_5 ;
wire \u_dm/u_s_jtag_dtm/n927_8 ;
wire \u_dm/u_s_jtag_dtm/n680_10 ;
wire \u_dm/u_s_jtag_dtm/busyReg_10 ;
wire \u_dm/u_s_jtag_dtm/n384_14 ;
wire \u_dm/u_s_jtag_dtm/n677_12 ;
wire \u_dm/u_s_jtag_dtm/n520_18 ;
wire \u_dm/u_s_jtag_dtm/n594_16 ;
wire \u_dm/u_s_jtag_dtm/n592_17 ;
wire \u_dm/u_s_jtag_dtm/skipOpReg ;
wire \u_dm/u_s_jtag_dtm/busyReg ;
wire \u_dm/u_s_jtag_dtm/stickyBusyReg ;
wire \u_dm/u_s_jtag_dtm/dbusValidReg ;
wire \u_dm/u_s_jtag_dtm/n252_39 ;
wire \u_dm/u_s_jtag_dtm/vld_set_4 ;
wire \u_dm/u_s_jtag_dtm/i_dtm_resp_valid ;
wire [3:0] \u_dm/u_s_jtag_dtm/jtagStateReg ;
wire [40:0] \u_dm/u_s_jtag_dtm/dbusReg ;
wire [40:0] \u_dm/u_s_jtag_dtm/shiftReg ;
wire [4:0] \u_dm/u_s_jtag_dtm/irReg ;
wire [35:2] \u_dm/u_s_jtag_dtm/i_dtm_resp_bits ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_6 ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_r ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_r ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync ;
wire [0:0] \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_dat[0] ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_6 ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_6 ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_r ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync ;
wire [0:0] \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_dat[0] ;
wire \u_dm/u_s_debug_ram/ram_dout_31_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_32 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_32 ;
wire \u_dm/u_s_debug_ram/ram_wen_0_5 ;
wire \u_dm/u_s_debug_ram/ram_wen_0_6 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_36 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_36 ;
wire \u_dm/u_s_debug_ram/ram_wen_4_6 ;
wire \u_dm/u_s_debug_ram/ram_wen_0_8 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_28 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_28 ;
wire [6:0] \u_dm/u_s_debug_ram/ram_wen ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[0] ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[1] ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[2] ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[3] ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[4] ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[5] ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[6] ;
wire \u_dm/u_s_debug_csr/dpc_ena ;
wire [31:1] \u_dm/u_s_debug_csr/dpc_nxt ;
wire \u_dm/u_dm2dtm_cdc_tx/vld_nxt_6 ;
wire \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_6 ;
wire \u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_r ;
wire \u_dm/u_dm2dtm_cdc_tx/nrdy_r ;
wire \u_dm/u_dm2dtm_cdc_tx/o_rdy_sync ;
wire [0:0] \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_dat[0] ;
wire \u_dm/u_dm2dtm_cdc_rx/i_rdy_set ;
wire \u_dm/u_dm2dtm_cdc_rx/buf_vld_ena ;
wire \u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt ;
wire \u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_6 ;
wire \u_dm/u_dm2dtm_cdc_rx/i_vld_sync_r ;
wire \u_dm/u_dm2dtm_cdc_rx/i_vld_sync ;
wire [0:0] \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_dat[0] ;
wire [0:0] \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg_io_q ;
wire [1:1] \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reset_n_catch_reg_io_q_0 ;
wire [2:2] \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reset_n_catch_reg_io_q_1 ;
wire [1:1] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_0 ;
wire [2:2] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_1 ;
wire [3:3] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_2 ;
wire [4:4] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_3 ;
wire [5:5] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_4 ;
wire [6:6] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_5 ;
wire [7:7] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_6 ;
wire [8:8] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_7 ;
wire [9:9] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_8 ;
wire [10:10] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_9 ;
wire [11:11] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_10 ;
wire [12:12] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_11 ;
wire [13:13] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_12 ;
wire [14:14] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_13 ;
wire [15:15] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_14 ;
wire [16:16] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_15 ;
wire [17:17] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_16 ;
wire [18:18] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_17 ;
wire [19:19] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_18 ;
wire \wb_intercon/wbm_dat_i_30_3 ;
wire \wb_intercon/wbm_dat_i_30_4 ;
wire \wb_intercon/wbm_dat_i_29_4 ;
wire \wb_intercon/wbm_dat_i_28_3 ;
wire \wb_intercon/wbm_dat_i_28_4 ;
wire \wb_intercon/wbm_dat_i_27_3 ;
wire \wb_intercon/wbm_dat_i_27_4 ;
wire \wb_intercon/wbm_dat_i_26_3 ;
wire \wb_intercon/wbm_dat_i_25_3 ;
wire \wb_intercon/wbm_dat_i_24_3 ;
wire \wb_intercon/wbm_dat_i_23_3 ;
wire \wb_intercon/wbm_dat_i_22_3 ;
wire \wb_intercon/wbm_dat_i_21_3 ;
wire \wb_intercon/wbm_dat_i_20_3 ;
wire \wb_intercon/wbm_dat_i_19_3 ;
wire \wb_intercon/wbm_dat_i_18_3 ;
wire \wb_intercon/wbm_dat_i_17_3 ;
wire \wb_intercon/wbm_dat_i_17_4 ;
wire \wb_intercon/wbm_dat_i_16_3 ;
wire \wb_intercon/wbm_dat_i_15_3 ;
wire \wb_intercon/wbm_dat_i_15_4 ;
wire \wb_intercon/wbm_dat_i_14_3 ;
wire \wb_intercon/wbm_dat_i_14_4 ;
wire \wb_intercon/wbm_dat_i_13_3 ;
wire \wb_intercon/wbm_dat_i_13_4 ;
wire \wb_intercon/wbm_dat_i_12_3 ;
wire \wb_intercon/wbm_dat_i_12_4 ;
wire \wb_intercon/wbm_dat_i_11_3 ;
wire \wb_intercon/wbm_dat_i_11_4 ;
wire \wb_intercon/wbm_dat_i_10_3 ;
wire \wb_intercon/wbm_dat_i_9_3 ;
wire \wb_intercon/wbm_dat_i_9_4 ;
wire \wb_intercon/wbm_dat_i_8_3 ;
wire \wb_intercon/wbm_dat_i_8_4 ;
wire \wb_intercon/wbm_dat_i_7_3 ;
wire \wb_intercon/wbm_dat_i_7_4 ;
wire \wb_intercon/wbm_dat_i_6_3 ;
wire \wb_intercon/wbm_dat_i_6_4 ;
wire \wb_intercon/wbm_dat_i_5_3 ;
wire \wb_intercon/wbm_dat_i_5_4 ;
wire \wb_intercon/wbm_dat_i_4_3 ;
wire \wb_intercon/wbm_dat_i_3_3 ;
wire \wb_intercon/wbm_dat_i_3_4 ;
wire \wb_intercon/wbm_dat_i_2_3 ;
wire \wb_intercon/wbm_dat_i_2_4 ;
wire \wb_intercon/wbm_dat_i_1_3 ;
wire \wb_intercon/wbm_dat_i_1_4 ;
wire \wb_intercon/wbm_dat_i_0_3 ;
wire \wb_intercon/wbm_dat_i_31_4 ;
wire \wb_intercon/wbm_dat_i_30_5 ;
wire \wb_intercon/wbm_dat_i_29_5 ;
wire \wb_intercon/wbm_dat_i_29_6 ;
wire \wb_intercon/wbm_dat_i_29_7 ;
wire \wb_intercon/wbm_dat_i_27_5 ;
wire \wb_intercon/wbm_dat_i_26_4 ;
wire \wb_intercon/wbm_dat_i_26_5 ;
wire \wb_intercon/wbm_dat_i_25_4 ;
wire \wb_intercon/wbm_dat_i_25_5 ;
wire \wb_intercon/wbm_dat_i_24_4 ;
wire \wb_intercon/wbm_dat_i_24_5 ;
wire \wb_intercon/wbm_dat_i_23_4 ;
wire \wb_intercon/wbm_dat_i_23_5 ;
wire \wb_intercon/wbm_dat_i_22_4 ;
wire \wb_intercon/wbm_dat_i_22_5 ;
wire \wb_intercon/wbm_dat_i_21_4 ;
wire \wb_intercon/wbm_dat_i_21_5 ;
wire \wb_intercon/wbm_dat_i_20_4 ;
wire \wb_intercon/wbm_dat_i_20_5 ;
wire \wb_intercon/wbm_dat_i_19_4 ;
wire \wb_intercon/wbm_dat_i_19_5 ;
wire \wb_intercon/wbm_dat_i_18_4 ;
wire \wb_intercon/wbm_dat_i_18_5 ;
wire \wb_intercon/wbm_dat_i_16_4 ;
wire \wb_intercon/wbm_dat_i_16_5 ;
wire \wb_intercon/wbm_dat_i_15_5 ;
wire \wb_intercon/wbm_dat_i_14_5 ;
wire \wb_intercon/wbm_dat_i_11_5 ;
wire \wb_intercon/wbm_dat_i_10_4 ;
wire \wb_intercon/wbm_dat_i_10_5 ;
wire \wb_intercon/wbm_dat_i_6_5 ;
wire \wb_intercon/wbm_dat_i_4_4 ;
wire \wb_intercon/wbm_dat_i_4_5 ;
wire \wb_intercon/wbm_dat_i_3_5 ;
wire \wb_intercon/wbm_dat_i_0_4 ;
wire \wb_intercon/wbm_dat_i_0_5 ;
wire \wb_intercon/advspireg_wb_we_i_6 ;
wire \wb_intercon/advspireg_wb_we_i_7 ;
wire \wb_intercon/advspireg_wb_we_i_8 ;
wire \wb_intercon/advspireg_wb_we_i_9 ;
wire \wb_intercon/wbm_dat_i_28_7 ;
wire \wb_intercon/wbm_dat_i_31_6 ;
wire \u_dualportspi/n303_6 ;
wire \u_dualportspi/n303_8 ;
wire \u_dualportspi/n509_5 ;
wire \u_dualportspi/ahb_ns_0_21 ;
wire \u_dualportspi/wr_rd_same_d1 ;
wire \u_dualportspi/hready_r ;
wire \u_dualportspi/arb_rxf_rd_Z_5 ;
wire [31:0] \u_dualportspi/ds1_hwdata ;
wire [1:0] \u_dualportspi/spi_oe_r ;
wire \u_dualportspi/wb2ahb_1/n301_6 ;
wire \u_dualportspi/wb2ahb_1/n74_5 ;
wire \u_dualportspi/wb2ahb_0/n74_7 ;
wire \u_dualportspi/u_atcspi/arb_mem_idle_regclk ;
wire \u_dualportspi/u_atcspi/mem_clr_cs_r_1_9 ;
wire \u_dualportspi/u_atcspi/reg_wr_a_r ;
wire \u_dualportspi/u_atcspi/hwrite_r ;
wire \u_dualportspi/u_atcspi/wr_rd_same_8 ;
wire \u_dualportspi/u_atcspi/wr_rd_same_11 ;
wire \u_dualportspi/u_atcspi/n17_13 ;
wire \u_dualportspi/u_atcspi/reg_rd_a_Z ;
wire \u_dualportspi/u_atcspi/wr_rd_same_13 ;
wire \u_dualportspi/u_atcspi/spi_3line_Z ;
wire \u_dualportspi/u_atcspi/spi_lsb_Z ;
wire \u_dualportspi/u_atcspi/reg_req_r ;
wire \u_dualportspi/u_atcspi/mem_cmd_chg_Z ;
wire \u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z ;
wire \u_dualportspi/u_atcspi/n681_10 ;
wire \u_dualportspi/u_atcspi/n679_16 ;
wire \u_dualportspi/u_atcspi/reg_reg_ctrl_wr ;
wire \u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z_6 ;
wire \u_dualportspi/u_atcspi/reg_reg_tra_ctrl_wr_7 ;
wire \u_dualportspi/u_atcspi/spi_trans_end_int_r_16 ;
wire \u_dualportspi/u_atcspi/reg_txf_clr_regclk_Z_5 ;
wire \u_dualportspi/u_atcspi/arb_req_sysclk_Z ;
wire \u_dualportspi/u_atcspi/n72_3 ;
wire \u_dualportspi/u_atcspi/arb_rxf_rd_Z ;
wire \u_dualportspi/u_atcspi/arb_rxf_clr_Z ;
wire \u_dualportspi/u_atcspi/n92_5 ;
wire \u_dualportspi/u_atcspi/arb_rxf_clr_Z_3 ;
wire \u_dualportspi/u_atcspi/mem_cmd_chg_window_Z ;
wire \u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ;
wire \u_dualportspi/u_atcspi/arb_rxf_rd_Z_10 ;
wire \u_dualportspi/u_atcspi/arb_rxf_rd_Z_12 ;
wire \u_dualportspi/u_atcspi/arb_busy_sclk_Z ;
wire \u_dualportspi/u_atcspi/tx_ready ;
wire \u_dualportspi/u_atcspi/arb_req_invalid ;
wire \u_dualportspi/u_atcspi/tx_bit_cnt_clr ;
wire \u_dualportspi/u_atcspi/txf_rd_Z ;
wire \u_dualportspi/u_atcspi/rxf_wr_Z ;
wire \u_dualportspi/u_atcspi/spi_rx_hold_Z ;
wire \u_dualportspi/u_atcspi/mem_intf_idle_clr_sclk_Z ;
wire \u_dualportspi/u_atcspi/arb_trans_end_sclk_Z_4 ;
wire \u_dualportspi/u_atcspi/n314_4 ;
wire \u_dualportspi/u_atcspi/data_cnt_r_8_10 ;
wire \u_dualportspi/u_atcspi/arb_addr_latched_sclk_Z_4 ;
wire \u_dualportspi/u_atcspi/tx_ready_12 ;
wire \u_dualportspi/u_atcspi/arb_trans_end_sclk_Z_8 ;
wire \u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ;
wire \u_dualportspi/u_atcspi/n225_18 ;
wire \u_dualportspi/u_atcspi/spi_txdata_rd_Z ;
wire \u_dualportspi/u_atcspi/spi_ns_2_20 ;
wire \u_dualportspi/u_atcspi/spi_ns_2_21 ;
wire \u_dualportspi/u_atcspi/spi_ns_1_18 ;
wire \u_dualportspi/u_atcspi/spi_txdata_rd_Z_6 ;
wire \u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ;
wire \u_dualportspi/u_atcspi/rxf_clr_level_Z ;
wire \u_dualportspi/u_atcspi/txf_clr_level_Z ;
wire \u_dualportspi/u_atcspi/txf_clr_ack ;
wire \u_dualportspi/u_atcspi/reg_txf_full ;
wire \u_dualportspi/u_atcspi/txf_empty ;
wire \u_dualportspi/u_atcspi/rxf_full ;
wire \u_dualportspi/u_atcspi/rxf_empty ;
wire \u_dualportspi/u_atcspi/n375_2 ;
wire \u_dualportspi/u_atcspi/n374_2 ;
wire \u_dualportspi/u_atcspi/n373_2 ;
wire \u_dualportspi/u_atcspi/spi_reset_sysclk_Z ;
wire \u_dualportspi/u_atcspi/arb_req_sclk ;
wire \u_dualportspi/u_atcspi/arb_busy_sysclk ;
wire \u_dualportspi/u_atcspi/a_level_sync2b_syn2_r ;
wire \u_dualportspi/u_atcspi/a_level_sync2b_syn3_r ;
wire \u_dualportspi/u_atcspi/arb_mem_req_sclk ;
wire \u_dualportspi/u_atcspi/a_level_sync2b_syn2_r_35 ;
wire \u_dualportspi/u_atcspi/a_level_sync2b_syn3_r_36 ;
wire \u_dualportspi/u_atcspi/spi_reset_sclk ;
wire \u_dualportspi/u_atcspi/mem_intf_idle_clr_regclk ;
wire [1:0] \u_dualportspi/u_atcspi/ahb_cs_r ;
wire [31:2] \u_dualportspi/u_atcspi/ahb_spi_addr_Z ;
wire [1:0] \u_dualportspi/u_atcspi/spi_cs_r ;
wire [6:2] \u_dualportspi/u_atcspi/reg_waddr_Z ;
wire [6:2] \u_dualportspi/u_atcspi/reg_raddr_Z ;
wire [1:0] \u_dualportspi/u_atcspi/reg_addr_len_Z ;
wire [4:0] \u_dualportspi/u_atcspi/spi_data_len_Z ;
wire [5:5] \u_dualportspi/u_atcspi/reg_spi_format_r ;
wire [30:0] \u_dualportspi/u_atcspi/reg_trans_ctrl_Z ;
wire [7:0] \u_dualportspi/u_atcspi/reg_opcode_Z ;
wire [31:0] \u_dualportspi/u_atcspi/reg_spi_addr_Z ;
wire [13:0] \u_dualportspi/u_atcspi/reg_spiif_setting_Z ;
wire [3:0] \u_dualportspi/u_atcspi/mem_cmd_r ;
wire [1:0] \u_dualportspi/u_atcspi/spi_mode_Z ;
wire [2:0] \u_dualportspi/u_atcspi/arb_cs_r ;
wire [20:0] \u_dualportspi/u_atcspi/arb_trans_ctrl_Z ;
wire [3:0] \u_dualportspi/u_atcspi/ctrl_cs_r ;
wire [0:0] \u_dualportspi/u_atcspi/sngl_txdata ;
wire [1:1] \u_dualportspi/u_atcspi/ctrl_ns ;
wire [0:0] \u_dualportspi/u_atcspi/spi_oe_Z ;
wire [31:0] \u_dualportspi/u_atcspi/rxf_wr_data_Z ;
wire [2:0] \u_dualportspi/u_atcspi/spi_cs_r_0 ;
wire [0:0] \u_dualportspi/u_atcspi/spi_rxdata_Z ;
wire [2:0] \u_dualportspi/u_atcspi/spi_ns ;
wire [0:0] \u_dualportspi/u_atcspi/gray_wr_ptr ;
wire [2:0] \u_dualportspi/u_atcspi/gray_rd_ptr_sync2 ;
wire [31:0] \u_dualportspi/u_atcspi/txf_rd_data ;
wire [1:1] \u_dualportspi/u_atcspi/wr_index ;
wire [0:0] \u_dualportspi/u_atcspi/bin_wr_ptr ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_21 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_0_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_20 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_25 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_0_20 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_22 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_18 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_20 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_23 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_24 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_25 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_26 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_27 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_28 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_29 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_30 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_31 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_32 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_33 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_34 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_35 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_37 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_38 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_39 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_40 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_41 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_42 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_43 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_44 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_45 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_46 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_18 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_48 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_50 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_23 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_20 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n630_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_ns_1_20 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_ns_0_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_54 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_56 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_58 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n512_9 ;
wire [23:2] \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r ;
wire [1:0] \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n43_3 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same ;
wire \u_dualportspi/u_atcspi/u_spi_regif/hstate_r_nx ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n17_5 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_3 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_4 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_5 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_6 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n17_6 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n17_7 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n17_8 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n17_10 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n17_11 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_8 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_10 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/reg_wr_a_pre ;
wire \u_dualportspi/u_atcspi/u_spi_regif/hstate_r ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n182_2 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n182_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n183_2 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n183_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n184_2 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n184_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n185_2 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n185_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n186_2 ;
wire \u_dualportspi/u_atcspi/u_spi_regif/n186_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_spi_wr ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n471_3 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_8 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_8 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_8 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_chg_r_6 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n663_9 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n665_9 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n669_9 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n671_9 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n673_10 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n675_9 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n681_9 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n687_11 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n689_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n691_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n693_10 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n697_11 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n703_13 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n709_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n711_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n715_16 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n717_16 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n677_11 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n679_11 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n683_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n685_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n695_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n699_15 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n701_15 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n705_15 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n707_16 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n713_15 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n719_18 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n721_18 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n723_19 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n661_10 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n667_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n422_6 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n412_6 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n400_6 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n224_6 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_4 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_5 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_4 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_wr_4 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_txf_wr_regclk_Z_4 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_9 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_9 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n663_10 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n665_11 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n669_10 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n671_10 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n673_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n673_13 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n675_10 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n681_11 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n681_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n687_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n687_13 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n689_13 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n689_14 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n689_15 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n691_13 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n691_14 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n691_15 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n693_11 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n693_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n697_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n697_13 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n703_14 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n703_15 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n703_16 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n709_13 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n709_14 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n709_15 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n711_13 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n711_14 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n715_17 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n715_18 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n717_17 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n717_18 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n717_19 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n677_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n679_13 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n679_14 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n679_15 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n683_14 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n685_14 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n695_14 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n699_16 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n699_17 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n699_18 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n699_19 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n701_16 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n701_17 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n701_18 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n705_16 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n705_17 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n707_17 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n707_18 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n707_19 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n713_16 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n713_17 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n719_19 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n719_20 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n719_21 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n719_22 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n721_19 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n721_20 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n721_21 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n721_22 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n723_20 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n723_21 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_10 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_10 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n665_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n673_14 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n689_16 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n693_13 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n703_17 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n711_15 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n715_19 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n715_20 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n715_21 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n717_20 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n717_21 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n705_18 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n705_19 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n707_20 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n707_21 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n707_22 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n719_24 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n723_22 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n723_23 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n723_24 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_12 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n717_22 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n723_25 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n679_18 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr_6 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_14 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_wr ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n709_18 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n673_18 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n665_14 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_wr ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n673_20 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n687_16 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n695_16 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_14 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n673_22 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n699_24 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/reg_req_r_10 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n683_16 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n685_16 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n91_8 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n92_8 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n715_24 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/n719_26 ;
wire \u_dualportspi/u_atcspi/u_spi_reg/spi_rstn_d2_r ;
wire \u_dualportspi/u_atcspi/u_spi_reg/spi_rstn_d1_r ;
wire \u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r ;
wire \u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r ;
wire \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r ;
wire [14:3] \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r ;
wire [4:2] \u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r ;
wire [3:0] \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n63_5 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n62_5 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n61_5 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n92_4 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n63_6 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n61_6 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n92_7 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n92_8 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_5 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n63_8 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n63_9 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n61_7 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n61_8 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n92_9 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n92_10 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n63_10 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n63_11 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n92_13 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n92_15 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n61_11 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n63_13 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_68 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_69 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_70 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_71 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_72 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_73 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_74 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_75 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_76 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_77 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_78 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_79 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_80 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_81 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_82 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_83 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n840_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n841_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n842_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n843_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n844_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n845_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n846_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n847_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n848_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n849_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n850_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n851_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n852_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n853_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n854_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n855_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n856_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n857_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n858_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n859_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n860_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n861_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n862_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n863_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n864_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n865_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n866_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n867_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n868_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n869_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n870_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n871_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n551_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n550_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n548_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n510_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n509_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n443_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n442_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n441_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n440_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n439_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n362_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n360_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n359_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n357_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n356_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n355_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n304_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n302_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n20_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_Z_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n841_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n841_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n842_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n842_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n844_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n844_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n847_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n847_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n849_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n849_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n850_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n850_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n852_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n852_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n855_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n855_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n857_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n857_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n858_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n858_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n860_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n860_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n863_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n863_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n864_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n865_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n865_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n866_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n866_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n867_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n867_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n867_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n868_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n868_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n868_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n869_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n869_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n869_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n870_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n870_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n871_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n871_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n871_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n871_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n552_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n549_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n548_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n510_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n510_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n509_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n440_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n439_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n361_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n358_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n356_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n476_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/spi_oe_Z_0_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n865_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n867_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n868_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n510_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_18 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_20 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_21 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_22 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_23 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_24 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_26 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_27 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_29 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_31 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_32 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_18 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_18 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_20 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_23 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_24 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_34 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_35 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_36 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_37 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_21 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_25 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_26 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_27 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_28 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_30 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_40 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_42 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_21 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_32 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n355_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n443_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n359_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n361_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_23 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n314_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n358_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_23 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n476_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n477_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n690_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_21 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_46 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_48 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_50 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_52 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n303_25 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_54 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_21 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_34 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n870_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n864_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n862_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n861_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n859_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n856_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n854_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n853_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n851_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n848_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n846_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n845_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n843_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n840_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_23 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_56 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_58 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_25 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n869_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n868_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n866_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n865_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n841_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n866_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n865_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n864_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n862_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n861_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n859_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n856_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n854_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n853_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n851_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n848_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n846_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n845_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n843_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n840_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n477_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_18 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n305_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_20 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n549_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n552_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1056_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1057_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1058_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1059_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1052_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1053_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1054_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1055_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1048_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1049_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1050_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1051_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1044_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1045_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1046_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1047_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1040_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1041_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1042_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1043_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1036_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1037_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1038_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1039_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1064_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1065_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1066_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1060_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1061_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1062_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1063_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_25 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n363_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_27 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1262_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n946_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n946_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n945_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n945_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n944_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n944_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n943_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n943_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n942_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n942_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n994_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n994_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n993_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n993_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n992_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n992_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n991_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n991_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n990_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n990_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n13_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n13_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n14_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n14_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n15_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n15_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n16_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n254_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n254_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n255_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n255_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n256_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n256_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n257_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n257_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n258_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n258_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n259_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n259_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n260_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n260_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n261_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n261_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n262_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n262_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n268_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n268_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n269_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n269_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n270_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n270_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n271_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n271_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n272_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n272_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n273_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n273_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n274_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n274_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n275_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n275_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n276_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n276_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n590_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n590_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n587_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n587_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n585_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n585_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n650_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n650_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n647_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n647_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n645_2 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n645_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_85 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_87 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_89 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_91 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_93 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_95 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_97 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_99 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_101 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_103 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_105 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_107 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_109 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_111 ;
wire [4:0] \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr ;
wire [4:2] \u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr ;
wire [4:0] \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len ;
wire [3:0] \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 ;
wire [1:0] \u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r ;
wire [8:0] \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r ;
wire [4:0] \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r ;
wire [1:0] \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r ;
wire [4:0] \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r ;
wire [31:0] \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r ;
wire [31:0] \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n370_2 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n375_2 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n316_3 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_8 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_8 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n299_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n271_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n203_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n137_6 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n136_6 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n134_6 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n133_6 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n132_6 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n131_6 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n130_6 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n82_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n80_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_4 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_14 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_15 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_16 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_17 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_14 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_15 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_16 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_17 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_9 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_10 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_12 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_9 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n299_6 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n204_6 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n135_7 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n131_7 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_18 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_19 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_22 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_23 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_17 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_19 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_20 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_13 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_14 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_10 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_11 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n299_7 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_24 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_25 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_26 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_27 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_28 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_29 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_21 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_15 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_21 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n204_8 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n284_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_23 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n133_9 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n135_9 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n81_7 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_17 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n271_8 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/master_sclk_r_8 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n360_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n137_9 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_25 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n205_8 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_14 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n206_8 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_rx_hold_d_r ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_19 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_20 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_21 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_22 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_23 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_24 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_25 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_26 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_27 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_28 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_29 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_30 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_31 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n154_32 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n225_11 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n225_12 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n225_13 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n225_14 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n225_15 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n225_16 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n225_17 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n259_2 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n259_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n260_2 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n260_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n261_2 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n262_2 ;
wire [1:1] \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1 ;
wire [1:0] \u_dualportspi/u_atcspi/u_spi_spiif/spi_in_r ;
wire [7:0] \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r ;
wire [3:0] \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r ;
wire [1:0] \u_dualportspi/u_atcspi/u_spi_spiif/spi_in_d1_r ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sclk ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sclk ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_ack_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n318_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n317_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n316_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n315_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n314_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n313_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n304_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n100_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n99_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n98_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n97_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n96_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n95_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n88_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n87_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n86_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n332_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_6 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_7 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_8 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n306_7 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n305_7 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_0_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_1_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_2_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n328_2 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n328_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n329_2 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n329_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n330_2 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n330_1_COUT ;
wire [1:1] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index ;
wire [1:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr ;
wire [0:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/bin_rd_ptr ;
wire [2:1] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_0 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync1 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync1 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync2 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n318_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n317_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n316_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n315_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n314_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n313_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n304_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n100_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n99_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n98_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n97_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n96_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n95_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n88_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n87_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n86_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_6 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_7 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_8 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_9 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n306_7 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n305_7 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_0_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_1_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_2_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_0_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_1_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_2_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n375_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n374_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n373_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n328_2 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n328_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n329_2 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n329_1_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n330_2 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n330_1_COUT ;
wire [1:1] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index ;
wire [1:1] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index ;
wire [1:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr ;
wire [1:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr_r_clk ;
wire [0:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr ;
wire [0:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_rd_ptr ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr ;
wire \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sysclk_5 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/n39_5 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_ack ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/n8_7 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_r_6 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/n8_7 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_r_6 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_ack_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/mem_intf_idle_clr_sync/a_signal_sync1 ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
IOBUF gpio_io_31_iobuf (
	.I(out_r[0]),
	.OEN(IO_0_6),
	.IO(gpio_io[0]),
	.O(gpio_io_31_1)
);
IOBUF gpio_io_31_iobuf_41 (
	.I(out_r[1]),
	.OEN(IO_1_6),
	.IO(gpio_io[1]),
	.O(gpio_io_31_2)
);
IOBUF gpio_io_31_iobuf_42 (
	.I(out_r[2]),
	.OEN(IO_2_6),
	.IO(gpio_io[2]),
	.O(gpio_io_31_3)
);
IOBUF gpio_io_31_iobuf_43 (
	.I(out_r[3]),
	.OEN(IO_3_6),
	.IO(gpio_io[3]),
	.O(gpio_io_31_4)
);
IOBUF gpio_io_31_iobuf_44 (
	.I(out_r[4]),
	.OEN(IO_4_6),
	.IO(gpio_io[4]),
	.O(gpio_io_31_5)
);
IOBUF gpio_io_31_iobuf_45 (
	.I(out_r[5]),
	.OEN(IO_5_6),
	.IO(gpio_io[5]),
	.O(gpio_io_31_6)
);
IOBUF gpio_io_31_iobuf_46 (
	.I(out_r[6]),
	.OEN(IO_6_6),
	.IO(gpio_io[6]),
	.O(gpio_io_31_7)
);
IOBUF gpio_io_31_iobuf_47 (
	.I(out_r[7]),
	.OEN(IO_7_6),
	.IO(gpio_io[7]),
	.O(gpio_io_31_8)
);
IOBUF gpio_io_31_iobuf_48 (
	.I(out_r[8]),
	.OEN(IO_8_6),
	.IO(gpio_io[8]),
	.O(gpio_io_31_9)
);
IOBUF gpio_io_31_iobuf_49 (
	.I(out_r[9]),
	.OEN(IO_9_6),
	.IO(gpio_io[9]),
	.O(gpio_io_31_10)
);
IOBUF gpio_io_31_iobuf_50 (
	.I(out_r[10]),
	.OEN(IO_10_6),
	.IO(gpio_io[10]),
	.O(gpio_io_31_11)
);
IOBUF gpio_io_31_iobuf_51 (
	.I(out_r[11]),
	.OEN(IO_11_6),
	.IO(gpio_io[11]),
	.O(gpio_io_31_12)
);
IOBUF gpio_io_31_iobuf_52 (
	.I(out_r[12]),
	.OEN(IO_12_6),
	.IO(gpio_io[12]),
	.O(gpio_io_31_13)
);
IOBUF gpio_io_31_iobuf_53 (
	.I(out_r[13]),
	.OEN(IO_13_6),
	.IO(gpio_io[13]),
	.O(gpio_io_31_14)
);
IOBUF gpio_io_31_iobuf_54 (
	.I(out_r[14]),
	.OEN(IO_14_6),
	.IO(gpio_io[14]),
	.O(gpio_io_31_15)
);
IOBUF gpio_io_31_iobuf_55 (
	.I(out_r[15]),
	.OEN(IO_15_6),
	.IO(gpio_io[15]),
	.O(gpio_io_31_16)
);
IOBUF gpio_io_31_iobuf_56 (
	.I(out_r[16]),
	.OEN(IO_16_6),
	.IO(gpio_io[16]),
	.O(gpio_io_31_17)
);
IOBUF gpio_io_31_iobuf_57 (
	.I(out_r[17]),
	.OEN(IO_17_6),
	.IO(gpio_io[17]),
	.O(gpio_io_31_18)
);
IOBUF gpio_io_31_iobuf_58 (
	.I(out_r[18]),
	.OEN(IO_18_6),
	.IO(gpio_io[18]),
	.O(gpio_io_31_19)
);
IOBUF gpio_io_31_iobuf_59 (
	.I(out_r[19]),
	.OEN(IO_19_6),
	.IO(gpio_io[19]),
	.O(gpio_io_31_20)
);
IOBUF gpio_io_31_iobuf_60 (
	.I(out_r[20]),
	.OEN(IO_20_6),
	.IO(gpio_io[20]),
	.O(gpio_io_31_21)
);
IOBUF gpio_io_31_iobuf_61 (
	.I(out_r[21]),
	.OEN(IO_21_6),
	.IO(gpio_io[21]),
	.O(gpio_io_31_22)
);
IOBUF gpio_io_31_iobuf_62 (
	.I(out_r[22]),
	.OEN(IO_22_6),
	.IO(gpio_io[22]),
	.O(gpio_io_31_23)
);
IOBUF gpio_io_31_iobuf_63 (
	.I(out_r[23]),
	.OEN(IO_23_6),
	.IO(gpio_io[23]),
	.O(gpio_io_31_24)
);
IOBUF gpio_io_31_iobuf_64 (
	.I(out_r[24]),
	.OEN(IO_24_6),
	.IO(gpio_io[24]),
	.O(gpio_io_31_25)
);
IOBUF gpio_io_31_iobuf_65 (
	.I(out_r[25]),
	.OEN(IO_25_6),
	.IO(gpio_io[25]),
	.O(gpio_io_31_26)
);
IOBUF gpio_io_31_iobuf_66 (
	.I(out_r[26]),
	.OEN(IO_26_6),
	.IO(gpio_io[26]),
	.O(gpio_io_31_27)
);
IOBUF gpio_io_31_iobuf_67 (
	.I(out_r[27]),
	.OEN(IO_27_6),
	.IO(gpio_io[27]),
	.O(gpio_io_31_28)
);
IOBUF gpio_io_31_iobuf_68 (
	.I(out_r[28]),
	.OEN(IO_28_6),
	.IO(gpio_io[28]),
	.O(gpio_io_31_29)
);
IOBUF gpio_io_31_iobuf_69 (
	.I(out_r[29]),
	.OEN(IO_29_6),
	.IO(gpio_io[29]),
	.O(gpio_io_31_30)
);
IOBUF gpio_io_31_iobuf_70 (
	.I(out_r[30]),
	.OEN(IO_30_6),
	.IO(gpio_io[30]),
	.O(gpio_io_31_31)
);
TBUF gpio_io_31_s31 (
	.I(out_r[31]),
	.OEN(IO_31_6),
	.O(gpio_io[31])
);
IOBUF io_spi_clk_iobuf (
	.I(spi_clk_out_Z),
	.OEN(GND),
	.IO(io_spi_clk),
	.O(io_spi_clk_1)
);
TBUF io_spi_csn_s0 (
	.I(spi_csn_out),
	.OEN(GND),
	.O(io_spi_csn)
);
IOBUF io_spi_mosi_iobuf (
	.I(spi_out_r[0]),
	.OEN(IO_6),
	.IO(io_spi_mosi),
	.O(io_spi_mosi_1)
);
IOBUF io_spi_miso_iobuf (
	.I(VCC),
	.OEN(IO_6_40),
	.IO(io_spi_miso),
	.O(io_spi_miso_1)
);
OBUF gowin_buf_0 (
	.I(slv_ext_stb_o),
	.O(slv_ext_cyc_o)
);
OBUF gowin_buf_1 (
	.I(GND),
	.O(slv_ext_adr_o[0])
);
OBUF gowin_buf_2 (
	.I(GND),
	.O(slv_ext_adr_o[1])
);
LUT3 itcm_valid_s0 (
	.I0(mem_addr_Z[24]),
	.I1(mem_addr_Z[25]),
	.I2(itcm_valid_9),
	.F(itcm_valid)
);
defparam itcm_valid_s0.INIT=8'h40;
LUT3 dtcm_valid_s0 (
	.I0(mem_addr_Z[25]),
	.I1(mem_addr_Z[24]),
	.I2(itcm_valid_9),
	.F(dtcm_valid)
);
defparam dtcm_valid_s0.INIT=8'h40;
LUT4 mem_rdata_31_s0 (
	.I0(mem_rdata_31_4),
	.I1(mem_rdata_31_5),
	.I2(mem_rdata_31_6),
	.I3(mem_rdata_31_7),
	.F(mem_rdata[31])
);
defparam mem_rdata_31_s0.INIT=16'h0007;
LUT2 mem_rdata_30_s0 (
	.I0(mem_rdata_30_4),
	.I1(mem_rdata_30_5),
	.F(mem_rdata[30])
);
defparam mem_rdata_30_s0.INIT=4'h4;
LUT3 mem_rdata_29_s0 (
	.I0(mem_rdata_29_4),
	.I1(mem_rdata_29_14),
	.I2(mem_rdata_29_6),
	.F(mem_rdata[29])
);
defparam mem_rdata_29_s0.INIT=8'hB0;
LUT4 mem_rdata_27_s0 (
	.I0(mem_rdata_27_4),
	.I1(mem_rdata_27_5),
	.I2(mem_rdata_27_6),
	.I3(mem_rdata_27_7),
	.F(mem_rdata[27])
);
defparam mem_rdata_27_s0.INIT=16'h00EF;
LUT2 mem_rdata_25_s0 (
	.I0(mem_rdata_25_4),
	.I1(mem_rdata_25_5),
	.F(mem_rdata[25])
);
defparam mem_rdata_25_s0.INIT=4'hE;
LUT4 mem_rdata_23_s0 (
	.I0(mem_rdata_23_4),
	.I1(mem_rdata_23_5),
	.I2(mem_rdata_23_17),
	.I3(mem_rdata_23_7),
	.F(mem_rdata[23])
);
defparam mem_rdata_23_s0.INIT=16'h4F00;
LUT4 mem_rdata_22_s0 (
	.I0(mem_rdata_22_4),
	.I1(mem_rdata_22_5),
	.I2(mem_rdata_22_6),
	.I3(mem_rdata_22_7),
	.F(mem_rdata[22])
);
defparam mem_rdata_22_s0.INIT=16'h8F00;
LUT2 mem_rdata_21_s0 (
	.I0(mem_rdata_21_4),
	.I1(mem_rdata_21_5),
	.F(mem_rdata[21])
);
defparam mem_rdata_21_s0.INIT=4'h4;
LUT4 mem_rdata_20_s0 (
	.I0(mem_rdata_20_4),
	.I1(mem_rdata_20_5),
	.I2(mem_rdata_20_19),
	.I3(mem_rdata_20_7),
	.F(mem_rdata[20])
);
defparam mem_rdata_20_s0.INIT=16'hB0FF;
LUT4 mem_rdata_19_s0 (
	.I0(mem_rdata_19_4),
	.I1(mem_rdata_19_5),
	.I2(mem_rdata_19_19),
	.I3(mem_rdata_19_7),
	.F(mem_rdata[19])
);
defparam mem_rdata_19_s0.INIT=16'h4F00;
LUT4 mem_rdata_18_s0 (
	.I0(mem_rdata_18_4),
	.I1(mem_rdata_18_5),
	.I2(mem_rdata_18_15),
	.I3(mem_rdata_18_7),
	.F(mem_rdata[18])
);
defparam mem_rdata_18_s0.INIT=16'h4F00;
LUT2 mem_rdata_17_s0 (
	.I0(mem_rdata_17_4),
	.I1(mem_rdata_17_5),
	.F(mem_rdata[17])
);
defparam mem_rdata_17_s0.INIT=4'h4;
LUT2 mem_rdata_16_s0 (
	.I0(mem_rdata_16_4),
	.I1(mem_rdata_16_5),
	.F(mem_rdata[16])
);
defparam mem_rdata_16_s0.INIT=4'h4;
LUT2 n572_s0 (
	.I0(irq_mask_o_Z[20]),
	.I1(irq_in[20]),
	.F(n572_3)
);
defparam n572_s0.INIT=4'h4;
LUT2 n573_s0 (
	.I0(irq_mask_o_Z[21]),
	.I1(irq_in[21]),
	.F(n573_3)
);
defparam n573_s0.INIT=4'h4;
LUT2 n574_s0 (
	.I0(irq_mask_o_Z[22]),
	.I1(irq_in[22]),
	.F(n574_3)
);
defparam n574_s0.INIT=4'h4;
LUT2 n575_s0 (
	.I0(irq_mask_o_Z[23]),
	.I1(irq_in[23]),
	.F(n575_3)
);
defparam n575_s0.INIT=4'h4;
LUT2 n576_s0 (
	.I0(irq_mask_o_Z[24]),
	.I1(irq_in[24]),
	.F(n576_3)
);
defparam n576_s0.INIT=4'h4;
LUT2 n577_s0 (
	.I0(irq_mask_o_Z[25]),
	.I1(irq_in[25]),
	.F(n577_3)
);
defparam n577_s0.INIT=4'h4;
LUT2 n578_s0 (
	.I0(irq_mask_o_Z[26]),
	.I1(irq_in[26]),
	.F(n578_3)
);
defparam n578_s0.INIT=4'h4;
LUT2 n579_s0 (
	.I0(irq_mask_o_Z[27]),
	.I1(irq_in[27]),
	.F(n579_3)
);
defparam n579_s0.INIT=4'h4;
LUT2 n580_s0 (
	.I0(irq_mask_o_Z[28]),
	.I1(irq_in[28]),
	.F(n580_3)
);
defparam n580_s0.INIT=4'h4;
LUT2 n581_s0 (
	.I0(irq_mask_o_Z[29]),
	.I1(irq_in[29]),
	.F(n581_3)
);
defparam n581_s0.INIT=4'h4;
LUT2 n582_s0 (
	.I0(irq_mask_o_Z[30]),
	.I1(irq_in[30]),
	.F(n582_3)
);
defparam n582_s0.INIT=4'h4;
LUT2 n583_s0 (
	.I0(irq_mask_o_Z[31]),
	.I1(irq_in[31]),
	.F(n583_3)
);
defparam n583_s0.INIT=4'h4;
LUT2 irq_to_core_4_s1 (
	.I0(irq_reg_2[4]),
	.I1(dcsr_r_43[5]),
	.F(irq_to_core[4])
);
defparam irq_to_core_4_s1.INIT=4'h4;
LUT2 irq_to_core_20_s1 (
	.I0(irq_reg_2[20]),
	.I1(irq_reg_1[20]),
	.F(irq_to_core[20])
);
defparam irq_to_core_20_s1.INIT=4'h4;
LUT2 irq_to_core_21_s1 (
	.I0(irq_reg_2[21]),
	.I1(irq_reg_1[21]),
	.F(irq_to_core[21])
);
defparam irq_to_core_21_s1.INIT=4'h4;
LUT2 irq_to_core_22_s1 (
	.I0(irq_reg_2[22]),
	.I1(irq_reg_1[22]),
	.F(irq_to_core[22])
);
defparam irq_to_core_22_s1.INIT=4'h4;
LUT2 irq_to_core_23_s1 (
	.I0(irq_reg_2[23]),
	.I1(irq_reg_1[23]),
	.F(irq_to_core[23])
);
defparam irq_to_core_23_s1.INIT=4'h4;
LUT2 irq_to_core_24_s1 (
	.I0(irq_reg_2[24]),
	.I1(irq_reg_1[24]),
	.F(irq_to_core[24])
);
defparam irq_to_core_24_s1.INIT=4'h4;
LUT2 irq_to_core_25_s1 (
	.I0(irq_reg_2[25]),
	.I1(irq_reg_1[25]),
	.F(irq_to_core[25])
);
defparam irq_to_core_25_s1.INIT=4'h4;
LUT2 irq_to_core_26_s1 (
	.I0(irq_reg_2[26]),
	.I1(irq_reg_1[26]),
	.F(irq_to_core[26])
);
defparam irq_to_core_26_s1.INIT=4'h4;
LUT2 irq_to_core_27_s1 (
	.I0(irq_reg_2[27]),
	.I1(irq_reg_1[27]),
	.F(irq_to_core[27])
);
defparam irq_to_core_27_s1.INIT=4'h4;
LUT2 irq_to_core_28_s1 (
	.I0(irq_reg_2[28]),
	.I1(irq_reg_1[28]),
	.F(irq_to_core[28])
);
defparam irq_to_core_28_s1.INIT=4'h4;
LUT2 irq_to_core_29_s1 (
	.I0(irq_reg_2[29]),
	.I1(irq_reg_1[29]),
	.F(irq_to_core[29])
);
defparam irq_to_core_29_s1.INIT=4'h4;
LUT2 irq_to_core_30_s1 (
	.I0(irq_reg_2[30]),
	.I1(irq_reg_1[30]),
	.F(irq_to_core[30])
);
defparam irq_to_core_30_s1.INIT=4'h4;
LUT2 irq_to_core_31_s1 (
	.I0(irq_reg_2[31]),
	.I1(irq_reg_1[31]),
	.F(irq_to_core[31])
);
defparam irq_to_core_31_s1.INIT=4'h4;
LUT2 n519_s1 (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.F(n519_5)
);
defparam n519_s1.INIT=4'h7;
LUT3 n1278_s1 (
	.I0(wbmem_ready),
	.I1(mem_wstrb_Z[0]),
	.I2(wbm_adr_o_30_5),
	.F(n1278_5)
);
defparam n1278_s1.INIT=8'h40;
LUT3 n1277_s1 (
	.I0(wbmem_ready),
	.I1(mem_wstrb_Z[1]),
	.I2(wbm_adr_o_30_5),
	.F(n1277_5)
);
defparam n1277_s1.INIT=8'h40;
LUT3 n1276_s1 (
	.I0(wbmem_ready),
	.I1(mem_wstrb_Z[2]),
	.I2(wbm_adr_o_30_5),
	.F(n1276_5)
);
defparam n1276_s1.INIT=8'h40;
LUT3 n1275_s1 (
	.I0(wbmem_ready),
	.I1(mem_wstrb_Z[3]),
	.I2(wbm_adr_o_30_5),
	.F(n1275_5)
);
defparam n1275_s1.INIT=8'h40;
LUT4 mem_rdata_31_s1 (
	.I0(mem_rdata_31_8),
	.I1(mem_rdata_31_9),
	.I2(ram_dout[31]),
	.I3(mem_rdata_31_10),
	.F(mem_rdata_31_4)
);
defparam mem_rdata_31_s1.INIT=16'h0BBB;
LUT4 mem_rdata_31_s2 (
	.I0(mem_rdata_31_11),
	.I1(mem_rdata_31_12),
	.I2(mem_rdata_31_13),
	.I3(mem_rdata_31_14),
	.F(mem_rdata_31_5)
);
defparam mem_rdata_31_s2.INIT=16'hBF00;
LUT4 mem_rdata_31_s3 (
	.I0(simpleuart_reg_div_do[31]),
	.I1(mem_rdata_31_14),
	.I2(mem_rdata_31_15),
	.I3(mem_rdata_31_12),
	.F(mem_rdata_31_6)
);
defparam mem_rdata_31_s3.INIT=16'h4000;
LUT3 mem_rdata_31_s4 (
	.I0(mem_rdata_31_16),
	.I1(itcm_rdata[31]),
	.I2(itcm_ready),
	.F(mem_rdata_31_7)
);
defparam mem_rdata_31_s4.INIT=8'h35;
LUT4 mem_rdata_30_s1 (
	.I0(mem_rdata_22_5),
	.I1(mem_rdata_30_6),
	.I2(mem_rdata_30_7),
	.I3(mem_rdata_30_18),
	.F(mem_rdata_30_4)
);
defparam mem_rdata_30_s1.INIT=16'h1F00;
LUT4 mem_rdata_30_s2 (
	.I0(dtcm_rdata[30]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[30]),
	.I3(itcm_ready),
	.F(mem_rdata_30_5)
);
defparam mem_rdata_30_s2.INIT=16'hF0BB;
LUT4 mem_rdata_29_s1 (
	.I0(mem_rdata_22_5),
	.I1(mem_rdata_29_7),
	.I2(mem_rdata_29_8),
	.I3(mem_rdata_29_9),
	.F(mem_rdata_29_4)
);
defparam mem_rdata_29_s1.INIT=16'hFE00;
LUT4 mem_rdata_29_s3 (
	.I0(dtcm_rdata[29]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[29]),
	.I3(itcm_ready),
	.F(mem_rdata_29_6)
);
defparam mem_rdata_29_s3.INIT=16'hF0BB;
LUT4 mem_rdata_28_s1 (
	.I0(mem_rdata_22_5),
	.I1(mem_rdata_28_6),
	.I2(mem_rdata_28_7),
	.I3(mem_rdata_28_8),
	.F(mem_rdata_28_4)
);
defparam mem_rdata_28_s1.INIT=16'hFE00;
LUT3 mem_rdata_28_s2 (
	.I0(mem_rdata_28_9),
	.I1(itcm_rdata[28]),
	.I2(itcm_ready),
	.F(mem_rdata_28_5)
);
defparam mem_rdata_28_s2.INIT=8'hC5;
LUT2 mem_rdata_27_s1 (
	.I0(ram_dout[27]),
	.I1(vld_set_4),
	.F(mem_rdata_27_4)
);
defparam mem_rdata_27_s1.INIT=4'h8;
LUT3 mem_rdata_27_s2 (
	.I0(mem_rdata_27_8),
	.I1(mem_rdata_27_9),
	.I2(mem_rdata_27_10),
	.F(mem_rdata_27_5)
);
defparam mem_rdata_27_s2.INIT=8'h02;
LUT4 mem_rdata_27_s3 (
	.I0(mem_rdata_27_11),
	.I1(mem_rdata_31_13),
	.I2(mem_rdata_31_12),
	.I3(mem_rdata_31_14),
	.F(mem_rdata_27_6)
);
defparam mem_rdata_27_s3.INIT=16'hBF00;
LUT3 mem_rdata_27_s4 (
	.I0(mem_rdata_27_12),
	.I1(itcm_rdata[27]),
	.I2(itcm_ready),
	.F(mem_rdata_27_7)
);
defparam mem_rdata_27_s4.INIT=8'h35;
LUT3 mem_rdata_26_s1 (
	.I0(mem_rdata_22_5),
	.I1(mem_rdata_26_7),
	.I2(mem_rdata_26_8),
	.F(mem_rdata_26_4)
);
defparam mem_rdata_26_s1.INIT=8'h10;
LUT3 mem_rdata_26_s2 (
	.I0(mem_rdata_26_9),
	.I1(mem_rdata_26_10),
	.I2(mem_rdata_26_11),
	.F(mem_rdata_26_5)
);
defparam mem_rdata_26_s2.INIT=8'hB0;
LUT4 mem_rdata_25_s1 (
	.I0(wbmem_rdata[25]),
	.I1(wbmem_ready),
	.I2(mem_rdata_29_10),
	.I3(mem_rdata_25_6),
	.F(mem_rdata_25_4)
);
defparam mem_rdata_25_s1.INIT=16'h8F00;
LUT4 mem_rdata_25_s2 (
	.I0(mem_rdata_25_7),
	.I1(mem_rdata_25_8),
	.I2(mem_rdata_22_5),
	.I3(mem_rdata_25_9),
	.F(mem_rdata_25_5)
);
defparam mem_rdata_25_s2.INIT=16'hFE00;
LUT3 mem_rdata_24_s2 (
	.I0(mem_rdata_24_7),
	.I1(mem_rdata_31_5),
	.I2(mem_rdata_24_8),
	.F(mem_rdata_24_5)
);
defparam mem_rdata_24_s2.INIT=8'h70;
LUT4 mem_rdata_23_s1 (
	.I0(mem_rdata_23_8),
	.I1(mem_rdata_23_15),
	.I2(mem_rdata_23_10),
	.I3(mem_rdata_22_5),
	.F(mem_rdata_23_4)
);
defparam mem_rdata_23_s1.INIT=16'h004F;
LUT4 mem_rdata_23_s2 (
	.I0(simpleuart_reg_div_do[23]),
	.I1(mem_addr_Z[2]),
	.I2(mem_rdata_31_13),
	.I3(wbmem_ready),
	.F(mem_rdata_23_5)
);
defparam mem_rdata_23_s2.INIT=16'h00BF;
LUT4 mem_rdata_23_s4 (
	.I0(dtcm_rdata[23]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[23]),
	.I3(itcm_ready),
	.F(mem_rdata_23_7)
);
defparam mem_rdata_23_s4.INIT=16'hF0BB;
LUT3 mem_rdata_22_s1 (
	.I0(mem_rdata_31_15),
	.I1(simpleuart_reg_div_do[22]),
	.I2(wbmem_ready),
	.F(mem_rdata_22_4)
);
defparam mem_rdata_22_s1.INIT=8'h0D;
LUT3 mem_rdata_22_s2 (
	.I0(mem_rdata_31_11),
	.I1(mem_rdata_31_12),
	.I2(mem_rdata_31_13),
	.F(mem_rdata_22_5)
);
defparam mem_rdata_22_s2.INIT=8'h40;
LUT4 mem_rdata_22_s3 (
	.I0(mem_rdata_22_8),
	.I1(mem_rdata_22_9),
	.I2(mem_rdata_22_10),
	.I3(mem_rdata_22_14),
	.F(mem_rdata_22_6)
);
defparam mem_rdata_22_s3.INIT=16'h1F00;
LUT4 mem_rdata_22_s4 (
	.I0(dtcm_rdata[22]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[22]),
	.I3(itcm_ready),
	.F(mem_rdata_22_7)
);
defparam mem_rdata_22_s4.INIT=16'hF0BB;
LUT4 mem_rdata_21_s1 (
	.I0(mem_rdata_22_5),
	.I1(mem_rdata_21_6),
	.I2(mem_rdata_21_7),
	.I3(mem_rdata_21_12),
	.F(mem_rdata_21_4)
);
defparam mem_rdata_21_s1.INIT=16'h1F00;
LUT4 mem_rdata_21_s2 (
	.I0(dtcm_rdata[21]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[21]),
	.I3(itcm_ready),
	.F(mem_rdata_21_5)
);
defparam mem_rdata_21_s2.INIT=16'hF0BB;
LUT4 mem_rdata_20_s1 (
	.I0(mem_rdata_20_8),
	.I1(mem_rdata_20_15),
	.I2(mem_rdata_20_10),
	.I3(mem_rdata_20_17),
	.F(mem_rdata_20_4)
);
defparam mem_rdata_20_s1.INIT=16'hF400;
LUT4 mem_rdata_20_s2 (
	.I0(mem_rdata_20_12),
	.I1(mem_rdata_31_13),
	.I2(mem_rdata_31_12),
	.I3(wbmem_ready),
	.F(mem_rdata_20_5)
);
defparam mem_rdata_20_s2.INIT=16'h00BF;
LUT4 mem_rdata_20_s4 (
	.I0(dtcm_ready),
	.I1(dtcm_rdata[20]),
	.I2(itcm_rdata[20]),
	.I3(itcm_ready),
	.F(mem_rdata_20_7)
);
defparam mem_rdata_20_s4.INIT=16'h0F77;
LUT4 mem_rdata_19_s1 (
	.I0(mem_rdata_19_8),
	.I1(ram_dout[19]),
	.I2(mem_rdata_22_5),
	.I3(mem_rdata_19_17),
	.F(mem_rdata_19_4)
);
defparam mem_rdata_19_s1.INIT=16'h0007;
LUT3 mem_rdata_19_s2 (
	.I0(simpleuart_reg_div_do[19]),
	.I1(mem_rdata_19_10),
	.I2(wbmem_ready),
	.F(mem_rdata_19_5)
);
defparam mem_rdata_19_s2.INIT=8'h0B;
LUT4 mem_rdata_19_s4 (
	.I0(dtcm_rdata[19]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[19]),
	.I3(itcm_ready),
	.F(mem_rdata_19_7)
);
defparam mem_rdata_19_s4.INIT=16'hF0BB;
LUT4 mem_rdata_18_s1 (
	.I0(mem_rdata_18_8),
	.I1(mem_rdata_18_9),
	.I2(mem_rdata_22_5),
	.I3(mem_rdata_18_10),
	.F(mem_rdata_18_4)
);
defparam mem_rdata_18_s1.INIT=16'h000D;
LUT3 mem_rdata_18_s2 (
	.I0(send_dummy_9),
	.I1(simpleuart_reg_div_do[18]),
	.I2(wbmem_ready),
	.F(mem_rdata_18_5)
);
defparam mem_rdata_18_s2.INIT=8'h0D;
LUT4 mem_rdata_18_s4 (
	.I0(dtcm_rdata[18]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[18]),
	.I3(itcm_ready),
	.F(mem_rdata_18_7)
);
defparam mem_rdata_18_s4.INIT=16'hF0BB;
LUT4 mem_rdata_17_s1 (
	.I0(mem_rdata_22_5),
	.I1(mem_rdata_17_6),
	.I2(mem_rdata_17_7),
	.I3(mem_rdata_17_10),
	.F(mem_rdata_17_4)
);
defparam mem_rdata_17_s1.INIT=16'h4F00;
LUT4 mem_rdata_17_s2 (
	.I0(dtcm_rdata[17]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[17]),
	.I3(itcm_ready),
	.F(mem_rdata_17_5)
);
defparam mem_rdata_17_s2.INIT=16'hF0BB;
LUT4 mem_rdata_16_s1 (
	.I0(mem_rdata_22_5),
	.I1(mem_rdata_16_6),
	.I2(mem_rdata_16_7),
	.I3(mem_rdata_16_10),
	.F(mem_rdata_16_4)
);
defparam mem_rdata_16_s1.INIT=16'h1F00;
LUT4 mem_rdata_16_s2 (
	.I0(dtcm_rdata[16]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[16]),
	.I3(itcm_ready),
	.F(mem_rdata_16_5)
);
defparam mem_rdata_16_s2.INIT=16'hF0BB;
LUT4 itcm_valid_s2 (
	.I0(mem_addr_Z[26]),
	.I1(mem_addr_Z[27]),
	.I2(mem_addr_Z[28]),
	.I3(mem_addr_Z[29]),
	.F(itcm_valid_6)
);
defparam itcm_valid_s2.INIT=16'h0001;
LUT3 itcm_valid_s3 (
	.I0(mem_addr_Z[30]),
	.I1(mem_addr_Z[31]),
	.I2(mem_valid_Z),
	.F(itcm_valid_7)
);
defparam itcm_valid_s3.INIT=8'h10;
LUT4 mem_rdata_31_s5 (
	.I0(mem_rdata_31_17),
	.I1(mem_addr_Z[6]),
	.I2(mem_addr_Z[2]),
	.I3(mem_rdata_31_18),
	.F(mem_rdata_31_8)
);
defparam mem_rdata_31_s5.INIT=16'h7077;
LUT4 mem_rdata_31_s6 (
	.I0(mem_rdata_31_19),
	.I1(vld_set_6),
	.I2(wbm_adr_o_30_6),
	.I3(mem_rdata_31_20),
	.F(mem_rdata_31_9)
);
defparam mem_rdata_31_s6.INIT=16'h8000;
LUT4 mem_rdata_31_s7 (
	.I0(vld_set_6),
	.I1(vld_set_7),
	.I2(wbm_adr_o_30_6),
	.I3(mem_rdata_31_20),
	.F(mem_rdata_31_10)
);
defparam mem_rdata_31_s7.INIT=16'h8000;
LUT3 mem_rdata_31_s8 (
	.I0(recv_buf_valid_10),
	.I1(recv_buf_valid),
	.I2(mem_rdata_31_15),
	.F(mem_rdata_31_11)
);
defparam mem_rdata_31_s8.INIT=8'h0D;
LUT4 mem_rdata_31_s9 (
	.I0(mem_addr_Z[16]),
	.I1(memory_0_20),
	.I2(mem_rdata_31_21),
	.I3(mem_rdata_31_22),
	.F(mem_rdata_31_12)
);
defparam mem_rdata_31_s9.INIT=16'h4000;
LUT4 mem_rdata_31_s10 (
	.I0(itcm_valid_6),
	.I1(mem_rdata_31_23),
	.I2(mem_rdata_31_24),
	.I3(memory_0_21),
	.F(mem_rdata_31_13)
);
defparam mem_rdata_31_s10.INIT=16'h8000;
LUT3 mem_rdata_31_s11 (
	.I0(itcm_ready),
	.I1(dtcm_ready),
	.I2(wbmem_ready),
	.F(mem_rdata_31_14)
);
defparam mem_rdata_31_s11.INIT=8'h01;
LUT4 mem_rdata_31_s12 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[2]),
	.F(mem_rdata_31_15)
);
defparam mem_rdata_31_s12.INIT=16'h0100;
LUT4 mem_rdata_31_s13 (
	.I0(wbmem_rdata[31]),
	.I1(wbmem_ready),
	.I2(dtcm_rdata[31]),
	.I3(dtcm_ready),
	.F(mem_rdata_31_16)
);
defparam mem_rdata_31_s13.INIT=16'hF0BB;
LUT4 mem_rdata_30_s3 (
	.I0(mem_rdata_30_9),
	.I1(mem_rdata_30_10),
	.I2(mem_rdata_30_11),
	.I3(mem_rdata_30_16),
	.F(mem_rdata_30_6)
);
defparam mem_rdata_30_s3.INIT=16'hFE00;
LUT4 mem_rdata_30_s4 (
	.I0(simpleuart_reg_div_do[30]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_12),
	.I3(wbmem_ready),
	.F(mem_rdata_30_7)
);
defparam mem_rdata_30_s4.INIT=16'h00BF;
LUT4 mem_rdata_29_s4 (
	.I0(mem_rdata_29_11),
	.I1(mem_rdata_29_12),
	.I2(mem_addr_Z[6]),
	.I3(mem_rdata_27_8),
	.F(mem_rdata_29_7)
);
defparam mem_rdata_29_s4.INIT=16'hCA00;
LUT2 mem_rdata_29_s5 (
	.I0(ram_dout[29]),
	.I1(vld_set_4),
	.F(mem_rdata_29_8)
);
defparam mem_rdata_29_s5.INIT=4'h8;
LUT4 mem_rdata_29_s6 (
	.I0(simpleuart_reg_div_do[29]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_12),
	.I3(wbmem_ready),
	.F(mem_rdata_29_9)
);
defparam mem_rdata_29_s6.INIT=16'h00BF;
LUT2 mem_rdata_29_s7 (
	.I0(itcm_ready),
	.I1(dtcm_ready),
	.F(mem_rdata_29_10)
);
defparam mem_rdata_29_s7.INIT=4'h1;
LUT4 mem_rdata_28_s3 (
	.I0(mem_rdata_28_10),
	.I1(mem_rdata_28_11),
	.I2(mem_addr_Z[6]),
	.I3(mem_rdata_27_8),
	.F(mem_rdata_28_6)
);
defparam mem_rdata_28_s3.INIT=16'hCA00;
LUT2 mem_rdata_28_s4 (
	.I0(ram_dout[28]),
	.I1(vld_set_4),
	.F(mem_rdata_28_7)
);
defparam mem_rdata_28_s4.INIT=4'h8;
LUT4 mem_rdata_28_s5 (
	.I0(simpleuart_reg_div_do[28]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_12),
	.I3(mem_rdata_31_14),
	.F(mem_rdata_28_8)
);
defparam mem_rdata_28_s5.INIT=16'hBF00;
LUT4 mem_rdata_28_s6 (
	.I0(wbmem_ready),
	.I1(wbmem_rdata[28]),
	.I2(dtcm_rdata[28]),
	.I3(dtcm_ready),
	.F(mem_rdata_28_9)
);
defparam mem_rdata_28_s6.INIT=16'h0F77;
LUT4 mem_rdata_27_s5 (
	.I0(itcm_valid_6),
	.I1(itcm_valid_7),
	.I2(mem_rdata_31_19),
	.I3(vld_set_6),
	.F(mem_rdata_27_8)
);
defparam mem_rdata_27_s5.INIT=16'h8000;
LUT4 mem_rdata_27_s6 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[6]),
	.I2(mem_addr_Z[4]),
	.I3(mem_rdata_28_11),
	.F(mem_rdata_27_9)
);
defparam mem_rdata_27_s6.INIT=16'hB2CA;
LUT3 mem_rdata_27_s7 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[6]),
	.F(mem_rdata_27_10)
);
defparam mem_rdata_27_s7.INIT=8'h41;
LUT4 mem_rdata_27_s8 (
	.I0(mem_rdata_31_15),
	.I1(simpleuart_reg_div_do[27]),
	.I2(recv_buf_valid),
	.I3(recv_buf_valid_10),
	.F(mem_rdata_27_11)
);
defparam mem_rdata_27_s8.INIT=16'h7077;
LUT4 mem_rdata_27_s9 (
	.I0(wbmem_rdata[27]),
	.I1(wbmem_ready),
	.I2(dtcm_rdata[27]),
	.I3(dtcm_ready),
	.F(mem_rdata_27_12)
);
defparam mem_rdata_27_s9.INIT=16'hF0BB;
LUT3 mem_rdata_26_s4 (
	.I0(mem_rdata_20_17),
	.I1(mem_rdata_26_12),
	.I2(mem_rdata_20_15),
	.F(mem_rdata_26_7)
);
defparam mem_rdata_26_s4.INIT=8'h80;
LUT3 mem_rdata_26_s5 (
	.I0(vld_set_4),
	.I1(ram_dout[26]),
	.I2(mem_rdata_26_10),
	.F(mem_rdata_26_8)
);
defparam mem_rdata_26_s5.INIT=8'h70;
LUT4 mem_rdata_26_s6 (
	.I0(simpleuart_reg_div_do[26]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_12),
	.I3(wbmem_ready),
	.F(mem_rdata_26_9)
);
defparam mem_rdata_26_s6.INIT=16'h00BF;
LUT3 mem_rdata_26_s7 (
	.I0(wbmem_rdata[26]),
	.I1(wbmem_ready),
	.I2(dtcm_ready),
	.F(mem_rdata_26_10)
);
defparam mem_rdata_26_s7.INIT=8'h07;
LUT3 mem_rdata_26_s8 (
	.I0(dtcm_rdata[26]),
	.I1(dtcm_ready),
	.I2(itcm_ready),
	.F(mem_rdata_26_11)
);
defparam mem_rdata_26_s8.INIT=8'h0B;
LUT4 mem_rdata_25_s3 (
	.I0(dtcm_rdata[25]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[25]),
	.I3(itcm_ready),
	.F(mem_rdata_25_6)
);
defparam mem_rdata_25_s3.INIT=16'hF0BB;
LUT4 mem_rdata_25_s4 (
	.I0(mem_rdata_25_10),
	.I1(mem_rdata_25_14),
	.I2(mem_addr_Z[6]),
	.I3(mem_rdata_27_8),
	.F(mem_rdata_25_7)
);
defparam mem_rdata_25_s4.INIT=16'h3500;
LUT2 mem_rdata_25_s5 (
	.I0(ram_dout[25]),
	.I1(vld_set_4),
	.F(mem_rdata_25_8)
);
defparam mem_rdata_25_s5.INIT=4'h8;
LUT4 mem_rdata_25_s6 (
	.I0(mem_rdata_25_12),
	.I1(mem_rdata_31_13),
	.I2(wbmem_ready),
	.I3(mem_rdata_25_6),
	.F(mem_rdata_25_9)
);
defparam mem_rdata_25_s6.INIT=16'h0700;
LUT4 mem_rdata_24_s3 (
	.I0(mem_rdata_31_12),
	.I1(mem_rdata_24_9),
	.I2(wbmem_rdata[24]),
	.I3(wbmem_ready),
	.F(mem_rdata_24_6)
);
defparam mem_rdata_24_s3.INIT=16'hF077;
LUT4 mem_rdata_24_s4 (
	.I0(mem_rdata_27_8),
	.I1(mem_rdata_24_10),
	.I2(ram_dout[24]),
	.I3(vld_set_4),
	.F(mem_rdata_24_7)
);
defparam mem_rdata_24_s4.INIT=16'h0DDD;
LUT4 mem_rdata_24_s5 (
	.I0(dtcm_rdata[24]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[24]),
	.I3(itcm_ready),
	.F(mem_rdata_24_8)
);
defparam mem_rdata_24_s5.INIT=16'hF0BB;
LUT4 mem_rdata_23_s5 (
	.I0(mem_addr_Z[5]),
	.I1(mem_rdata_23_11),
	.I2(mem_rdata_23_12),
	.I3(mem_rdata_23_13),
	.F(mem_rdata_23_8)
);
defparam mem_rdata_23_s5.INIT=16'h0100;
LUT4 mem_rdata_23_s7 (
	.I0(ram_dout[23]),
	.I1(vld_set_7),
	.I2(mem_rdata_31_19),
	.I3(mem_rdata_20_17),
	.F(mem_rdata_23_10)
);
defparam mem_rdata_23_s7.INIT=16'hF800;
LUT2 mem_rdata_22_s5 (
	.I0(ram_dout[22]),
	.I1(vld_set_7),
	.F(mem_rdata_22_8)
);
defparam mem_rdata_22_s5.INIT=4'h8;
LUT4 mem_rdata_22_s6 (
	.I0(mem_addr_Z[5]),
	.I1(mem_rdata_22_12),
	.I2(mem_rdata_31_19),
	.I3(wr_cleardebint_ena_6),
	.F(mem_rdata_22_9)
);
defparam mem_rdata_22_s6.INIT=16'h3010;
LUT4 mem_rdata_22_s7 (
	.I0(wbmem_ready),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(vld_set_6),
	.F(mem_rdata_22_10)
);
defparam mem_rdata_22_s7.INIT=16'h4000;
LUT4 mem_rdata_21_s3 (
	.I0(vld_set_7),
	.I1(ram_dout[21]),
	.I2(mem_rdata_21_9),
	.I3(mem_rdata_30_16),
	.F(mem_rdata_21_6)
);
defparam mem_rdata_21_s3.INIT=16'hF800;
LUT4 mem_rdata_21_s4 (
	.I0(simpleuart_reg_div_do[21]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_12),
	.I3(wbmem_ready),
	.F(mem_rdata_21_7)
);
defparam mem_rdata_21_s4.INIT=16'h00BF;
LUT4 mem_rdata_20_s5 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[6]),
	.I3(mem_addr_Z[4]),
	.F(mem_rdata_20_8)
);
defparam mem_rdata_20_s5.INIT=16'hEDFB;
LUT2 mem_rdata_20_s7 (
	.I0(ram_dout[20]),
	.I1(vld_set_7),
	.F(mem_rdata_20_10)
);
defparam mem_rdata_20_s7.INIT=4'h8;
LUT4 mem_rdata_20_s9 (
	.I0(mem_rdata_31_15),
	.I1(simpleuart_reg_div_do[20]),
	.I2(recv_buf_valid),
	.I3(recv_buf_valid_10),
	.F(mem_rdata_20_12)
);
defparam mem_rdata_20_s9.INIT=16'h7077;
LUT4 mem_rdata_19_s5 (
	.I0(mem_addr_Z[30]),
	.I1(itcm_valid_6),
	.I2(vld_set_7),
	.I3(mem_rdata_19_11),
	.F(mem_rdata_19_8)
);
defparam mem_rdata_19_s5.INIT=16'h4000;
LUT4 mem_rdata_19_s7 (
	.I0(mem_rdata_31_15),
	.I1(memory_0_20),
	.I2(mem_rdata_31_21),
	.I3(mem_rdata_19_14),
	.F(mem_rdata_19_10)
);
defparam mem_rdata_19_s7.INIT=16'h8000;
LUT3 mem_rdata_18_s5 (
	.I0(mem_rdata_18_11),
	.I1(mem_addr_Z[6]),
	.I2(mem_rdata_27_8),
	.F(mem_rdata_18_8)
);
defparam mem_rdata_18_s5.INIT=8'hE0;
LUT2 mem_rdata_18_s6 (
	.I0(mem_rdata_18_12),
	.I1(mem_rdata_18_13),
	.F(mem_rdata_18_9)
);
defparam mem_rdata_18_s6.INIT=4'h2;
LUT2 mem_rdata_18_s7 (
	.I0(ram_dout[18]),
	.I1(vld_set_4),
	.F(mem_rdata_18_10)
);
defparam mem_rdata_18_s7.INIT=4'h8;
LUT4 mem_rdata_17_s3 (
	.I0(mem_rdata_27_8),
	.I1(ram_dout[17]),
	.I2(vld_set_4),
	.I3(mem_rdata_19_13),
	.F(mem_rdata_17_6)
);
defparam mem_rdata_17_s3.INIT=16'h15BF;
LUT4 mem_rdata_17_s4 (
	.I0(simpleuart_reg_div_do[17]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_13),
	.I3(wbmem_ready),
	.F(mem_rdata_17_7)
);
defparam mem_rdata_17_s4.INIT=16'h00BF;
LUT4 mem_rdata_16_s3 (
	.I0(vld_set_7),
	.I1(ram_dout[16]),
	.I2(mem_rdata_19_13),
	.I3(mem_rdata_19_12),
	.F(mem_rdata_16_6)
);
defparam mem_rdata_16_s3.INIT=16'hF800;
LUT4 mem_rdata_16_s4 (
	.I0(simpleuart_reg_div_do[16]),
	.I1(mem_addr_Z[2]),
	.I2(mem_rdata_31_12),
	.I3(wbmem_ready),
	.F(mem_rdata_16_7)
);
defparam mem_rdata_16_s4.INIT=16'h00BF;
LUT4 mem_rdata_31_s14 (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[5]),
	.F(mem_rdata_31_17)
);
defparam mem_rdata_31_s14.INIT=16'h4000;
LUT4 mem_rdata_31_s15 (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[6]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[5]),
	.F(mem_rdata_31_18)
);
defparam mem_rdata_31_s15.INIT=16'h09D0;
LUT4 mem_rdata_31_s16 (
	.I0(mem_addr_Z[8]),
	.I1(mem_addr_Z[9]),
	.I2(mem_addr_Z[10]),
	.I3(mem_addr_Z[11]),
	.F(mem_rdata_31_19)
);
defparam mem_rdata_31_s16.INIT=16'h0100;
LUT4 mem_rdata_31_s17 (
	.I0(mem_addr_Z[26]),
	.I1(mem_addr_Z[27]),
	.I2(mem_addr_Z[31]),
	.I3(mem_valid_Z),
	.F(mem_rdata_31_20)
);
defparam mem_rdata_31_s17.INIT=16'h0100;
LUT4 mem_rdata_31_s18 (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[7]),
	.I2(mem_addr_Z[9]),
	.I3(mem_addr_Z[10]),
	.F(mem_rdata_31_21)
);
defparam mem_rdata_31_s18.INIT=16'h0001;
LUT3 mem_rdata_31_s19 (
	.I0(mem_addr_Z[13]),
	.I1(mem_addr_Z[14]),
	.I2(mem_addr_Z[15]),
	.F(mem_rdata_31_22)
);
defparam mem_rdata_31_s19.INIT=8'h01;
LUT4 mem_rdata_31_s20 (
	.I0(mem_addr_Z[31]),
	.I1(mem_addr_Z[25]),
	.I2(mem_addr_Z[24]),
	.I3(mem_valid_Z),
	.F(mem_rdata_31_23)
);
defparam mem_rdata_31_s20.INIT=16'h4000;
LUT4 mem_rdata_31_s21 (
	.I0(mem_addr_Z[30]),
	.I1(mem_addr_Z[8]),
	.I2(mem_addr_Z[11]),
	.I3(mem_addr_Z[12]),
	.F(mem_rdata_31_24)
);
defparam mem_rdata_31_s21.INIT=16'h0001;
LUT3 mem_rdata_30_s6 (
	.I0(mem_rdata_30_13),
	.I1(mem_rdata_31_19),
	.I2(mem_addr_Z[6]),
	.F(mem_rdata_30_9)
);
defparam mem_rdata_30_s6.INIT=8'h40;
LUT2 mem_rdata_30_s7 (
	.I0(ram_dout[30]),
	.I1(vld_set_7),
	.F(mem_rdata_30_10)
);
defparam mem_rdata_30_s7.INIT=4'h8;
LUT4 mem_rdata_30_s8 (
	.I0(mem_addr_Z[6]),
	.I1(mem_rdata_23_11),
	.I2(mem_rdata_30_14),
	.I3(mem_rdata_31_19),
	.F(mem_rdata_30_11)
);
defparam mem_rdata_30_s8.INIT=16'h0100;
LUT4 mem_rdata_29_s8 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[4]),
	.F(mem_rdata_29_11)
);
defparam mem_rdata_29_s8.INIT=16'hE032;
LUT4 mem_rdata_29_s9 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[5]),
	.F(mem_rdata_29_12)
);
defparam mem_rdata_29_s9.INIT=16'h350B;
LUT4 mem_rdata_28_s7 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[4]),
	.F(mem_rdata_28_10)
);
defparam mem_rdata_28_s7.INIT=16'hE074;
LUT4 mem_rdata_28_s8 (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[5]),
	.F(mem_rdata_28_11)
);
defparam mem_rdata_28_s8.INIT=16'h47B5;
LUT4 mem_rdata_26_s9 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[5]),
	.I3(mem_rdata_26_13),
	.F(mem_rdata_26_12)
);
defparam mem_rdata_26_s9.INIT=16'h0096;
LUT4 mem_rdata_25_s7 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[5]),
	.F(mem_rdata_25_10)
);
defparam mem_rdata_25_s7.INIT=16'h31BC;
LUT2 mem_rdata_25_s9 (
	.I0(simpleuart_reg_div_do[25]),
	.I1(mem_rdata_31_15),
	.F(mem_rdata_25_12)
);
defparam mem_rdata_25_s9.INIT=4'h4;
LUT2 mem_rdata_24_s6 (
	.I0(simpleuart_reg_div_do[24]),
	.I1(mem_rdata_31_15),
	.F(mem_rdata_24_9)
);
defparam mem_rdata_24_s6.INIT=4'h4;
LUT3 mem_rdata_24_s7 (
	.I0(mem_rdata_24_11),
	.I1(mem_rdata_24_12),
	.I2(mem_addr_Z[6]),
	.F(mem_rdata_24_10)
);
defparam mem_rdata_24_s7.INIT=8'hC5;
LUT2 mem_rdata_23_s8 (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[2]),
	.F(mem_rdata_23_11)
);
defparam mem_rdata_23_s8.INIT=4'h4;
LUT3 mem_rdata_23_s9 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[6]),
	.F(mem_rdata_23_12)
);
defparam mem_rdata_23_s9.INIT=8'h40;
LUT4 mem_rdata_23_s10 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[6]),
	.I3(mem_addr_Z[4]),
	.F(mem_rdata_23_13)
);
defparam mem_rdata_23_s10.INIT=16'hBEC3;
LUT4 mem_rdata_22_s9 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[6]),
	.F(mem_rdata_22_12)
);
defparam mem_rdata_22_s9.INIT=16'hF7AC;
LUT3 mem_rdata_21_s6 (
	.I0(mem_addr_Z[6]),
	.I1(mem_rdata_21_10),
	.I2(mem_rdata_31_19),
	.F(mem_rdata_21_9)
);
defparam mem_rdata_21_s6.INIT=8'h10;
LUT2 mem_rdata_20_s10 (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[5]),
	.F(mem_rdata_20_13)
);
defparam mem_rdata_20_s10.INIT=4'h4;
LUT4 mem_rdata_19_s8 (
	.I0(mem_addr_Z[24]),
	.I1(mem_addr_Z[25]),
	.I2(mem_addr_Z[31]),
	.I3(mem_valid_Z),
	.F(mem_rdata_19_11)
);
defparam mem_rdata_19_s8.INIT=16'h0100;
LUT3 mem_rdata_19_s9 (
	.I0(mem_addr_Z[30]),
	.I1(itcm_valid_6),
	.I2(mem_rdata_19_11),
	.F(mem_rdata_19_12)
);
defparam mem_rdata_19_s9.INIT=8'h40;
LUT3 mem_rdata_19_s10 (
	.I0(mem_addr_Z[2]),
	.I1(mem_rdata_31_19),
	.I2(mem_rdata_19_15),
	.F(mem_rdata_19_13)
);
defparam mem_rdata_19_s10.INIT=8'h40;
LUT4 mem_rdata_19_s11 (
	.I0(mem_addr_Z[13]),
	.I1(mem_addr_Z[14]),
	.I2(mem_addr_Z[15]),
	.I3(mem_addr_Z[16]),
	.F(mem_rdata_19_14)
);
defparam mem_rdata_19_s11.INIT=16'h0001;
LUT4 mem_rdata_18_s8 (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[5]),
	.F(mem_rdata_18_11)
);
defparam mem_rdata_18_s8.INIT=16'hC200;
LUT4 mem_rdata_18_s9 (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[5]),
	.F(mem_rdata_18_12)
);
defparam mem_rdata_18_s9.INIT=16'hACFB;
LUT4 mem_rdata_18_s10 (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[4]),
	.F(mem_rdata_18_13)
);
defparam mem_rdata_18_s10.INIT=16'h00F4;
LUT4 mem_rdata_30_s10 (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[5]),
	.F(mem_rdata_30_13)
);
defparam mem_rdata_30_s10.INIT=16'hACD0;
LUT4 mem_rdata_30_s11 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[3]),
	.F(mem_rdata_30_14)
);
defparam mem_rdata_30_s11.INIT=16'h004F;
LUT4 mem_rdata_26_s10 (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[6]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[4]),
	.F(mem_rdata_26_13)
);
defparam mem_rdata_26_s10.INIT=16'hF40B;
LUT4 mem_rdata_24_s8 (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[4]),
	.I3(mem_addr_Z[2]),
	.F(mem_rdata_24_11)
);
defparam mem_rdata_24_s8.INIT=16'hB0CF;
LUT4 mem_rdata_24_s9 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[4]),
	.I3(mem_addr_Z[3]),
	.F(mem_rdata_24_12)
);
defparam mem_rdata_24_s9.INIT=16'hEFF2;
LUT4 mem_rdata_21_s7 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[4]),
	.I3(mem_addr_Z[3]),
	.F(mem_rdata_21_10)
);
defparam mem_rdata_21_s7.INIT=16'h3E5F;
LUT4 mem_rdata_19_s12 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[6]),
	.F(mem_rdata_19_15)
);
defparam mem_rdata_19_s12.INIT=16'h4000;
LUT4 mem_rdata_19_s13 (
	.I0(mem_addr_Z[30]),
	.I1(itcm_valid_6),
	.I2(mem_rdata_19_11),
	.I3(mem_rdata_19_13),
	.F(mem_rdata_19_17)
);
defparam mem_rdata_19_s13.INIT=16'h4000;
LUT4 mem_rdata_24_s10 (
	.I0(mem_rdata_24_16),
	.I1(mem_rdata_24_7),
	.I2(mem_rdata_31_5),
	.I3(mem_rdata_24_8),
	.F(mem_rdata[24])
);
defparam mem_rdata_24_s10.INIT=16'h1500;
LUT4 mem_rdata_26_s11 (
	.I0(mem_rdata_26_4),
	.I1(mem_rdata_26_5),
	.I2(itcm_ready),
	.I3(itcm_rdata[26]),
	.F(mem_rdata[26])
);
defparam mem_rdata_26_s11.INIT=16'hF444;
LUT4 mem_rdata_28_s9 (
	.I0(mem_rdata_28_4),
	.I1(mem_rdata_28_9),
	.I2(itcm_rdata[28]),
	.I3(itcm_ready),
	.F(mem_rdata[28])
);
defparam mem_rdata_28_s9.INIT=16'hFABB;
LUT3 mem_rdata_20_s11 (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[5]),
	.I2(mem_rdata_31_19),
	.F(mem_rdata_20_15)
);
defparam mem_rdata_20_s11.INIT=8'hB0;
LUT4 mem_rdata_23_s11 (
	.I0(vld_set_7),
	.I1(mem_addr_Z[6]),
	.I2(mem_addr_Z[4]),
	.I3(mem_addr_Z[2]),
	.F(mem_rdata_23_15)
);
defparam mem_rdata_23_s11.INIT=16'h5455;
LUT4 mem_rdata_25_s10 (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[3]),
	.F(mem_rdata_25_14)
);
defparam mem_rdata_25_s10.INIT=16'hBBB2;
LUT4 itcm_valid_s4 (
	.I0(itcm_valid_6),
	.I1(mem_addr_Z[30]),
	.I2(mem_addr_Z[31]),
	.I3(mem_valid_Z),
	.F(itcm_valid_9)
);
defparam itcm_valid_s4.INIT=16'h0200;
LUT4 n1129_s2 (
	.I0(mem_wstrb_Z[3]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_12),
	.I3(mem_rdata_31_13),
	.F(n1129_7)
);
defparam n1129_s2.INIT=16'h8000;
LUT4 n1130_s2 (
	.I0(mem_wstrb_Z[2]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_12),
	.I3(mem_rdata_31_13),
	.F(n1130_7)
);
defparam n1130_s2.INIT=16'h8000;
LUT4 n1131_s2 (
	.I0(mem_wstrb_Z[1]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_12),
	.I3(mem_rdata_31_13),
	.F(n1131_7)
);
defparam n1131_s2.INIT=16'h8000;
LUT4 n1132_s2 (
	.I0(mem_wstrb_Z[0]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_12),
	.I3(mem_rdata_31_13),
	.F(n1132_7)
);
defparam n1132_s2.INIT=16'h8000;
LUT4 mem_rdata_30_s12 (
	.I0(mem_addr_Z[24]),
	.I1(mem_addr_Z[25]),
	.I2(wbm_adr_o_30_6),
	.I3(mem_rdata_31_20),
	.F(mem_rdata_30_16)
);
defparam mem_rdata_30_s12.INIT=16'h1000;
LUT4 mem_rdata_20_s12 (
	.I0(itcm_valid_6),
	.I1(itcm_valid_7),
	.I2(mem_addr_Z[24]),
	.I3(mem_addr_Z[25]),
	.F(mem_rdata_20_17)
);
defparam mem_rdata_20_s12.INIT=16'h0008;
LUT4 mem_rdata_16_s6 (
	.I0(wbmem_rdata[16]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(mem_rdata_16_10)
);
defparam mem_rdata_16_s6.INIT=16'h0007;
LUT4 mem_rdata_17_s6 (
	.I0(wbmem_rdata[17]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(mem_rdata_17_10)
);
defparam mem_rdata_17_s6.INIT=16'h0007;
LUT4 mem_rdata_21_s8 (
	.I0(wbmem_rdata[21]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(mem_rdata_21_12)
);
defparam mem_rdata_21_s8.INIT=16'h0007;
LUT4 mem_rdata_22_s10 (
	.I0(wbmem_rdata[22]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(mem_rdata_22_14)
);
defparam mem_rdata_22_s10.INIT=16'h0007;
LUT4 mem_rdata_30_s13 (
	.I0(wbmem_rdata[30]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(mem_rdata_30_18)
);
defparam mem_rdata_30_s13.INIT=16'h0007;
LUT4 mem_rdata_18_s11 (
	.I0(wbmem_rdata[18]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(mem_rdata_18_15)
);
defparam mem_rdata_18_s11.INIT=16'h0007;
LUT4 mem_rdata_19_s14 (
	.I0(wbmem_rdata[19]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(mem_rdata_19_19)
);
defparam mem_rdata_19_s14.INIT=16'h0007;
LUT4 mem_rdata_20_s13 (
	.I0(wbmem_rdata[20]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(mem_rdata_20_19)
);
defparam mem_rdata_20_s13.INIT=16'h000B;
LUT4 mem_rdata_23_s12 (
	.I0(wbmem_rdata[23]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(mem_rdata_23_17)
);
defparam mem_rdata_23_s12.INIT=16'h0007;
LUT3 mem_rdata_24_s11 (
	.I0(mem_rdata_24_6),
	.I1(itcm_ready),
	.I2(dtcm_ready),
	.F(mem_rdata_24_16)
);
defparam mem_rdata_24_s11.INIT=8'h01;
LUT4 mem_rdata_29_s10 (
	.I0(wbmem_rdata[29]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(mem_rdata_29_14)
);
defparam mem_rdata_29_s10.INIT=16'h0007;
DFFC irq_reg_0_31_s0 (
	.D(n583_3),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_0[31])
);
defparam irq_reg_0_31_s0.INIT=1'b0;
DFFC irq_reg_0_30_s0 (
	.D(n582_3),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_0[30])
);
defparam irq_reg_0_30_s0.INIT=1'b0;
DFFC irq_reg_0_29_s0 (
	.D(n581_3),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_0[29])
);
defparam irq_reg_0_29_s0.INIT=1'b0;
DFFC irq_reg_0_28_s0 (
	.D(n580_3),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_0[28])
);
defparam irq_reg_0_28_s0.INIT=1'b0;
DFFC irq_reg_0_27_s0 (
	.D(n579_3),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_0[27])
);
defparam irq_reg_0_27_s0.INIT=1'b0;
DFFC irq_reg_0_26_s0 (
	.D(n578_3),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_0[26])
);
defparam irq_reg_0_26_s0.INIT=1'b0;
DFFC irq_reg_0_25_s0 (
	.D(n577_3),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_0[25])
);
defparam irq_reg_0_25_s0.INIT=1'b0;
DFFC irq_reg_0_24_s0 (
	.D(n576_3),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_0[24])
);
defparam irq_reg_0_24_s0.INIT=1'b0;
DFFC irq_reg_0_23_s0 (
	.D(n575_3),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_0[23])
);
defparam irq_reg_0_23_s0.INIT=1'b0;
DFFC irq_reg_0_22_s0 (
	.D(n574_3),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_0[22])
);
defparam irq_reg_0_22_s0.INIT=1'b0;
DFFC irq_reg_0_21_s0 (
	.D(n573_3),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_0[21])
);
defparam irq_reg_0_21_s0.INIT=1'b0;
DFFC irq_reg_0_20_s0 (
	.D(n572_3),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_0[20])
);
defparam irq_reg_0_20_s0.INIT=1'b0;
DFFC irq_reg_0_4_s0 (
	.D(dbg_irq),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_0[4])
);
defparam irq_reg_0_4_s0.INIT=1'b0;
DFFC irq_reg_1_31_s0 (
	.D(irq_reg_0[31]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_1[31])
);
defparam irq_reg_1_31_s0.INIT=1'b0;
DFFC irq_reg_1_30_s0 (
	.D(irq_reg_0[30]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_1[30])
);
defparam irq_reg_1_30_s0.INIT=1'b0;
DFFC irq_reg_1_29_s0 (
	.D(irq_reg_0[29]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_1[29])
);
defparam irq_reg_1_29_s0.INIT=1'b0;
DFFC irq_reg_1_28_s0 (
	.D(irq_reg_0[28]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_1[28])
);
defparam irq_reg_1_28_s0.INIT=1'b0;
DFFC irq_reg_1_27_s0 (
	.D(irq_reg_0[27]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_1[27])
);
defparam irq_reg_1_27_s0.INIT=1'b0;
DFFC irq_reg_1_26_s0 (
	.D(irq_reg_0[26]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_1[26])
);
defparam irq_reg_1_26_s0.INIT=1'b0;
DFFC irq_reg_1_25_s0 (
	.D(irq_reg_0[25]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_1[25])
);
defparam irq_reg_1_25_s0.INIT=1'b0;
DFFC irq_reg_1_24_s0 (
	.D(irq_reg_0[24]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_1[24])
);
defparam irq_reg_1_24_s0.INIT=1'b0;
DFFC irq_reg_1_23_s0 (
	.D(irq_reg_0[23]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_1[23])
);
defparam irq_reg_1_23_s0.INIT=1'b0;
DFFC irq_reg_1_22_s0 (
	.D(irq_reg_0[22]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_1[22])
);
defparam irq_reg_1_22_s0.INIT=1'b0;
DFFC irq_reg_1_21_s0 (
	.D(irq_reg_0[21]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_1[21])
);
defparam irq_reg_1_21_s0.INIT=1'b0;
DFFC irq_reg_1_20_s0 (
	.D(irq_reg_0[20]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_1[20])
);
defparam irq_reg_1_20_s0.INIT=1'b0;
DFFC irq_reg_2_31_s0 (
	.D(irq_reg_1[31]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_2[31])
);
defparam irq_reg_2_31_s0.INIT=1'b0;
DFFC irq_reg_2_30_s0 (
	.D(irq_reg_1[30]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_2[30])
);
defparam irq_reg_2_30_s0.INIT=1'b0;
DFFC irq_reg_2_29_s0 (
	.D(irq_reg_1[29]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_2[29])
);
defparam irq_reg_2_29_s0.INIT=1'b0;
DFFC irq_reg_2_28_s0 (
	.D(irq_reg_1[28]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_2[28])
);
defparam irq_reg_2_28_s0.INIT=1'b0;
DFFC irq_reg_2_27_s0 (
	.D(irq_reg_1[27]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_2[27])
);
defparam irq_reg_2_27_s0.INIT=1'b0;
DFFC irq_reg_2_26_s0 (
	.D(irq_reg_1[26]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_2[26])
);
defparam irq_reg_2_26_s0.INIT=1'b0;
DFFC irq_reg_2_25_s0 (
	.D(irq_reg_1[25]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_2[25])
);
defparam irq_reg_2_25_s0.INIT=1'b0;
DFFC irq_reg_2_24_s0 (
	.D(irq_reg_1[24]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_2[24])
);
defparam irq_reg_2_24_s0.INIT=1'b0;
DFFC irq_reg_2_23_s0 (
	.D(irq_reg_1[23]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_2[23])
);
defparam irq_reg_2_23_s0.INIT=1'b0;
DFFC irq_reg_2_22_s0 (
	.D(irq_reg_1[22]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_2[22])
);
defparam irq_reg_2_22_s0.INIT=1'b0;
DFFC irq_reg_2_21_s0 (
	.D(irq_reg_1[21]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_2[21])
);
defparam irq_reg_2_21_s0.INIT=1'b0;
DFFC irq_reg_2_20_s0 (
	.D(irq_reg_1[20]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_2[20])
);
defparam irq_reg_2_20_s0.INIT=1'b0;
DFFC irq_reg_2_4_s0 (
	.D(dcsr_r_43[5]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(irq_reg_2[4])
);
defparam irq_reg_2_4_s0.INIT=1'b0;
DFFNR rstdly_14_s1 (
	.D(rstdly[13]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[14])
);
defparam rstdly_14_s1.INIT=1'b0;
DFFNR rstdly_13_s1 (
	.D(rstdly[12]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[13])
);
defparam rstdly_13_s1.INIT=1'b0;
DFFNR rstdly_12_s1 (
	.D(rstdly[11]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[12])
);
defparam rstdly_12_s1.INIT=1'b0;
DFFNR rstdly_11_s1 (
	.D(rstdly[10]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[11])
);
defparam rstdly_11_s1.INIT=1'b0;
DFFNR rstdly_10_s1 (
	.D(rstdly[9]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[10])
);
defparam rstdly_10_s1.INIT=1'b0;
DFFNR rstdly_9_s1 (
	.D(rstdly[8]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[9])
);
defparam rstdly_9_s1.INIT=1'b0;
DFFNR rstdly_8_s1 (
	.D(rstdly[7]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[8])
);
defparam rstdly_8_s1.INIT=1'b0;
DFFNR rstdly_7_s1 (
	.D(rstdly[6]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[7])
);
defparam rstdly_7_s1.INIT=1'b0;
DFFNR rstdly_6_s1 (
	.D(rstdly[5]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[6])
);
defparam rstdly_6_s1.INIT=1'b0;
DFFNR rstdly_5_s1 (
	.D(rstdly[4]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[5])
);
defparam rstdly_5_s1.INIT=1'b0;
DFFNR rstdly_4_s1 (
	.D(rstdly[3]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[4])
);
defparam rstdly_4_s1.INIT=1'b0;
DFFNR rstdly_3_s1 (
	.D(rstdly[2]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[3])
);
defparam rstdly_3_s1.INIT=1'b0;
DFFNR rstdly_2_s1 (
	.D(rstdly[1]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[2])
);
defparam rstdly_2_s1.INIT=1'b0;
DFFNR rstdly_1_s1 (
	.D(rstdly[0]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[1])
);
defparam rstdly_1_s1.INIT=1'b0;
DFFN rstdly_0_s1 (
	.D(resetn_in),
	.CLK(clk_in),
	.Q(rstdly[0])
);
defparam rstdly_0_s1.INIT=1'b0;
DFFNR rstdly_15_s1 (
	.D(rstdly[14]),
	.CLK(clk_in),
	.RESET(n41_5),
	.Q(rstdly[15])
);
defparam rstdly_15_s1.INIT=1'b0;
INV n41_s2 (
	.I(resetn_in),
	.O(n41_5)
);
LUT3 \core/n11918_s139  (
	.I0(\core/cpuregs[0] [31]),
	.I1(\core/cpuregs[1] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_122 )
);
defparam \core/n11918_s139 .INIT=8'hCA;
LUT3 \core/n11918_s140  (
	.I0(\core/cpuregs[2] [31]),
	.I1(\core/cpuregs[3] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_123 )
);
defparam \core/n11918_s140 .INIT=8'hCA;
LUT3 \core/n11918_s141  (
	.I0(\core/cpuregs[4] [31]),
	.I1(\core/cpuregs[5] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_124 )
);
defparam \core/n11918_s141 .INIT=8'hCA;
LUT3 \core/n11918_s142  (
	.I0(\core/cpuregs[6] [31]),
	.I1(\core/cpuregs[7] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_125 )
);
defparam \core/n11918_s142 .INIT=8'hCA;
LUT3 \core/n11918_s143  (
	.I0(\core/cpuregs[8] [31]),
	.I1(\core/cpuregs[9] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_126 )
);
defparam \core/n11918_s143 .INIT=8'hCA;
LUT3 \core/n11918_s144  (
	.I0(\core/cpuregs[10] [31]),
	.I1(\core/cpuregs[11] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_127 )
);
defparam \core/n11918_s144 .INIT=8'hCA;
LUT3 \core/n11918_s145  (
	.I0(\core/cpuregs[12] [31]),
	.I1(\core/cpuregs[13] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_128 )
);
defparam \core/n11918_s145 .INIT=8'hCA;
LUT3 \core/n11918_s146  (
	.I0(\core/cpuregs[14] [31]),
	.I1(\core/cpuregs[15] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_129 )
);
defparam \core/n11918_s146 .INIT=8'hCA;
LUT3 \core/n11918_s147  (
	.I0(\core/cpuregs[16] [31]),
	.I1(\core/cpuregs[17] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_130 )
);
defparam \core/n11918_s147 .INIT=8'hCA;
LUT3 \core/n11918_s148  (
	.I0(\core/cpuregs[18] [31]),
	.I1(\core/cpuregs[19] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_131 )
);
defparam \core/n11918_s148 .INIT=8'hCA;
LUT3 \core/n11918_s149  (
	.I0(\core/cpuregs[20] [31]),
	.I1(\core/cpuregs[21] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_132 )
);
defparam \core/n11918_s149 .INIT=8'hCA;
LUT3 \core/n11918_s150  (
	.I0(\core/cpuregs[22] [31]),
	.I1(\core/cpuregs[23] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_133 )
);
defparam \core/n11918_s150 .INIT=8'hCA;
LUT3 \core/n11918_s151  (
	.I0(\core/cpuregs[24] [31]),
	.I1(\core/cpuregs[25] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_134 )
);
defparam \core/n11918_s151 .INIT=8'hCA;
LUT3 \core/n11918_s152  (
	.I0(\core/cpuregs[26] [31]),
	.I1(\core/cpuregs[27] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_135 )
);
defparam \core/n11918_s152 .INIT=8'hCA;
LUT3 \core/n11918_s153  (
	.I0(\core/cpuregs[28] [31]),
	.I1(\core/cpuregs[29] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_136 )
);
defparam \core/n11918_s153 .INIT=8'hCA;
LUT3 \core/n11918_s154  (
	.I0(\core/cpuregs[30] [31]),
	.I1(\core/cpuregs[31] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_137 )
);
defparam \core/n11918_s154 .INIT=8'hCA;
LUT3 \core/n11918_s155  (
	.I0(\core/cpuregs[32] [31]),
	.I1(\core/cpuregs[33] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_138 )
);
defparam \core/n11918_s155 .INIT=8'hCA;
LUT3 \core/n11918_s156  (
	.I0(\core/cpuregs[34] [31]),
	.I1(\core/cpuregs[35] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_139 )
);
defparam \core/n11918_s156 .INIT=8'hCA;
LUT3 \core/n11919_s139  (
	.I0(\core/cpuregs[0] [30]),
	.I1(\core/cpuregs[1] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_122 )
);
defparam \core/n11919_s139 .INIT=8'hCA;
LUT3 \core/n11919_s140  (
	.I0(\core/cpuregs[2] [30]),
	.I1(\core/cpuregs[3] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_123 )
);
defparam \core/n11919_s140 .INIT=8'hCA;
LUT3 \core/n11919_s141  (
	.I0(\core/cpuregs[4] [30]),
	.I1(\core/cpuregs[5] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_124 )
);
defparam \core/n11919_s141 .INIT=8'hCA;
LUT3 \core/n11919_s142  (
	.I0(\core/cpuregs[6] [30]),
	.I1(\core/cpuregs[7] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_125 )
);
defparam \core/n11919_s142 .INIT=8'hCA;
LUT3 \core/n11919_s143  (
	.I0(\core/cpuregs[8] [30]),
	.I1(\core/cpuregs[9] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_126 )
);
defparam \core/n11919_s143 .INIT=8'hCA;
LUT3 \core/n11919_s144  (
	.I0(\core/cpuregs[10] [30]),
	.I1(\core/cpuregs[11] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_127 )
);
defparam \core/n11919_s144 .INIT=8'hCA;
LUT3 \core/n11919_s145  (
	.I0(\core/cpuregs[12] [30]),
	.I1(\core/cpuregs[13] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_128 )
);
defparam \core/n11919_s145 .INIT=8'hCA;
LUT3 \core/n11919_s146  (
	.I0(\core/cpuregs[14] [30]),
	.I1(\core/cpuregs[15] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_129 )
);
defparam \core/n11919_s146 .INIT=8'hCA;
LUT3 \core/n11919_s147  (
	.I0(\core/cpuregs[16] [30]),
	.I1(\core/cpuregs[17] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_130 )
);
defparam \core/n11919_s147 .INIT=8'hCA;
LUT3 \core/n11919_s148  (
	.I0(\core/cpuregs[18] [30]),
	.I1(\core/cpuregs[19] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_131 )
);
defparam \core/n11919_s148 .INIT=8'hCA;
LUT3 \core/n11919_s149  (
	.I0(\core/cpuregs[20] [30]),
	.I1(\core/cpuregs[21] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_132 )
);
defparam \core/n11919_s149 .INIT=8'hCA;
LUT3 \core/n11919_s150  (
	.I0(\core/cpuregs[22] [30]),
	.I1(\core/cpuregs[23] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_133 )
);
defparam \core/n11919_s150 .INIT=8'hCA;
LUT3 \core/n11919_s151  (
	.I0(\core/cpuregs[24] [30]),
	.I1(\core/cpuregs[25] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_134 )
);
defparam \core/n11919_s151 .INIT=8'hCA;
LUT3 \core/n11919_s152  (
	.I0(\core/cpuregs[26] [30]),
	.I1(\core/cpuregs[27] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_135 )
);
defparam \core/n11919_s152 .INIT=8'hCA;
LUT3 \core/n11919_s153  (
	.I0(\core/cpuregs[28] [30]),
	.I1(\core/cpuregs[29] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_136 )
);
defparam \core/n11919_s153 .INIT=8'hCA;
LUT3 \core/n11919_s154  (
	.I0(\core/cpuregs[30] [30]),
	.I1(\core/cpuregs[31] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_137 )
);
defparam \core/n11919_s154 .INIT=8'hCA;
LUT3 \core/n11919_s155  (
	.I0(\core/cpuregs[32] [30]),
	.I1(\core/cpuregs[33] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_138 )
);
defparam \core/n11919_s155 .INIT=8'hCA;
LUT3 \core/n11919_s156  (
	.I0(\core/cpuregs[34] [30]),
	.I1(\core/cpuregs[35] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_139 )
);
defparam \core/n11919_s156 .INIT=8'hCA;
LUT3 \core/n11920_s139  (
	.I0(\core/cpuregs[0] [29]),
	.I1(\core/cpuregs[1] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_122 )
);
defparam \core/n11920_s139 .INIT=8'hCA;
LUT3 \core/n11920_s140  (
	.I0(\core/cpuregs[2] [29]),
	.I1(\core/cpuregs[3] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_123 )
);
defparam \core/n11920_s140 .INIT=8'hCA;
LUT3 \core/n11920_s141  (
	.I0(\core/cpuregs[4] [29]),
	.I1(\core/cpuregs[5] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_124 )
);
defparam \core/n11920_s141 .INIT=8'hCA;
LUT3 \core/n11920_s142  (
	.I0(\core/cpuregs[6] [29]),
	.I1(\core/cpuregs[7] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_125 )
);
defparam \core/n11920_s142 .INIT=8'hCA;
LUT3 \core/n11920_s143  (
	.I0(\core/cpuregs[8] [29]),
	.I1(\core/cpuregs[9] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_126 )
);
defparam \core/n11920_s143 .INIT=8'hCA;
LUT3 \core/n11920_s144  (
	.I0(\core/cpuregs[10] [29]),
	.I1(\core/cpuregs[11] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_127 )
);
defparam \core/n11920_s144 .INIT=8'hCA;
LUT3 \core/n11920_s145  (
	.I0(\core/cpuregs[12] [29]),
	.I1(\core/cpuregs[13] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_128 )
);
defparam \core/n11920_s145 .INIT=8'hCA;
LUT3 \core/n11920_s146  (
	.I0(\core/cpuregs[14] [29]),
	.I1(\core/cpuregs[15] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_129 )
);
defparam \core/n11920_s146 .INIT=8'hCA;
LUT3 \core/n11920_s147  (
	.I0(\core/cpuregs[16] [29]),
	.I1(\core/cpuregs[17] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_130 )
);
defparam \core/n11920_s147 .INIT=8'hCA;
LUT3 \core/n11920_s148  (
	.I0(\core/cpuregs[18] [29]),
	.I1(\core/cpuregs[19] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_131 )
);
defparam \core/n11920_s148 .INIT=8'hCA;
LUT3 \core/n11920_s149  (
	.I0(\core/cpuregs[20] [29]),
	.I1(\core/cpuregs[21] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_132 )
);
defparam \core/n11920_s149 .INIT=8'hCA;
LUT3 \core/n11920_s150  (
	.I0(\core/cpuregs[22] [29]),
	.I1(\core/cpuregs[23] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_133 )
);
defparam \core/n11920_s150 .INIT=8'hCA;
LUT3 \core/n11920_s151  (
	.I0(\core/cpuregs[24] [29]),
	.I1(\core/cpuregs[25] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_134 )
);
defparam \core/n11920_s151 .INIT=8'hCA;
LUT3 \core/n11920_s152  (
	.I0(\core/cpuregs[26] [29]),
	.I1(\core/cpuregs[27] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_135 )
);
defparam \core/n11920_s152 .INIT=8'hCA;
LUT3 \core/n11920_s153  (
	.I0(\core/cpuregs[28] [29]),
	.I1(\core/cpuregs[29] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_136 )
);
defparam \core/n11920_s153 .INIT=8'hCA;
LUT3 \core/n11920_s154  (
	.I0(\core/cpuregs[30] [29]),
	.I1(\core/cpuregs[31] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_137 )
);
defparam \core/n11920_s154 .INIT=8'hCA;
LUT3 \core/n11920_s155  (
	.I0(\core/cpuregs[32] [29]),
	.I1(\core/cpuregs[33] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_138 )
);
defparam \core/n11920_s155 .INIT=8'hCA;
LUT3 \core/n11920_s156  (
	.I0(\core/cpuregs[34] [29]),
	.I1(\core/cpuregs[35] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_139 )
);
defparam \core/n11920_s156 .INIT=8'hCA;
LUT3 \core/n11921_s139  (
	.I0(\core/cpuregs[0] [28]),
	.I1(\core/cpuregs[1] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_122 )
);
defparam \core/n11921_s139 .INIT=8'hCA;
LUT3 \core/n11921_s140  (
	.I0(\core/cpuregs[2] [28]),
	.I1(\core/cpuregs[3] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_123 )
);
defparam \core/n11921_s140 .INIT=8'hCA;
LUT3 \core/n11921_s141  (
	.I0(\core/cpuregs[4] [28]),
	.I1(\core/cpuregs[5] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_124 )
);
defparam \core/n11921_s141 .INIT=8'hCA;
LUT3 \core/n11921_s142  (
	.I0(\core/cpuregs[6] [28]),
	.I1(\core/cpuregs[7] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_125 )
);
defparam \core/n11921_s142 .INIT=8'hCA;
LUT3 \core/n11921_s143  (
	.I0(\core/cpuregs[8] [28]),
	.I1(\core/cpuregs[9] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_126 )
);
defparam \core/n11921_s143 .INIT=8'hCA;
LUT3 \core/n11921_s144  (
	.I0(\core/cpuregs[10] [28]),
	.I1(\core/cpuregs[11] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_127 )
);
defparam \core/n11921_s144 .INIT=8'hCA;
LUT3 \core/n11921_s145  (
	.I0(\core/cpuregs[12] [28]),
	.I1(\core/cpuregs[13] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_128 )
);
defparam \core/n11921_s145 .INIT=8'hCA;
LUT3 \core/n11921_s146  (
	.I0(\core/cpuregs[14] [28]),
	.I1(\core/cpuregs[15] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_129 )
);
defparam \core/n11921_s146 .INIT=8'hCA;
LUT3 \core/n11921_s147  (
	.I0(\core/cpuregs[16] [28]),
	.I1(\core/cpuregs[17] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_130 )
);
defparam \core/n11921_s147 .INIT=8'hCA;
LUT3 \core/n11921_s148  (
	.I0(\core/cpuregs[18] [28]),
	.I1(\core/cpuregs[19] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_131 )
);
defparam \core/n11921_s148 .INIT=8'hCA;
LUT3 \core/n11921_s149  (
	.I0(\core/cpuregs[20] [28]),
	.I1(\core/cpuregs[21] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_132 )
);
defparam \core/n11921_s149 .INIT=8'hCA;
LUT3 \core/n11921_s150  (
	.I0(\core/cpuregs[22] [28]),
	.I1(\core/cpuregs[23] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_133 )
);
defparam \core/n11921_s150 .INIT=8'hCA;
LUT3 \core/n11921_s151  (
	.I0(\core/cpuregs[24] [28]),
	.I1(\core/cpuregs[25] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_134 )
);
defparam \core/n11921_s151 .INIT=8'hCA;
LUT3 \core/n11921_s152  (
	.I0(\core/cpuregs[26] [28]),
	.I1(\core/cpuregs[27] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_135 )
);
defparam \core/n11921_s152 .INIT=8'hCA;
LUT3 \core/n11921_s153  (
	.I0(\core/cpuregs[28] [28]),
	.I1(\core/cpuregs[29] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_136 )
);
defparam \core/n11921_s153 .INIT=8'hCA;
LUT3 \core/n11921_s154  (
	.I0(\core/cpuregs[30] [28]),
	.I1(\core/cpuregs[31] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_137 )
);
defparam \core/n11921_s154 .INIT=8'hCA;
LUT3 \core/n11921_s155  (
	.I0(\core/cpuregs[32] [28]),
	.I1(\core/cpuregs[33] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_138 )
);
defparam \core/n11921_s155 .INIT=8'hCA;
LUT3 \core/n11921_s156  (
	.I0(\core/cpuregs[34] [28]),
	.I1(\core/cpuregs[35] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_139 )
);
defparam \core/n11921_s156 .INIT=8'hCA;
LUT3 \core/n11922_s139  (
	.I0(\core/cpuregs[0] [27]),
	.I1(\core/cpuregs[1] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_122 )
);
defparam \core/n11922_s139 .INIT=8'hCA;
LUT3 \core/n11922_s140  (
	.I0(\core/cpuregs[2] [27]),
	.I1(\core/cpuregs[3] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_123 )
);
defparam \core/n11922_s140 .INIT=8'hCA;
LUT3 \core/n11922_s141  (
	.I0(\core/cpuregs[4] [27]),
	.I1(\core/cpuregs[5] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_124 )
);
defparam \core/n11922_s141 .INIT=8'hCA;
LUT3 \core/n11922_s142  (
	.I0(\core/cpuregs[6] [27]),
	.I1(\core/cpuregs[7] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_125 )
);
defparam \core/n11922_s142 .INIT=8'hCA;
LUT3 \core/n11922_s143  (
	.I0(\core/cpuregs[8] [27]),
	.I1(\core/cpuregs[9] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_126 )
);
defparam \core/n11922_s143 .INIT=8'hCA;
LUT3 \core/n11922_s144  (
	.I0(\core/cpuregs[10] [27]),
	.I1(\core/cpuregs[11] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_127 )
);
defparam \core/n11922_s144 .INIT=8'hCA;
LUT3 \core/n11922_s145  (
	.I0(\core/cpuregs[12] [27]),
	.I1(\core/cpuregs[13] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_128 )
);
defparam \core/n11922_s145 .INIT=8'hCA;
LUT3 \core/n11922_s146  (
	.I0(\core/cpuregs[14] [27]),
	.I1(\core/cpuregs[15] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_129 )
);
defparam \core/n11922_s146 .INIT=8'hCA;
LUT3 \core/n11922_s147  (
	.I0(\core/cpuregs[16] [27]),
	.I1(\core/cpuregs[17] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_130 )
);
defparam \core/n11922_s147 .INIT=8'hCA;
LUT3 \core/n11922_s148  (
	.I0(\core/cpuregs[18] [27]),
	.I1(\core/cpuregs[19] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_131 )
);
defparam \core/n11922_s148 .INIT=8'hCA;
LUT3 \core/n11922_s149  (
	.I0(\core/cpuregs[20] [27]),
	.I1(\core/cpuregs[21] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_132 )
);
defparam \core/n11922_s149 .INIT=8'hCA;
LUT3 \core/n11922_s150  (
	.I0(\core/cpuregs[22] [27]),
	.I1(\core/cpuregs[23] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_133 )
);
defparam \core/n11922_s150 .INIT=8'hCA;
LUT3 \core/n11922_s151  (
	.I0(\core/cpuregs[24] [27]),
	.I1(\core/cpuregs[25] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_134 )
);
defparam \core/n11922_s151 .INIT=8'hCA;
LUT3 \core/n11922_s152  (
	.I0(\core/cpuregs[26] [27]),
	.I1(\core/cpuregs[27] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_135 )
);
defparam \core/n11922_s152 .INIT=8'hCA;
LUT3 \core/n11922_s153  (
	.I0(\core/cpuregs[28] [27]),
	.I1(\core/cpuregs[29] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_136 )
);
defparam \core/n11922_s153 .INIT=8'hCA;
LUT3 \core/n11922_s154  (
	.I0(\core/cpuregs[30] [27]),
	.I1(\core/cpuregs[31] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_137 )
);
defparam \core/n11922_s154 .INIT=8'hCA;
LUT3 \core/n11922_s155  (
	.I0(\core/cpuregs[32] [27]),
	.I1(\core/cpuregs[33] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_138 )
);
defparam \core/n11922_s155 .INIT=8'hCA;
LUT3 \core/n11922_s156  (
	.I0(\core/cpuregs[34] [27]),
	.I1(\core/cpuregs[35] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_139 )
);
defparam \core/n11922_s156 .INIT=8'hCA;
LUT3 \core/n11923_s139  (
	.I0(\core/cpuregs[0] [26]),
	.I1(\core/cpuregs[1] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_122 )
);
defparam \core/n11923_s139 .INIT=8'hCA;
LUT3 \core/n11923_s140  (
	.I0(\core/cpuregs[2] [26]),
	.I1(\core/cpuregs[3] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_123 )
);
defparam \core/n11923_s140 .INIT=8'hCA;
LUT3 \core/n11923_s141  (
	.I0(\core/cpuregs[4] [26]),
	.I1(\core/cpuregs[5] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_124 )
);
defparam \core/n11923_s141 .INIT=8'hCA;
LUT3 \core/n11923_s142  (
	.I0(\core/cpuregs[6] [26]),
	.I1(\core/cpuregs[7] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_125 )
);
defparam \core/n11923_s142 .INIT=8'hCA;
LUT3 \core/n11923_s143  (
	.I0(\core/cpuregs[8] [26]),
	.I1(\core/cpuregs[9] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_126 )
);
defparam \core/n11923_s143 .INIT=8'hCA;
LUT3 \core/n11923_s144  (
	.I0(\core/cpuregs[10] [26]),
	.I1(\core/cpuregs[11] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_127 )
);
defparam \core/n11923_s144 .INIT=8'hCA;
LUT3 \core/n11923_s145  (
	.I0(\core/cpuregs[12] [26]),
	.I1(\core/cpuregs[13] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_128 )
);
defparam \core/n11923_s145 .INIT=8'hCA;
LUT3 \core/n11923_s146  (
	.I0(\core/cpuregs[14] [26]),
	.I1(\core/cpuregs[15] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_129 )
);
defparam \core/n11923_s146 .INIT=8'hCA;
LUT3 \core/n11923_s147  (
	.I0(\core/cpuregs[16] [26]),
	.I1(\core/cpuregs[17] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_130 )
);
defparam \core/n11923_s147 .INIT=8'hCA;
LUT3 \core/n11923_s148  (
	.I0(\core/cpuregs[18] [26]),
	.I1(\core/cpuregs[19] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_131 )
);
defparam \core/n11923_s148 .INIT=8'hCA;
LUT3 \core/n11923_s149  (
	.I0(\core/cpuregs[20] [26]),
	.I1(\core/cpuregs[21] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_132 )
);
defparam \core/n11923_s149 .INIT=8'hCA;
LUT3 \core/n11923_s150  (
	.I0(\core/cpuregs[22] [26]),
	.I1(\core/cpuregs[23] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_133 )
);
defparam \core/n11923_s150 .INIT=8'hCA;
LUT3 \core/n11923_s151  (
	.I0(\core/cpuregs[24] [26]),
	.I1(\core/cpuregs[25] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_134 )
);
defparam \core/n11923_s151 .INIT=8'hCA;
LUT3 \core/n11923_s152  (
	.I0(\core/cpuregs[26] [26]),
	.I1(\core/cpuregs[27] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_135 )
);
defparam \core/n11923_s152 .INIT=8'hCA;
LUT3 \core/n11923_s153  (
	.I0(\core/cpuregs[28] [26]),
	.I1(\core/cpuregs[29] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_136 )
);
defparam \core/n11923_s153 .INIT=8'hCA;
LUT3 \core/n11923_s154  (
	.I0(\core/cpuregs[30] [26]),
	.I1(\core/cpuregs[31] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_137 )
);
defparam \core/n11923_s154 .INIT=8'hCA;
LUT3 \core/n11923_s155  (
	.I0(\core/cpuregs[32] [26]),
	.I1(\core/cpuregs[33] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_138 )
);
defparam \core/n11923_s155 .INIT=8'hCA;
LUT3 \core/n11923_s156  (
	.I0(\core/cpuregs[34] [26]),
	.I1(\core/cpuregs[35] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_139 )
);
defparam \core/n11923_s156 .INIT=8'hCA;
LUT3 \core/n11924_s139  (
	.I0(\core/cpuregs[0] [25]),
	.I1(\core/cpuregs[1] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_122 )
);
defparam \core/n11924_s139 .INIT=8'hCA;
LUT3 \core/n11924_s140  (
	.I0(\core/cpuregs[2] [25]),
	.I1(\core/cpuregs[3] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_123 )
);
defparam \core/n11924_s140 .INIT=8'hCA;
LUT3 \core/n11924_s141  (
	.I0(\core/cpuregs[4] [25]),
	.I1(\core/cpuregs[5] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_124 )
);
defparam \core/n11924_s141 .INIT=8'hCA;
LUT3 \core/n11924_s142  (
	.I0(\core/cpuregs[6] [25]),
	.I1(\core/cpuregs[7] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_125 )
);
defparam \core/n11924_s142 .INIT=8'hCA;
LUT3 \core/n11924_s143  (
	.I0(\core/cpuregs[8] [25]),
	.I1(\core/cpuregs[9] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_126 )
);
defparam \core/n11924_s143 .INIT=8'hCA;
LUT3 \core/n11924_s144  (
	.I0(\core/cpuregs[10] [25]),
	.I1(\core/cpuregs[11] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_127 )
);
defparam \core/n11924_s144 .INIT=8'hCA;
LUT3 \core/n11924_s145  (
	.I0(\core/cpuregs[12] [25]),
	.I1(\core/cpuregs[13] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_128 )
);
defparam \core/n11924_s145 .INIT=8'hCA;
LUT3 \core/n11924_s146  (
	.I0(\core/cpuregs[14] [25]),
	.I1(\core/cpuregs[15] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_129 )
);
defparam \core/n11924_s146 .INIT=8'hCA;
LUT3 \core/n11924_s147  (
	.I0(\core/cpuregs[16] [25]),
	.I1(\core/cpuregs[17] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_130 )
);
defparam \core/n11924_s147 .INIT=8'hCA;
LUT3 \core/n11924_s148  (
	.I0(\core/cpuregs[18] [25]),
	.I1(\core/cpuregs[19] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_131 )
);
defparam \core/n11924_s148 .INIT=8'hCA;
LUT3 \core/n11924_s149  (
	.I0(\core/cpuregs[20] [25]),
	.I1(\core/cpuregs[21] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_132 )
);
defparam \core/n11924_s149 .INIT=8'hCA;
LUT3 \core/n11924_s150  (
	.I0(\core/cpuregs[22] [25]),
	.I1(\core/cpuregs[23] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_133 )
);
defparam \core/n11924_s150 .INIT=8'hCA;
LUT3 \core/n11924_s151  (
	.I0(\core/cpuregs[24] [25]),
	.I1(\core/cpuregs[25] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_134 )
);
defparam \core/n11924_s151 .INIT=8'hCA;
LUT3 \core/n11924_s152  (
	.I0(\core/cpuregs[26] [25]),
	.I1(\core/cpuregs[27] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_135 )
);
defparam \core/n11924_s152 .INIT=8'hCA;
LUT3 \core/n11924_s153  (
	.I0(\core/cpuregs[28] [25]),
	.I1(\core/cpuregs[29] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_136 )
);
defparam \core/n11924_s153 .INIT=8'hCA;
LUT3 \core/n11924_s154  (
	.I0(\core/cpuregs[30] [25]),
	.I1(\core/cpuregs[31] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_137 )
);
defparam \core/n11924_s154 .INIT=8'hCA;
LUT3 \core/n11924_s155  (
	.I0(\core/cpuregs[32] [25]),
	.I1(\core/cpuregs[33] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_138 )
);
defparam \core/n11924_s155 .INIT=8'hCA;
LUT3 \core/n11924_s156  (
	.I0(\core/cpuregs[34] [25]),
	.I1(\core/cpuregs[35] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_139 )
);
defparam \core/n11924_s156 .INIT=8'hCA;
LUT3 \core/n11925_s139  (
	.I0(\core/cpuregs[0] [24]),
	.I1(\core/cpuregs[1] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_122 )
);
defparam \core/n11925_s139 .INIT=8'hCA;
LUT3 \core/n11925_s140  (
	.I0(\core/cpuregs[2] [24]),
	.I1(\core/cpuregs[3] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_123 )
);
defparam \core/n11925_s140 .INIT=8'hCA;
LUT3 \core/n11925_s141  (
	.I0(\core/cpuregs[4] [24]),
	.I1(\core/cpuregs[5] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_124 )
);
defparam \core/n11925_s141 .INIT=8'hCA;
LUT3 \core/n11925_s142  (
	.I0(\core/cpuregs[6] [24]),
	.I1(\core/cpuregs[7] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_125 )
);
defparam \core/n11925_s142 .INIT=8'hCA;
LUT3 \core/n11925_s143  (
	.I0(\core/cpuregs[8] [24]),
	.I1(\core/cpuregs[9] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_126 )
);
defparam \core/n11925_s143 .INIT=8'hCA;
LUT3 \core/n11925_s144  (
	.I0(\core/cpuregs[10] [24]),
	.I1(\core/cpuregs[11] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_127 )
);
defparam \core/n11925_s144 .INIT=8'hCA;
LUT3 \core/n11925_s145  (
	.I0(\core/cpuregs[12] [24]),
	.I1(\core/cpuregs[13] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_128 )
);
defparam \core/n11925_s145 .INIT=8'hCA;
LUT3 \core/n11925_s146  (
	.I0(\core/cpuregs[14] [24]),
	.I1(\core/cpuregs[15] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_129 )
);
defparam \core/n11925_s146 .INIT=8'hCA;
LUT3 \core/n11925_s147  (
	.I0(\core/cpuregs[16] [24]),
	.I1(\core/cpuregs[17] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_130 )
);
defparam \core/n11925_s147 .INIT=8'hCA;
LUT3 \core/n11925_s148  (
	.I0(\core/cpuregs[18] [24]),
	.I1(\core/cpuregs[19] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_131 )
);
defparam \core/n11925_s148 .INIT=8'hCA;
LUT3 \core/n11925_s149  (
	.I0(\core/cpuregs[20] [24]),
	.I1(\core/cpuregs[21] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_132 )
);
defparam \core/n11925_s149 .INIT=8'hCA;
LUT3 \core/n11925_s150  (
	.I0(\core/cpuregs[22] [24]),
	.I1(\core/cpuregs[23] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_133 )
);
defparam \core/n11925_s150 .INIT=8'hCA;
LUT3 \core/n11925_s151  (
	.I0(\core/cpuregs[24] [24]),
	.I1(\core/cpuregs[25] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_134 )
);
defparam \core/n11925_s151 .INIT=8'hCA;
LUT3 \core/n11925_s152  (
	.I0(\core/cpuregs[26] [24]),
	.I1(\core/cpuregs[27] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_135 )
);
defparam \core/n11925_s152 .INIT=8'hCA;
LUT3 \core/n11925_s153  (
	.I0(\core/cpuregs[28] [24]),
	.I1(\core/cpuregs[29] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_136 )
);
defparam \core/n11925_s153 .INIT=8'hCA;
LUT3 \core/n11925_s154  (
	.I0(\core/cpuregs[30] [24]),
	.I1(\core/cpuregs[31] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_137 )
);
defparam \core/n11925_s154 .INIT=8'hCA;
LUT3 \core/n11925_s155  (
	.I0(\core/cpuregs[32] [24]),
	.I1(\core/cpuregs[33] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_138 )
);
defparam \core/n11925_s155 .INIT=8'hCA;
LUT3 \core/n11925_s156  (
	.I0(\core/cpuregs[34] [24]),
	.I1(\core/cpuregs[35] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_139 )
);
defparam \core/n11925_s156 .INIT=8'hCA;
LUT3 \core/n11926_s139  (
	.I0(\core/cpuregs[0] [23]),
	.I1(\core/cpuregs[1] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_122 )
);
defparam \core/n11926_s139 .INIT=8'hCA;
LUT3 \core/n11926_s140  (
	.I0(\core/cpuregs[2] [23]),
	.I1(\core/cpuregs[3] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_123 )
);
defparam \core/n11926_s140 .INIT=8'hCA;
LUT3 \core/n11926_s141  (
	.I0(\core/cpuregs[4] [23]),
	.I1(\core/cpuregs[5] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_124 )
);
defparam \core/n11926_s141 .INIT=8'hCA;
LUT3 \core/n11926_s142  (
	.I0(\core/cpuregs[6] [23]),
	.I1(\core/cpuregs[7] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_125 )
);
defparam \core/n11926_s142 .INIT=8'hCA;
LUT3 \core/n11926_s143  (
	.I0(\core/cpuregs[8] [23]),
	.I1(\core/cpuregs[9] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_126 )
);
defparam \core/n11926_s143 .INIT=8'hCA;
LUT3 \core/n11926_s144  (
	.I0(\core/cpuregs[10] [23]),
	.I1(\core/cpuregs[11] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_127 )
);
defparam \core/n11926_s144 .INIT=8'hCA;
LUT3 \core/n11926_s145  (
	.I0(\core/cpuregs[12] [23]),
	.I1(\core/cpuregs[13] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_128 )
);
defparam \core/n11926_s145 .INIT=8'hCA;
LUT3 \core/n11926_s146  (
	.I0(\core/cpuregs[14] [23]),
	.I1(\core/cpuregs[15] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_129 )
);
defparam \core/n11926_s146 .INIT=8'hCA;
LUT3 \core/n11926_s147  (
	.I0(\core/cpuregs[16] [23]),
	.I1(\core/cpuregs[17] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_130 )
);
defparam \core/n11926_s147 .INIT=8'hCA;
LUT3 \core/n11926_s148  (
	.I0(\core/cpuregs[18] [23]),
	.I1(\core/cpuregs[19] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_131 )
);
defparam \core/n11926_s148 .INIT=8'hCA;
LUT3 \core/n11926_s149  (
	.I0(\core/cpuregs[20] [23]),
	.I1(\core/cpuregs[21] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_132 )
);
defparam \core/n11926_s149 .INIT=8'hCA;
LUT3 \core/n11926_s150  (
	.I0(\core/cpuregs[22] [23]),
	.I1(\core/cpuregs[23] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_133 )
);
defparam \core/n11926_s150 .INIT=8'hCA;
LUT3 \core/n11926_s151  (
	.I0(\core/cpuregs[24] [23]),
	.I1(\core/cpuregs[25] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_134 )
);
defparam \core/n11926_s151 .INIT=8'hCA;
LUT3 \core/n11926_s152  (
	.I0(\core/cpuregs[26] [23]),
	.I1(\core/cpuregs[27] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_135 )
);
defparam \core/n11926_s152 .INIT=8'hCA;
LUT3 \core/n11926_s153  (
	.I0(\core/cpuregs[28] [23]),
	.I1(\core/cpuregs[29] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_136 )
);
defparam \core/n11926_s153 .INIT=8'hCA;
LUT3 \core/n11926_s154  (
	.I0(\core/cpuregs[30] [23]),
	.I1(\core/cpuregs[31] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_137 )
);
defparam \core/n11926_s154 .INIT=8'hCA;
LUT3 \core/n11926_s155  (
	.I0(\core/cpuregs[32] [23]),
	.I1(\core/cpuregs[33] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_138 )
);
defparam \core/n11926_s155 .INIT=8'hCA;
LUT3 \core/n11926_s156  (
	.I0(\core/cpuregs[34] [23]),
	.I1(\core/cpuregs[35] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_139 )
);
defparam \core/n11926_s156 .INIT=8'hCA;
LUT3 \core/n11927_s139  (
	.I0(\core/cpuregs[0] [22]),
	.I1(\core/cpuregs[1] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_122 )
);
defparam \core/n11927_s139 .INIT=8'hCA;
LUT3 \core/n11927_s140  (
	.I0(\core/cpuregs[2] [22]),
	.I1(\core/cpuregs[3] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_123 )
);
defparam \core/n11927_s140 .INIT=8'hCA;
LUT3 \core/n11927_s141  (
	.I0(\core/cpuregs[4] [22]),
	.I1(\core/cpuregs[5] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_124 )
);
defparam \core/n11927_s141 .INIT=8'hCA;
LUT3 \core/n11927_s142  (
	.I0(\core/cpuregs[6] [22]),
	.I1(\core/cpuregs[7] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_125 )
);
defparam \core/n11927_s142 .INIT=8'hCA;
LUT3 \core/n11927_s143  (
	.I0(\core/cpuregs[8] [22]),
	.I1(\core/cpuregs[9] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_126 )
);
defparam \core/n11927_s143 .INIT=8'hCA;
LUT3 \core/n11927_s144  (
	.I0(\core/cpuregs[10] [22]),
	.I1(\core/cpuregs[11] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_127 )
);
defparam \core/n11927_s144 .INIT=8'hCA;
LUT3 \core/n11927_s145  (
	.I0(\core/cpuregs[12] [22]),
	.I1(\core/cpuregs[13] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_128 )
);
defparam \core/n11927_s145 .INIT=8'hCA;
LUT3 \core/n11927_s146  (
	.I0(\core/cpuregs[14] [22]),
	.I1(\core/cpuregs[15] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_129 )
);
defparam \core/n11927_s146 .INIT=8'hCA;
LUT3 \core/n11927_s147  (
	.I0(\core/cpuregs[16] [22]),
	.I1(\core/cpuregs[17] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_130 )
);
defparam \core/n11927_s147 .INIT=8'hCA;
LUT3 \core/n11927_s148  (
	.I0(\core/cpuregs[18] [22]),
	.I1(\core/cpuregs[19] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_131 )
);
defparam \core/n11927_s148 .INIT=8'hCA;
LUT3 \core/n11927_s149  (
	.I0(\core/cpuregs[20] [22]),
	.I1(\core/cpuregs[21] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_132 )
);
defparam \core/n11927_s149 .INIT=8'hCA;
LUT3 \core/n11927_s150  (
	.I0(\core/cpuregs[22] [22]),
	.I1(\core/cpuregs[23] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_133 )
);
defparam \core/n11927_s150 .INIT=8'hCA;
LUT3 \core/n11927_s151  (
	.I0(\core/cpuregs[24] [22]),
	.I1(\core/cpuregs[25] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_134 )
);
defparam \core/n11927_s151 .INIT=8'hCA;
LUT3 \core/n11927_s152  (
	.I0(\core/cpuregs[26] [22]),
	.I1(\core/cpuregs[27] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_135 )
);
defparam \core/n11927_s152 .INIT=8'hCA;
LUT3 \core/n11927_s153  (
	.I0(\core/cpuregs[28] [22]),
	.I1(\core/cpuregs[29] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_136 )
);
defparam \core/n11927_s153 .INIT=8'hCA;
LUT3 \core/n11927_s154  (
	.I0(\core/cpuregs[30] [22]),
	.I1(\core/cpuregs[31] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_137 )
);
defparam \core/n11927_s154 .INIT=8'hCA;
LUT3 \core/n11927_s155  (
	.I0(\core/cpuregs[32] [22]),
	.I1(\core/cpuregs[33] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_138 )
);
defparam \core/n11927_s155 .INIT=8'hCA;
LUT3 \core/n11927_s156  (
	.I0(\core/cpuregs[34] [22]),
	.I1(\core/cpuregs[35] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_139 )
);
defparam \core/n11927_s156 .INIT=8'hCA;
LUT3 \core/n11928_s139  (
	.I0(\core/cpuregs[0] [21]),
	.I1(\core/cpuregs[1] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_122 )
);
defparam \core/n11928_s139 .INIT=8'hCA;
LUT3 \core/n11928_s140  (
	.I0(\core/cpuregs[2] [21]),
	.I1(\core/cpuregs[3] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_123 )
);
defparam \core/n11928_s140 .INIT=8'hCA;
LUT3 \core/n11928_s141  (
	.I0(\core/cpuregs[4] [21]),
	.I1(\core/cpuregs[5] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_124 )
);
defparam \core/n11928_s141 .INIT=8'hCA;
LUT3 \core/n11928_s142  (
	.I0(\core/cpuregs[6] [21]),
	.I1(\core/cpuregs[7] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_125 )
);
defparam \core/n11928_s142 .INIT=8'hCA;
LUT3 \core/n11928_s143  (
	.I0(\core/cpuregs[8] [21]),
	.I1(\core/cpuregs[9] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_126 )
);
defparam \core/n11928_s143 .INIT=8'hCA;
LUT3 \core/n11928_s144  (
	.I0(\core/cpuregs[10] [21]),
	.I1(\core/cpuregs[11] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_127 )
);
defparam \core/n11928_s144 .INIT=8'hCA;
LUT3 \core/n11928_s145  (
	.I0(\core/cpuregs[12] [21]),
	.I1(\core/cpuregs[13] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_128 )
);
defparam \core/n11928_s145 .INIT=8'hCA;
LUT3 \core/n11928_s146  (
	.I0(\core/cpuregs[14] [21]),
	.I1(\core/cpuregs[15] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_129 )
);
defparam \core/n11928_s146 .INIT=8'hCA;
LUT3 \core/n11928_s147  (
	.I0(\core/cpuregs[16] [21]),
	.I1(\core/cpuregs[17] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_130 )
);
defparam \core/n11928_s147 .INIT=8'hCA;
LUT3 \core/n11928_s148  (
	.I0(\core/cpuregs[18] [21]),
	.I1(\core/cpuregs[19] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_131 )
);
defparam \core/n11928_s148 .INIT=8'hCA;
LUT3 \core/n11928_s149  (
	.I0(\core/cpuregs[20] [21]),
	.I1(\core/cpuregs[21] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_132 )
);
defparam \core/n11928_s149 .INIT=8'hCA;
LUT3 \core/n11928_s150  (
	.I0(\core/cpuregs[22] [21]),
	.I1(\core/cpuregs[23] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_133 )
);
defparam \core/n11928_s150 .INIT=8'hCA;
LUT3 \core/n11928_s151  (
	.I0(\core/cpuregs[24] [21]),
	.I1(\core/cpuregs[25] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_134 )
);
defparam \core/n11928_s151 .INIT=8'hCA;
LUT3 \core/n11928_s152  (
	.I0(\core/cpuregs[26] [21]),
	.I1(\core/cpuregs[27] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_135 )
);
defparam \core/n11928_s152 .INIT=8'hCA;
LUT3 \core/n11928_s153  (
	.I0(\core/cpuregs[28] [21]),
	.I1(\core/cpuregs[29] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_136 )
);
defparam \core/n11928_s153 .INIT=8'hCA;
LUT3 \core/n11928_s154  (
	.I0(\core/cpuregs[30] [21]),
	.I1(\core/cpuregs[31] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_137 )
);
defparam \core/n11928_s154 .INIT=8'hCA;
LUT3 \core/n11928_s155  (
	.I0(\core/cpuregs[32] [21]),
	.I1(\core/cpuregs[33] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_138 )
);
defparam \core/n11928_s155 .INIT=8'hCA;
LUT3 \core/n11928_s156  (
	.I0(\core/cpuregs[34] [21]),
	.I1(\core/cpuregs[35] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_139 )
);
defparam \core/n11928_s156 .INIT=8'hCA;
LUT3 \core/n11929_s139  (
	.I0(\core/cpuregs[0] [20]),
	.I1(\core/cpuregs[1] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_122 )
);
defparam \core/n11929_s139 .INIT=8'hCA;
LUT3 \core/n11929_s140  (
	.I0(\core/cpuregs[2] [20]),
	.I1(\core/cpuregs[3] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_123 )
);
defparam \core/n11929_s140 .INIT=8'hCA;
LUT3 \core/n11929_s141  (
	.I0(\core/cpuregs[4] [20]),
	.I1(\core/cpuregs[5] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_124 )
);
defparam \core/n11929_s141 .INIT=8'hCA;
LUT3 \core/n11929_s142  (
	.I0(\core/cpuregs[6] [20]),
	.I1(\core/cpuregs[7] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_125 )
);
defparam \core/n11929_s142 .INIT=8'hCA;
LUT3 \core/n11929_s143  (
	.I0(\core/cpuregs[8] [20]),
	.I1(\core/cpuregs[9] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_126 )
);
defparam \core/n11929_s143 .INIT=8'hCA;
LUT3 \core/n11929_s144  (
	.I0(\core/cpuregs[10] [20]),
	.I1(\core/cpuregs[11] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_127 )
);
defparam \core/n11929_s144 .INIT=8'hCA;
LUT3 \core/n11929_s145  (
	.I0(\core/cpuregs[12] [20]),
	.I1(\core/cpuregs[13] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_128 )
);
defparam \core/n11929_s145 .INIT=8'hCA;
LUT3 \core/n11929_s146  (
	.I0(\core/cpuregs[14] [20]),
	.I1(\core/cpuregs[15] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_129 )
);
defparam \core/n11929_s146 .INIT=8'hCA;
LUT3 \core/n11929_s147  (
	.I0(\core/cpuregs[16] [20]),
	.I1(\core/cpuregs[17] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_130 )
);
defparam \core/n11929_s147 .INIT=8'hCA;
LUT3 \core/n11929_s148  (
	.I0(\core/cpuregs[18] [20]),
	.I1(\core/cpuregs[19] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_131 )
);
defparam \core/n11929_s148 .INIT=8'hCA;
LUT3 \core/n11929_s149  (
	.I0(\core/cpuregs[20] [20]),
	.I1(\core/cpuregs[21] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_132 )
);
defparam \core/n11929_s149 .INIT=8'hCA;
LUT3 \core/n11929_s150  (
	.I0(\core/cpuregs[22] [20]),
	.I1(\core/cpuregs[23] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_133 )
);
defparam \core/n11929_s150 .INIT=8'hCA;
LUT3 \core/n11929_s151  (
	.I0(\core/cpuregs[24] [20]),
	.I1(\core/cpuregs[25] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_134 )
);
defparam \core/n11929_s151 .INIT=8'hCA;
LUT3 \core/n11929_s152  (
	.I0(\core/cpuregs[26] [20]),
	.I1(\core/cpuregs[27] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_135 )
);
defparam \core/n11929_s152 .INIT=8'hCA;
LUT3 \core/n11929_s153  (
	.I0(\core/cpuregs[28] [20]),
	.I1(\core/cpuregs[29] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_136 )
);
defparam \core/n11929_s153 .INIT=8'hCA;
LUT3 \core/n11929_s154  (
	.I0(\core/cpuregs[30] [20]),
	.I1(\core/cpuregs[31] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_137 )
);
defparam \core/n11929_s154 .INIT=8'hCA;
LUT3 \core/n11929_s155  (
	.I0(\core/cpuregs[32] [20]),
	.I1(\core/cpuregs[33] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_138 )
);
defparam \core/n11929_s155 .INIT=8'hCA;
LUT3 \core/n11929_s156  (
	.I0(\core/cpuregs[34] [20]),
	.I1(\core/cpuregs[35] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_139 )
);
defparam \core/n11929_s156 .INIT=8'hCA;
LUT3 \core/n11930_s139  (
	.I0(\core/cpuregs[0] [19]),
	.I1(\core/cpuregs[1] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_122 )
);
defparam \core/n11930_s139 .INIT=8'hCA;
LUT3 \core/n11930_s140  (
	.I0(\core/cpuregs[2] [19]),
	.I1(\core/cpuregs[3] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_123 )
);
defparam \core/n11930_s140 .INIT=8'hCA;
LUT3 \core/n11930_s141  (
	.I0(\core/cpuregs[4] [19]),
	.I1(\core/cpuregs[5] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_124 )
);
defparam \core/n11930_s141 .INIT=8'hCA;
LUT3 \core/n11930_s142  (
	.I0(\core/cpuregs[6] [19]),
	.I1(\core/cpuregs[7] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_125 )
);
defparam \core/n11930_s142 .INIT=8'hCA;
LUT3 \core/n11930_s143  (
	.I0(\core/cpuregs[8] [19]),
	.I1(\core/cpuregs[9] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_126 )
);
defparam \core/n11930_s143 .INIT=8'hCA;
LUT3 \core/n11930_s144  (
	.I0(\core/cpuregs[10] [19]),
	.I1(\core/cpuregs[11] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_127 )
);
defparam \core/n11930_s144 .INIT=8'hCA;
LUT3 \core/n11930_s145  (
	.I0(\core/cpuregs[12] [19]),
	.I1(\core/cpuregs[13] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_128 )
);
defparam \core/n11930_s145 .INIT=8'hCA;
LUT3 \core/n11930_s146  (
	.I0(\core/cpuregs[14] [19]),
	.I1(\core/cpuregs[15] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_129 )
);
defparam \core/n11930_s146 .INIT=8'hCA;
LUT3 \core/n11930_s147  (
	.I0(\core/cpuregs[16] [19]),
	.I1(\core/cpuregs[17] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_130 )
);
defparam \core/n11930_s147 .INIT=8'hCA;
LUT3 \core/n11930_s148  (
	.I0(\core/cpuregs[18] [19]),
	.I1(\core/cpuregs[19] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_131 )
);
defparam \core/n11930_s148 .INIT=8'hCA;
LUT3 \core/n11930_s149  (
	.I0(\core/cpuregs[20] [19]),
	.I1(\core/cpuregs[21] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_132 )
);
defparam \core/n11930_s149 .INIT=8'hCA;
LUT3 \core/n11930_s150  (
	.I0(\core/cpuregs[22] [19]),
	.I1(\core/cpuregs[23] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_133 )
);
defparam \core/n11930_s150 .INIT=8'hCA;
LUT3 \core/n11930_s151  (
	.I0(\core/cpuregs[24] [19]),
	.I1(\core/cpuregs[25] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_134 )
);
defparam \core/n11930_s151 .INIT=8'hCA;
LUT3 \core/n11930_s152  (
	.I0(\core/cpuregs[26] [19]),
	.I1(\core/cpuregs[27] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_135 )
);
defparam \core/n11930_s152 .INIT=8'hCA;
LUT3 \core/n11930_s153  (
	.I0(\core/cpuregs[28] [19]),
	.I1(\core/cpuregs[29] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_136 )
);
defparam \core/n11930_s153 .INIT=8'hCA;
LUT3 \core/n11930_s154  (
	.I0(\core/cpuregs[30] [19]),
	.I1(\core/cpuregs[31] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_137 )
);
defparam \core/n11930_s154 .INIT=8'hCA;
LUT3 \core/n11930_s155  (
	.I0(\core/cpuregs[32] [19]),
	.I1(\core/cpuregs[33] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_138 )
);
defparam \core/n11930_s155 .INIT=8'hCA;
LUT3 \core/n11930_s156  (
	.I0(\core/cpuregs[34] [19]),
	.I1(\core/cpuregs[35] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_139 )
);
defparam \core/n11930_s156 .INIT=8'hCA;
LUT3 \core/n11931_s139  (
	.I0(\core/cpuregs[0] [18]),
	.I1(\core/cpuregs[1] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_122 )
);
defparam \core/n11931_s139 .INIT=8'hCA;
LUT3 \core/n11931_s140  (
	.I0(\core/cpuregs[2] [18]),
	.I1(\core/cpuregs[3] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_123 )
);
defparam \core/n11931_s140 .INIT=8'hCA;
LUT3 \core/n11931_s141  (
	.I0(\core/cpuregs[4] [18]),
	.I1(\core/cpuregs[5] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_124 )
);
defparam \core/n11931_s141 .INIT=8'hCA;
LUT3 \core/n11931_s142  (
	.I0(\core/cpuregs[6] [18]),
	.I1(\core/cpuregs[7] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_125 )
);
defparam \core/n11931_s142 .INIT=8'hCA;
LUT3 \core/n11931_s143  (
	.I0(\core/cpuregs[8] [18]),
	.I1(\core/cpuregs[9] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_126 )
);
defparam \core/n11931_s143 .INIT=8'hCA;
LUT3 \core/n11931_s144  (
	.I0(\core/cpuregs[10] [18]),
	.I1(\core/cpuregs[11] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_127 )
);
defparam \core/n11931_s144 .INIT=8'hCA;
LUT3 \core/n11931_s145  (
	.I0(\core/cpuregs[12] [18]),
	.I1(\core/cpuregs[13] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_128 )
);
defparam \core/n11931_s145 .INIT=8'hCA;
LUT3 \core/n11931_s146  (
	.I0(\core/cpuregs[14] [18]),
	.I1(\core/cpuregs[15] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_129 )
);
defparam \core/n11931_s146 .INIT=8'hCA;
LUT3 \core/n11931_s147  (
	.I0(\core/cpuregs[16] [18]),
	.I1(\core/cpuregs[17] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_130 )
);
defparam \core/n11931_s147 .INIT=8'hCA;
LUT3 \core/n11931_s148  (
	.I0(\core/cpuregs[18] [18]),
	.I1(\core/cpuregs[19] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_131 )
);
defparam \core/n11931_s148 .INIT=8'hCA;
LUT3 \core/n11931_s149  (
	.I0(\core/cpuregs[20] [18]),
	.I1(\core/cpuregs[21] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_132 )
);
defparam \core/n11931_s149 .INIT=8'hCA;
LUT3 \core/n11931_s150  (
	.I0(\core/cpuregs[22] [18]),
	.I1(\core/cpuregs[23] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_133 )
);
defparam \core/n11931_s150 .INIT=8'hCA;
LUT3 \core/n11931_s151  (
	.I0(\core/cpuregs[24] [18]),
	.I1(\core/cpuregs[25] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_134 )
);
defparam \core/n11931_s151 .INIT=8'hCA;
LUT3 \core/n11931_s152  (
	.I0(\core/cpuregs[26] [18]),
	.I1(\core/cpuregs[27] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_135 )
);
defparam \core/n11931_s152 .INIT=8'hCA;
LUT3 \core/n11931_s153  (
	.I0(\core/cpuregs[28] [18]),
	.I1(\core/cpuregs[29] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_136 )
);
defparam \core/n11931_s153 .INIT=8'hCA;
LUT3 \core/n11931_s154  (
	.I0(\core/cpuregs[30] [18]),
	.I1(\core/cpuregs[31] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_137 )
);
defparam \core/n11931_s154 .INIT=8'hCA;
LUT3 \core/n11931_s155  (
	.I0(\core/cpuregs[32] [18]),
	.I1(\core/cpuregs[33] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_138 )
);
defparam \core/n11931_s155 .INIT=8'hCA;
LUT3 \core/n11931_s156  (
	.I0(\core/cpuregs[34] [18]),
	.I1(\core/cpuregs[35] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_139 )
);
defparam \core/n11931_s156 .INIT=8'hCA;
LUT3 \core/n11932_s139  (
	.I0(\core/cpuregs[0] [17]),
	.I1(\core/cpuregs[1] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_122 )
);
defparam \core/n11932_s139 .INIT=8'hCA;
LUT3 \core/n11932_s140  (
	.I0(\core/cpuregs[2] [17]),
	.I1(\core/cpuregs[3] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_123 )
);
defparam \core/n11932_s140 .INIT=8'hCA;
LUT3 \core/n11932_s141  (
	.I0(\core/cpuregs[4] [17]),
	.I1(\core/cpuregs[5] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_124 )
);
defparam \core/n11932_s141 .INIT=8'hCA;
LUT3 \core/n11932_s142  (
	.I0(\core/cpuregs[6] [17]),
	.I1(\core/cpuregs[7] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_125 )
);
defparam \core/n11932_s142 .INIT=8'hCA;
LUT3 \core/n11932_s143  (
	.I0(\core/cpuregs[8] [17]),
	.I1(\core/cpuregs[9] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_126 )
);
defparam \core/n11932_s143 .INIT=8'hCA;
LUT3 \core/n11932_s144  (
	.I0(\core/cpuregs[10] [17]),
	.I1(\core/cpuregs[11] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_127 )
);
defparam \core/n11932_s144 .INIT=8'hCA;
LUT3 \core/n11932_s145  (
	.I0(\core/cpuregs[12] [17]),
	.I1(\core/cpuregs[13] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_128 )
);
defparam \core/n11932_s145 .INIT=8'hCA;
LUT3 \core/n11932_s146  (
	.I0(\core/cpuregs[14] [17]),
	.I1(\core/cpuregs[15] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_129 )
);
defparam \core/n11932_s146 .INIT=8'hCA;
LUT3 \core/n11932_s147  (
	.I0(\core/cpuregs[16] [17]),
	.I1(\core/cpuregs[17] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_130 )
);
defparam \core/n11932_s147 .INIT=8'hCA;
LUT3 \core/n11932_s148  (
	.I0(\core/cpuregs[18] [17]),
	.I1(\core/cpuregs[19] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_131 )
);
defparam \core/n11932_s148 .INIT=8'hCA;
LUT3 \core/n11932_s149  (
	.I0(\core/cpuregs[20] [17]),
	.I1(\core/cpuregs[21] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_132 )
);
defparam \core/n11932_s149 .INIT=8'hCA;
LUT3 \core/n11932_s150  (
	.I0(\core/cpuregs[22] [17]),
	.I1(\core/cpuregs[23] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_133 )
);
defparam \core/n11932_s150 .INIT=8'hCA;
LUT3 \core/n11932_s151  (
	.I0(\core/cpuregs[24] [17]),
	.I1(\core/cpuregs[25] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_134 )
);
defparam \core/n11932_s151 .INIT=8'hCA;
LUT3 \core/n11932_s152  (
	.I0(\core/cpuregs[26] [17]),
	.I1(\core/cpuregs[27] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_135 )
);
defparam \core/n11932_s152 .INIT=8'hCA;
LUT3 \core/n11932_s153  (
	.I0(\core/cpuregs[28] [17]),
	.I1(\core/cpuregs[29] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_136 )
);
defparam \core/n11932_s153 .INIT=8'hCA;
LUT3 \core/n11932_s154  (
	.I0(\core/cpuregs[30] [17]),
	.I1(\core/cpuregs[31] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_137 )
);
defparam \core/n11932_s154 .INIT=8'hCA;
LUT3 \core/n11932_s155  (
	.I0(\core/cpuregs[32] [17]),
	.I1(\core/cpuregs[33] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_138 )
);
defparam \core/n11932_s155 .INIT=8'hCA;
LUT3 \core/n11932_s156  (
	.I0(\core/cpuregs[34] [17]),
	.I1(\core/cpuregs[35] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_139 )
);
defparam \core/n11932_s156 .INIT=8'hCA;
LUT3 \core/n11933_s139  (
	.I0(\core/cpuregs[0] [16]),
	.I1(\core/cpuregs[1] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_122 )
);
defparam \core/n11933_s139 .INIT=8'hCA;
LUT3 \core/n11933_s140  (
	.I0(\core/cpuregs[2] [16]),
	.I1(\core/cpuregs[3] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_123 )
);
defparam \core/n11933_s140 .INIT=8'hCA;
LUT3 \core/n11933_s141  (
	.I0(\core/cpuregs[4] [16]),
	.I1(\core/cpuregs[5] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_124 )
);
defparam \core/n11933_s141 .INIT=8'hCA;
LUT3 \core/n11933_s142  (
	.I0(\core/cpuregs[6] [16]),
	.I1(\core/cpuregs[7] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_125 )
);
defparam \core/n11933_s142 .INIT=8'hCA;
LUT3 \core/n11933_s143  (
	.I0(\core/cpuregs[8] [16]),
	.I1(\core/cpuregs[9] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_126 )
);
defparam \core/n11933_s143 .INIT=8'hCA;
LUT3 \core/n11933_s144  (
	.I0(\core/cpuregs[10] [16]),
	.I1(\core/cpuregs[11] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_127 )
);
defparam \core/n11933_s144 .INIT=8'hCA;
LUT3 \core/n11933_s145  (
	.I0(\core/cpuregs[12] [16]),
	.I1(\core/cpuregs[13] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_128 )
);
defparam \core/n11933_s145 .INIT=8'hCA;
LUT3 \core/n11933_s146  (
	.I0(\core/cpuregs[14] [16]),
	.I1(\core/cpuregs[15] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_129 )
);
defparam \core/n11933_s146 .INIT=8'hCA;
LUT3 \core/n11933_s147  (
	.I0(\core/cpuregs[16] [16]),
	.I1(\core/cpuregs[17] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_130 )
);
defparam \core/n11933_s147 .INIT=8'hCA;
LUT3 \core/n11933_s148  (
	.I0(\core/cpuregs[18] [16]),
	.I1(\core/cpuregs[19] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_131 )
);
defparam \core/n11933_s148 .INIT=8'hCA;
LUT3 \core/n11933_s149  (
	.I0(\core/cpuregs[20] [16]),
	.I1(\core/cpuregs[21] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_132 )
);
defparam \core/n11933_s149 .INIT=8'hCA;
LUT3 \core/n11933_s150  (
	.I0(\core/cpuregs[22] [16]),
	.I1(\core/cpuregs[23] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_133 )
);
defparam \core/n11933_s150 .INIT=8'hCA;
LUT3 \core/n11933_s151  (
	.I0(\core/cpuregs[24] [16]),
	.I1(\core/cpuregs[25] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_134 )
);
defparam \core/n11933_s151 .INIT=8'hCA;
LUT3 \core/n11933_s152  (
	.I0(\core/cpuregs[26] [16]),
	.I1(\core/cpuregs[27] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_135 )
);
defparam \core/n11933_s152 .INIT=8'hCA;
LUT3 \core/n11933_s153  (
	.I0(\core/cpuregs[28] [16]),
	.I1(\core/cpuregs[29] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_136 )
);
defparam \core/n11933_s153 .INIT=8'hCA;
LUT3 \core/n11933_s154  (
	.I0(\core/cpuregs[30] [16]),
	.I1(\core/cpuregs[31] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_137 )
);
defparam \core/n11933_s154 .INIT=8'hCA;
LUT3 \core/n11933_s155  (
	.I0(\core/cpuregs[32] [16]),
	.I1(\core/cpuregs[33] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_138 )
);
defparam \core/n11933_s155 .INIT=8'hCA;
LUT3 \core/n11933_s156  (
	.I0(\core/cpuregs[34] [16]),
	.I1(\core/cpuregs[35] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_139 )
);
defparam \core/n11933_s156 .INIT=8'hCA;
LUT3 \core/n11934_s139  (
	.I0(\core/cpuregs[0] [15]),
	.I1(\core/cpuregs[1] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_122 )
);
defparam \core/n11934_s139 .INIT=8'hCA;
LUT3 \core/n11934_s140  (
	.I0(\core/cpuregs[2] [15]),
	.I1(\core/cpuregs[3] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_123 )
);
defparam \core/n11934_s140 .INIT=8'hCA;
LUT3 \core/n11934_s141  (
	.I0(\core/cpuregs[4] [15]),
	.I1(\core/cpuregs[5] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_124 )
);
defparam \core/n11934_s141 .INIT=8'hCA;
LUT3 \core/n11934_s142  (
	.I0(\core/cpuregs[6] [15]),
	.I1(\core/cpuregs[7] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_125 )
);
defparam \core/n11934_s142 .INIT=8'hCA;
LUT3 \core/n11934_s143  (
	.I0(\core/cpuregs[8] [15]),
	.I1(\core/cpuregs[9] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_126 )
);
defparam \core/n11934_s143 .INIT=8'hCA;
LUT3 \core/n11934_s144  (
	.I0(\core/cpuregs[10] [15]),
	.I1(\core/cpuregs[11] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_127 )
);
defparam \core/n11934_s144 .INIT=8'hCA;
LUT3 \core/n11934_s145  (
	.I0(\core/cpuregs[12] [15]),
	.I1(\core/cpuregs[13] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_128 )
);
defparam \core/n11934_s145 .INIT=8'hCA;
LUT3 \core/n11934_s146  (
	.I0(\core/cpuregs[14] [15]),
	.I1(\core/cpuregs[15] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_129 )
);
defparam \core/n11934_s146 .INIT=8'hCA;
LUT3 \core/n11934_s147  (
	.I0(\core/cpuregs[16] [15]),
	.I1(\core/cpuregs[17] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_130 )
);
defparam \core/n11934_s147 .INIT=8'hCA;
LUT3 \core/n11934_s148  (
	.I0(\core/cpuregs[18] [15]),
	.I1(\core/cpuregs[19] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_131 )
);
defparam \core/n11934_s148 .INIT=8'hCA;
LUT3 \core/n11934_s149  (
	.I0(\core/cpuregs[20] [15]),
	.I1(\core/cpuregs[21] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_132 )
);
defparam \core/n11934_s149 .INIT=8'hCA;
LUT3 \core/n11934_s150  (
	.I0(\core/cpuregs[22] [15]),
	.I1(\core/cpuregs[23] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_133 )
);
defparam \core/n11934_s150 .INIT=8'hCA;
LUT3 \core/n11934_s151  (
	.I0(\core/cpuregs[24] [15]),
	.I1(\core/cpuregs[25] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_134 )
);
defparam \core/n11934_s151 .INIT=8'hCA;
LUT3 \core/n11934_s152  (
	.I0(\core/cpuregs[26] [15]),
	.I1(\core/cpuregs[27] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_135 )
);
defparam \core/n11934_s152 .INIT=8'hCA;
LUT3 \core/n11934_s153  (
	.I0(\core/cpuregs[28] [15]),
	.I1(\core/cpuregs[29] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_136 )
);
defparam \core/n11934_s153 .INIT=8'hCA;
LUT3 \core/n11934_s154  (
	.I0(\core/cpuregs[30] [15]),
	.I1(\core/cpuregs[31] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_137 )
);
defparam \core/n11934_s154 .INIT=8'hCA;
LUT3 \core/n11934_s155  (
	.I0(\core/cpuregs[32] [15]),
	.I1(\core/cpuregs[33] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_138 )
);
defparam \core/n11934_s155 .INIT=8'hCA;
LUT3 \core/n11934_s156  (
	.I0(\core/cpuregs[34] [15]),
	.I1(\core/cpuregs[35] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_139 )
);
defparam \core/n11934_s156 .INIT=8'hCA;
LUT3 \core/n11935_s139  (
	.I0(\core/cpuregs[0] [14]),
	.I1(\core/cpuregs[1] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_122 )
);
defparam \core/n11935_s139 .INIT=8'hCA;
LUT3 \core/n11935_s140  (
	.I0(\core/cpuregs[2] [14]),
	.I1(\core/cpuregs[3] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_123 )
);
defparam \core/n11935_s140 .INIT=8'hCA;
LUT3 \core/n11935_s141  (
	.I0(\core/cpuregs[4] [14]),
	.I1(\core/cpuregs[5] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_124 )
);
defparam \core/n11935_s141 .INIT=8'hCA;
LUT3 \core/n11935_s142  (
	.I0(\core/cpuregs[6] [14]),
	.I1(\core/cpuregs[7] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_125 )
);
defparam \core/n11935_s142 .INIT=8'hCA;
LUT3 \core/n11935_s143  (
	.I0(\core/cpuregs[8] [14]),
	.I1(\core/cpuregs[9] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_126 )
);
defparam \core/n11935_s143 .INIT=8'hCA;
LUT3 \core/n11935_s144  (
	.I0(\core/cpuregs[10] [14]),
	.I1(\core/cpuregs[11] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_127 )
);
defparam \core/n11935_s144 .INIT=8'hCA;
LUT3 \core/n11935_s145  (
	.I0(\core/cpuregs[12] [14]),
	.I1(\core/cpuregs[13] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_128 )
);
defparam \core/n11935_s145 .INIT=8'hCA;
LUT3 \core/n11935_s146  (
	.I0(\core/cpuregs[14] [14]),
	.I1(\core/cpuregs[15] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_129 )
);
defparam \core/n11935_s146 .INIT=8'hCA;
LUT3 \core/n11935_s147  (
	.I0(\core/cpuregs[16] [14]),
	.I1(\core/cpuregs[17] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_130 )
);
defparam \core/n11935_s147 .INIT=8'hCA;
LUT3 \core/n11935_s148  (
	.I0(\core/cpuregs[18] [14]),
	.I1(\core/cpuregs[19] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_131 )
);
defparam \core/n11935_s148 .INIT=8'hCA;
LUT3 \core/n11935_s149  (
	.I0(\core/cpuregs[20] [14]),
	.I1(\core/cpuregs[21] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_132 )
);
defparam \core/n11935_s149 .INIT=8'hCA;
LUT3 \core/n11935_s150  (
	.I0(\core/cpuregs[22] [14]),
	.I1(\core/cpuregs[23] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_133 )
);
defparam \core/n11935_s150 .INIT=8'hCA;
LUT3 \core/n11935_s151  (
	.I0(\core/cpuregs[24] [14]),
	.I1(\core/cpuregs[25] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_134 )
);
defparam \core/n11935_s151 .INIT=8'hCA;
LUT3 \core/n11935_s152  (
	.I0(\core/cpuregs[26] [14]),
	.I1(\core/cpuregs[27] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_135 )
);
defparam \core/n11935_s152 .INIT=8'hCA;
LUT3 \core/n11935_s153  (
	.I0(\core/cpuregs[28] [14]),
	.I1(\core/cpuregs[29] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_136 )
);
defparam \core/n11935_s153 .INIT=8'hCA;
LUT3 \core/n11935_s154  (
	.I0(\core/cpuregs[30] [14]),
	.I1(\core/cpuregs[31] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_137 )
);
defparam \core/n11935_s154 .INIT=8'hCA;
LUT3 \core/n11935_s155  (
	.I0(\core/cpuregs[32] [14]),
	.I1(\core/cpuregs[33] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_138 )
);
defparam \core/n11935_s155 .INIT=8'hCA;
LUT3 \core/n11935_s156  (
	.I0(\core/cpuregs[34] [14]),
	.I1(\core/cpuregs[35] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_139 )
);
defparam \core/n11935_s156 .INIT=8'hCA;
LUT3 \core/n11936_s139  (
	.I0(\core/cpuregs[0] [13]),
	.I1(\core/cpuregs[1] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_122 )
);
defparam \core/n11936_s139 .INIT=8'hCA;
LUT3 \core/n11936_s140  (
	.I0(\core/cpuregs[2] [13]),
	.I1(\core/cpuregs[3] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_123 )
);
defparam \core/n11936_s140 .INIT=8'hCA;
LUT3 \core/n11936_s141  (
	.I0(\core/cpuregs[4] [13]),
	.I1(\core/cpuregs[5] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_124 )
);
defparam \core/n11936_s141 .INIT=8'hCA;
LUT3 \core/n11936_s142  (
	.I0(\core/cpuregs[6] [13]),
	.I1(\core/cpuregs[7] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_125 )
);
defparam \core/n11936_s142 .INIT=8'hCA;
LUT3 \core/n11936_s143  (
	.I0(\core/cpuregs[8] [13]),
	.I1(\core/cpuregs[9] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_126 )
);
defparam \core/n11936_s143 .INIT=8'hCA;
LUT3 \core/n11936_s144  (
	.I0(\core/cpuregs[10] [13]),
	.I1(\core/cpuregs[11] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_127 )
);
defparam \core/n11936_s144 .INIT=8'hCA;
LUT3 \core/n11936_s145  (
	.I0(\core/cpuregs[12] [13]),
	.I1(\core/cpuregs[13] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_128 )
);
defparam \core/n11936_s145 .INIT=8'hCA;
LUT3 \core/n11936_s146  (
	.I0(\core/cpuregs[14] [13]),
	.I1(\core/cpuregs[15] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_129 )
);
defparam \core/n11936_s146 .INIT=8'hCA;
LUT3 \core/n11936_s147  (
	.I0(\core/cpuregs[16] [13]),
	.I1(\core/cpuregs[17] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_130 )
);
defparam \core/n11936_s147 .INIT=8'hCA;
LUT3 \core/n11936_s148  (
	.I0(\core/cpuregs[18] [13]),
	.I1(\core/cpuregs[19] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_131 )
);
defparam \core/n11936_s148 .INIT=8'hCA;
LUT3 \core/n11936_s149  (
	.I0(\core/cpuregs[20] [13]),
	.I1(\core/cpuregs[21] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_132 )
);
defparam \core/n11936_s149 .INIT=8'hCA;
LUT3 \core/n11936_s150  (
	.I0(\core/cpuregs[22] [13]),
	.I1(\core/cpuregs[23] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_133 )
);
defparam \core/n11936_s150 .INIT=8'hCA;
LUT3 \core/n11936_s151  (
	.I0(\core/cpuregs[24] [13]),
	.I1(\core/cpuregs[25] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_134 )
);
defparam \core/n11936_s151 .INIT=8'hCA;
LUT3 \core/n11936_s152  (
	.I0(\core/cpuregs[26] [13]),
	.I1(\core/cpuregs[27] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_135 )
);
defparam \core/n11936_s152 .INIT=8'hCA;
LUT3 \core/n11936_s153  (
	.I0(\core/cpuregs[28] [13]),
	.I1(\core/cpuregs[29] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_136 )
);
defparam \core/n11936_s153 .INIT=8'hCA;
LUT3 \core/n11936_s154  (
	.I0(\core/cpuregs[30] [13]),
	.I1(\core/cpuregs[31] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_137 )
);
defparam \core/n11936_s154 .INIT=8'hCA;
LUT3 \core/n11936_s155  (
	.I0(\core/cpuregs[32] [13]),
	.I1(\core/cpuregs[33] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_138 )
);
defparam \core/n11936_s155 .INIT=8'hCA;
LUT3 \core/n11936_s156  (
	.I0(\core/cpuregs[34] [13]),
	.I1(\core/cpuregs[35] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_139 )
);
defparam \core/n11936_s156 .INIT=8'hCA;
LUT3 \core/n11937_s139  (
	.I0(\core/cpuregs[0] [12]),
	.I1(\core/cpuregs[1] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_122 )
);
defparam \core/n11937_s139 .INIT=8'hCA;
LUT3 \core/n11937_s140  (
	.I0(\core/cpuregs[2] [12]),
	.I1(\core/cpuregs[3] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_123 )
);
defparam \core/n11937_s140 .INIT=8'hCA;
LUT3 \core/n11937_s141  (
	.I0(\core/cpuregs[4] [12]),
	.I1(\core/cpuregs[5] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_124 )
);
defparam \core/n11937_s141 .INIT=8'hCA;
LUT3 \core/n11937_s142  (
	.I0(\core/cpuregs[6] [12]),
	.I1(\core/cpuregs[7] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_125 )
);
defparam \core/n11937_s142 .INIT=8'hCA;
LUT3 \core/n11937_s143  (
	.I0(\core/cpuregs[8] [12]),
	.I1(\core/cpuregs[9] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_126 )
);
defparam \core/n11937_s143 .INIT=8'hCA;
LUT3 \core/n11937_s144  (
	.I0(\core/cpuregs[10] [12]),
	.I1(\core/cpuregs[11] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_127 )
);
defparam \core/n11937_s144 .INIT=8'hCA;
LUT3 \core/n11937_s145  (
	.I0(\core/cpuregs[12] [12]),
	.I1(\core/cpuregs[13] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_128 )
);
defparam \core/n11937_s145 .INIT=8'hCA;
LUT3 \core/n11937_s146  (
	.I0(\core/cpuregs[14] [12]),
	.I1(\core/cpuregs[15] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_129 )
);
defparam \core/n11937_s146 .INIT=8'hCA;
LUT3 \core/n11937_s147  (
	.I0(\core/cpuregs[16] [12]),
	.I1(\core/cpuregs[17] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_130 )
);
defparam \core/n11937_s147 .INIT=8'hCA;
LUT3 \core/n11937_s148  (
	.I0(\core/cpuregs[18] [12]),
	.I1(\core/cpuregs[19] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_131 )
);
defparam \core/n11937_s148 .INIT=8'hCA;
LUT3 \core/n11937_s149  (
	.I0(\core/cpuregs[20] [12]),
	.I1(\core/cpuregs[21] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_132 )
);
defparam \core/n11937_s149 .INIT=8'hCA;
LUT3 \core/n11937_s150  (
	.I0(\core/cpuregs[22] [12]),
	.I1(\core/cpuregs[23] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_133 )
);
defparam \core/n11937_s150 .INIT=8'hCA;
LUT3 \core/n11937_s151  (
	.I0(\core/cpuregs[24] [12]),
	.I1(\core/cpuregs[25] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_134 )
);
defparam \core/n11937_s151 .INIT=8'hCA;
LUT3 \core/n11937_s152  (
	.I0(\core/cpuregs[26] [12]),
	.I1(\core/cpuregs[27] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_135 )
);
defparam \core/n11937_s152 .INIT=8'hCA;
LUT3 \core/n11937_s153  (
	.I0(\core/cpuregs[28] [12]),
	.I1(\core/cpuregs[29] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_136 )
);
defparam \core/n11937_s153 .INIT=8'hCA;
LUT3 \core/n11937_s154  (
	.I0(\core/cpuregs[30] [12]),
	.I1(\core/cpuregs[31] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_137 )
);
defparam \core/n11937_s154 .INIT=8'hCA;
LUT3 \core/n11937_s155  (
	.I0(\core/cpuregs[32] [12]),
	.I1(\core/cpuregs[33] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_138 )
);
defparam \core/n11937_s155 .INIT=8'hCA;
LUT3 \core/n11937_s156  (
	.I0(\core/cpuregs[34] [12]),
	.I1(\core/cpuregs[35] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_139 )
);
defparam \core/n11937_s156 .INIT=8'hCA;
LUT3 \core/n11938_s139  (
	.I0(\core/cpuregs[0] [11]),
	.I1(\core/cpuregs[1] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_122 )
);
defparam \core/n11938_s139 .INIT=8'hCA;
LUT3 \core/n11938_s140  (
	.I0(\core/cpuregs[2] [11]),
	.I1(\core/cpuregs[3] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_123 )
);
defparam \core/n11938_s140 .INIT=8'hCA;
LUT3 \core/n11938_s141  (
	.I0(\core/cpuregs[4] [11]),
	.I1(\core/cpuregs[5] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_124 )
);
defparam \core/n11938_s141 .INIT=8'hCA;
LUT3 \core/n11938_s142  (
	.I0(\core/cpuregs[6] [11]),
	.I1(\core/cpuregs[7] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_125 )
);
defparam \core/n11938_s142 .INIT=8'hCA;
LUT3 \core/n11938_s143  (
	.I0(\core/cpuregs[8] [11]),
	.I1(\core/cpuregs[9] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_126 )
);
defparam \core/n11938_s143 .INIT=8'hCA;
LUT3 \core/n11938_s144  (
	.I0(\core/cpuregs[10] [11]),
	.I1(\core/cpuregs[11] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_127 )
);
defparam \core/n11938_s144 .INIT=8'hCA;
LUT3 \core/n11938_s145  (
	.I0(\core/cpuregs[12] [11]),
	.I1(\core/cpuregs[13] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_128 )
);
defparam \core/n11938_s145 .INIT=8'hCA;
LUT3 \core/n11938_s146  (
	.I0(\core/cpuregs[14] [11]),
	.I1(\core/cpuregs[15] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_129 )
);
defparam \core/n11938_s146 .INIT=8'hCA;
LUT3 \core/n11938_s147  (
	.I0(\core/cpuregs[16] [11]),
	.I1(\core/cpuregs[17] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_130 )
);
defparam \core/n11938_s147 .INIT=8'hCA;
LUT3 \core/n11938_s148  (
	.I0(\core/cpuregs[18] [11]),
	.I1(\core/cpuregs[19] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_131 )
);
defparam \core/n11938_s148 .INIT=8'hCA;
LUT3 \core/n11938_s149  (
	.I0(\core/cpuregs[20] [11]),
	.I1(\core/cpuregs[21] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_132 )
);
defparam \core/n11938_s149 .INIT=8'hCA;
LUT3 \core/n11938_s150  (
	.I0(\core/cpuregs[22] [11]),
	.I1(\core/cpuregs[23] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_133 )
);
defparam \core/n11938_s150 .INIT=8'hCA;
LUT3 \core/n11938_s151  (
	.I0(\core/cpuregs[24] [11]),
	.I1(\core/cpuregs[25] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_134 )
);
defparam \core/n11938_s151 .INIT=8'hCA;
LUT3 \core/n11938_s152  (
	.I0(\core/cpuregs[26] [11]),
	.I1(\core/cpuregs[27] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_135 )
);
defparam \core/n11938_s152 .INIT=8'hCA;
LUT3 \core/n11938_s153  (
	.I0(\core/cpuregs[28] [11]),
	.I1(\core/cpuregs[29] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_136 )
);
defparam \core/n11938_s153 .INIT=8'hCA;
LUT3 \core/n11938_s154  (
	.I0(\core/cpuregs[30] [11]),
	.I1(\core/cpuregs[31] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_137 )
);
defparam \core/n11938_s154 .INIT=8'hCA;
LUT3 \core/n11938_s155  (
	.I0(\core/cpuregs[32] [11]),
	.I1(\core/cpuregs[33] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_138 )
);
defparam \core/n11938_s155 .INIT=8'hCA;
LUT3 \core/n11938_s156  (
	.I0(\core/cpuregs[34] [11]),
	.I1(\core/cpuregs[35] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_139 )
);
defparam \core/n11938_s156 .INIT=8'hCA;
LUT3 \core/n11939_s139  (
	.I0(\core/cpuregs[0] [10]),
	.I1(\core/cpuregs[1] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_122 )
);
defparam \core/n11939_s139 .INIT=8'hCA;
LUT3 \core/n11939_s140  (
	.I0(\core/cpuregs[2] [10]),
	.I1(\core/cpuregs[3] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_123 )
);
defparam \core/n11939_s140 .INIT=8'hCA;
LUT3 \core/n11939_s141  (
	.I0(\core/cpuregs[4] [10]),
	.I1(\core/cpuregs[5] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_124 )
);
defparam \core/n11939_s141 .INIT=8'hCA;
LUT3 \core/n11939_s142  (
	.I0(\core/cpuregs[6] [10]),
	.I1(\core/cpuregs[7] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_125 )
);
defparam \core/n11939_s142 .INIT=8'hCA;
LUT3 \core/n11939_s143  (
	.I0(\core/cpuregs[8] [10]),
	.I1(\core/cpuregs[9] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_126 )
);
defparam \core/n11939_s143 .INIT=8'hCA;
LUT3 \core/n11939_s144  (
	.I0(\core/cpuregs[10] [10]),
	.I1(\core/cpuregs[11] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_127 )
);
defparam \core/n11939_s144 .INIT=8'hCA;
LUT3 \core/n11939_s145  (
	.I0(\core/cpuregs[12] [10]),
	.I1(\core/cpuregs[13] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_128 )
);
defparam \core/n11939_s145 .INIT=8'hCA;
LUT3 \core/n11939_s146  (
	.I0(\core/cpuregs[14] [10]),
	.I1(\core/cpuregs[15] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_129 )
);
defparam \core/n11939_s146 .INIT=8'hCA;
LUT3 \core/n11939_s147  (
	.I0(\core/cpuregs[16] [10]),
	.I1(\core/cpuregs[17] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_130 )
);
defparam \core/n11939_s147 .INIT=8'hCA;
LUT3 \core/n11939_s148  (
	.I0(\core/cpuregs[18] [10]),
	.I1(\core/cpuregs[19] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_131 )
);
defparam \core/n11939_s148 .INIT=8'hCA;
LUT3 \core/n11939_s149  (
	.I0(\core/cpuregs[20] [10]),
	.I1(\core/cpuregs[21] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_132 )
);
defparam \core/n11939_s149 .INIT=8'hCA;
LUT3 \core/n11939_s150  (
	.I0(\core/cpuregs[22] [10]),
	.I1(\core/cpuregs[23] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_133 )
);
defparam \core/n11939_s150 .INIT=8'hCA;
LUT3 \core/n11939_s151  (
	.I0(\core/cpuregs[24] [10]),
	.I1(\core/cpuregs[25] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_134 )
);
defparam \core/n11939_s151 .INIT=8'hCA;
LUT3 \core/n11939_s152  (
	.I0(\core/cpuregs[26] [10]),
	.I1(\core/cpuregs[27] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_135 )
);
defparam \core/n11939_s152 .INIT=8'hCA;
LUT3 \core/n11939_s153  (
	.I0(\core/cpuregs[28] [10]),
	.I1(\core/cpuregs[29] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_136 )
);
defparam \core/n11939_s153 .INIT=8'hCA;
LUT3 \core/n11939_s154  (
	.I0(\core/cpuregs[30] [10]),
	.I1(\core/cpuregs[31] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_137 )
);
defparam \core/n11939_s154 .INIT=8'hCA;
LUT3 \core/n11939_s155  (
	.I0(\core/cpuregs[32] [10]),
	.I1(\core/cpuregs[33] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_138 )
);
defparam \core/n11939_s155 .INIT=8'hCA;
LUT3 \core/n11939_s156  (
	.I0(\core/cpuregs[34] [10]),
	.I1(\core/cpuregs[35] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_139 )
);
defparam \core/n11939_s156 .INIT=8'hCA;
LUT3 \core/n11940_s139  (
	.I0(\core/cpuregs[0] [9]),
	.I1(\core/cpuregs[1] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_122 )
);
defparam \core/n11940_s139 .INIT=8'hCA;
LUT3 \core/n11940_s140  (
	.I0(\core/cpuregs[2] [9]),
	.I1(\core/cpuregs[3] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_123 )
);
defparam \core/n11940_s140 .INIT=8'hCA;
LUT3 \core/n11940_s141  (
	.I0(\core/cpuregs[4] [9]),
	.I1(\core/cpuregs[5] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_124 )
);
defparam \core/n11940_s141 .INIT=8'hCA;
LUT3 \core/n11940_s142  (
	.I0(\core/cpuregs[6] [9]),
	.I1(\core/cpuregs[7] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_125 )
);
defparam \core/n11940_s142 .INIT=8'hCA;
LUT3 \core/n11940_s143  (
	.I0(\core/cpuregs[8] [9]),
	.I1(\core/cpuregs[9] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_126 )
);
defparam \core/n11940_s143 .INIT=8'hCA;
LUT3 \core/n11940_s144  (
	.I0(\core/cpuregs[10] [9]),
	.I1(\core/cpuregs[11] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_127 )
);
defparam \core/n11940_s144 .INIT=8'hCA;
LUT3 \core/n11940_s145  (
	.I0(\core/cpuregs[12] [9]),
	.I1(\core/cpuregs[13] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_128 )
);
defparam \core/n11940_s145 .INIT=8'hCA;
LUT3 \core/n11940_s146  (
	.I0(\core/cpuregs[14] [9]),
	.I1(\core/cpuregs[15] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_129 )
);
defparam \core/n11940_s146 .INIT=8'hCA;
LUT3 \core/n11940_s147  (
	.I0(\core/cpuregs[16] [9]),
	.I1(\core/cpuregs[17] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_130 )
);
defparam \core/n11940_s147 .INIT=8'hCA;
LUT3 \core/n11940_s148  (
	.I0(\core/cpuregs[18] [9]),
	.I1(\core/cpuregs[19] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_131 )
);
defparam \core/n11940_s148 .INIT=8'hCA;
LUT3 \core/n11940_s149  (
	.I0(\core/cpuregs[20] [9]),
	.I1(\core/cpuregs[21] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_132 )
);
defparam \core/n11940_s149 .INIT=8'hCA;
LUT3 \core/n11940_s150  (
	.I0(\core/cpuregs[22] [9]),
	.I1(\core/cpuregs[23] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_133 )
);
defparam \core/n11940_s150 .INIT=8'hCA;
LUT3 \core/n11940_s151  (
	.I0(\core/cpuregs[24] [9]),
	.I1(\core/cpuregs[25] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_134 )
);
defparam \core/n11940_s151 .INIT=8'hCA;
LUT3 \core/n11940_s152  (
	.I0(\core/cpuregs[26] [9]),
	.I1(\core/cpuregs[27] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_135 )
);
defparam \core/n11940_s152 .INIT=8'hCA;
LUT3 \core/n11940_s153  (
	.I0(\core/cpuregs[28] [9]),
	.I1(\core/cpuregs[29] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_136 )
);
defparam \core/n11940_s153 .INIT=8'hCA;
LUT3 \core/n11940_s154  (
	.I0(\core/cpuregs[30] [9]),
	.I1(\core/cpuregs[31] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_137 )
);
defparam \core/n11940_s154 .INIT=8'hCA;
LUT3 \core/n11940_s155  (
	.I0(\core/cpuregs[32] [9]),
	.I1(\core/cpuregs[33] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_138 )
);
defparam \core/n11940_s155 .INIT=8'hCA;
LUT3 \core/n11940_s156  (
	.I0(\core/cpuregs[34] [9]),
	.I1(\core/cpuregs[35] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_139 )
);
defparam \core/n11940_s156 .INIT=8'hCA;
LUT3 \core/n11941_s139  (
	.I0(\core/cpuregs[0] [8]),
	.I1(\core/cpuregs[1] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_122 )
);
defparam \core/n11941_s139 .INIT=8'hCA;
LUT3 \core/n11941_s140  (
	.I0(\core/cpuregs[2] [8]),
	.I1(\core/cpuregs[3] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_123 )
);
defparam \core/n11941_s140 .INIT=8'hCA;
LUT3 \core/n11941_s141  (
	.I0(\core/cpuregs[4] [8]),
	.I1(\core/cpuregs[5] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_124 )
);
defparam \core/n11941_s141 .INIT=8'hCA;
LUT3 \core/n11941_s142  (
	.I0(\core/cpuregs[6] [8]),
	.I1(\core/cpuregs[7] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_125 )
);
defparam \core/n11941_s142 .INIT=8'hCA;
LUT3 \core/n11941_s143  (
	.I0(\core/cpuregs[8] [8]),
	.I1(\core/cpuregs[9] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_126 )
);
defparam \core/n11941_s143 .INIT=8'hCA;
LUT3 \core/n11941_s144  (
	.I0(\core/cpuregs[10] [8]),
	.I1(\core/cpuregs[11] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_127 )
);
defparam \core/n11941_s144 .INIT=8'hCA;
LUT3 \core/n11941_s145  (
	.I0(\core/cpuregs[12] [8]),
	.I1(\core/cpuregs[13] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_128 )
);
defparam \core/n11941_s145 .INIT=8'hCA;
LUT3 \core/n11941_s146  (
	.I0(\core/cpuregs[14] [8]),
	.I1(\core/cpuregs[15] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_129 )
);
defparam \core/n11941_s146 .INIT=8'hCA;
LUT3 \core/n11941_s147  (
	.I0(\core/cpuregs[16] [8]),
	.I1(\core/cpuregs[17] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_130 )
);
defparam \core/n11941_s147 .INIT=8'hCA;
LUT3 \core/n11941_s148  (
	.I0(\core/cpuregs[18] [8]),
	.I1(\core/cpuregs[19] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_131 )
);
defparam \core/n11941_s148 .INIT=8'hCA;
LUT3 \core/n11941_s149  (
	.I0(\core/cpuregs[20] [8]),
	.I1(\core/cpuregs[21] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_132 )
);
defparam \core/n11941_s149 .INIT=8'hCA;
LUT3 \core/n11941_s150  (
	.I0(\core/cpuregs[22] [8]),
	.I1(\core/cpuregs[23] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_133 )
);
defparam \core/n11941_s150 .INIT=8'hCA;
LUT3 \core/n11941_s151  (
	.I0(\core/cpuregs[24] [8]),
	.I1(\core/cpuregs[25] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_134 )
);
defparam \core/n11941_s151 .INIT=8'hCA;
LUT3 \core/n11941_s152  (
	.I0(\core/cpuregs[26] [8]),
	.I1(\core/cpuregs[27] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_135 )
);
defparam \core/n11941_s152 .INIT=8'hCA;
LUT3 \core/n11941_s153  (
	.I0(\core/cpuregs[28] [8]),
	.I1(\core/cpuregs[29] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_136 )
);
defparam \core/n11941_s153 .INIT=8'hCA;
LUT3 \core/n11941_s154  (
	.I0(\core/cpuregs[30] [8]),
	.I1(\core/cpuregs[31] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_137 )
);
defparam \core/n11941_s154 .INIT=8'hCA;
LUT3 \core/n11941_s155  (
	.I0(\core/cpuregs[32] [8]),
	.I1(\core/cpuregs[33] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_138 )
);
defparam \core/n11941_s155 .INIT=8'hCA;
LUT3 \core/n11941_s156  (
	.I0(\core/cpuregs[34] [8]),
	.I1(\core/cpuregs[35] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_139 )
);
defparam \core/n11941_s156 .INIT=8'hCA;
LUT3 \core/n11942_s139  (
	.I0(\core/cpuregs[0] [7]),
	.I1(\core/cpuregs[1] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_122 )
);
defparam \core/n11942_s139 .INIT=8'hCA;
LUT3 \core/n11942_s140  (
	.I0(\core/cpuregs[2] [7]),
	.I1(\core/cpuregs[3] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_123 )
);
defparam \core/n11942_s140 .INIT=8'hCA;
LUT3 \core/n11942_s141  (
	.I0(\core/cpuregs[4] [7]),
	.I1(\core/cpuregs[5] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_124 )
);
defparam \core/n11942_s141 .INIT=8'hCA;
LUT3 \core/n11942_s142  (
	.I0(\core/cpuregs[6] [7]),
	.I1(\core/cpuregs[7] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_125 )
);
defparam \core/n11942_s142 .INIT=8'hCA;
LUT3 \core/n11942_s143  (
	.I0(\core/cpuregs[8] [7]),
	.I1(\core/cpuregs[9] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_126 )
);
defparam \core/n11942_s143 .INIT=8'hCA;
LUT3 \core/n11942_s144  (
	.I0(\core/cpuregs[10] [7]),
	.I1(\core/cpuregs[11] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_127 )
);
defparam \core/n11942_s144 .INIT=8'hCA;
LUT3 \core/n11942_s145  (
	.I0(\core/cpuregs[12] [7]),
	.I1(\core/cpuregs[13] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_128 )
);
defparam \core/n11942_s145 .INIT=8'hCA;
LUT3 \core/n11942_s146  (
	.I0(\core/cpuregs[14] [7]),
	.I1(\core/cpuregs[15] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_129 )
);
defparam \core/n11942_s146 .INIT=8'hCA;
LUT3 \core/n11942_s147  (
	.I0(\core/cpuregs[16] [7]),
	.I1(\core/cpuregs[17] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_130 )
);
defparam \core/n11942_s147 .INIT=8'hCA;
LUT3 \core/n11942_s148  (
	.I0(\core/cpuregs[18] [7]),
	.I1(\core/cpuregs[19] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_131 )
);
defparam \core/n11942_s148 .INIT=8'hCA;
LUT3 \core/n11942_s149  (
	.I0(\core/cpuregs[20] [7]),
	.I1(\core/cpuregs[21] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_132 )
);
defparam \core/n11942_s149 .INIT=8'hCA;
LUT3 \core/n11942_s150  (
	.I0(\core/cpuregs[22] [7]),
	.I1(\core/cpuregs[23] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_133 )
);
defparam \core/n11942_s150 .INIT=8'hCA;
LUT3 \core/n11942_s151  (
	.I0(\core/cpuregs[24] [7]),
	.I1(\core/cpuregs[25] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_134 )
);
defparam \core/n11942_s151 .INIT=8'hCA;
LUT3 \core/n11942_s152  (
	.I0(\core/cpuregs[26] [7]),
	.I1(\core/cpuregs[27] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_135 )
);
defparam \core/n11942_s152 .INIT=8'hCA;
LUT3 \core/n11942_s153  (
	.I0(\core/cpuregs[28] [7]),
	.I1(\core/cpuregs[29] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_136 )
);
defparam \core/n11942_s153 .INIT=8'hCA;
LUT3 \core/n11942_s154  (
	.I0(\core/cpuregs[30] [7]),
	.I1(\core/cpuregs[31] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_137 )
);
defparam \core/n11942_s154 .INIT=8'hCA;
LUT3 \core/n11942_s155  (
	.I0(\core/cpuregs[32] [7]),
	.I1(\core/cpuregs[33] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_138 )
);
defparam \core/n11942_s155 .INIT=8'hCA;
LUT3 \core/n11942_s156  (
	.I0(\core/cpuregs[34] [7]),
	.I1(\core/cpuregs[35] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_139 )
);
defparam \core/n11942_s156 .INIT=8'hCA;
LUT3 \core/n11943_s139  (
	.I0(\core/cpuregs[0] [6]),
	.I1(\core/cpuregs[1] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_122 )
);
defparam \core/n11943_s139 .INIT=8'hCA;
LUT3 \core/n11943_s140  (
	.I0(\core/cpuregs[2] [6]),
	.I1(\core/cpuregs[3] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_123 )
);
defparam \core/n11943_s140 .INIT=8'hCA;
LUT3 \core/n11943_s141  (
	.I0(\core/cpuregs[4] [6]),
	.I1(\core/cpuregs[5] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_124 )
);
defparam \core/n11943_s141 .INIT=8'hCA;
LUT3 \core/n11943_s142  (
	.I0(\core/cpuregs[6] [6]),
	.I1(\core/cpuregs[7] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_125 )
);
defparam \core/n11943_s142 .INIT=8'hCA;
LUT3 \core/n11943_s143  (
	.I0(\core/cpuregs[8] [6]),
	.I1(\core/cpuregs[9] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_126 )
);
defparam \core/n11943_s143 .INIT=8'hCA;
LUT3 \core/n11943_s144  (
	.I0(\core/cpuregs[10] [6]),
	.I1(\core/cpuregs[11] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_127 )
);
defparam \core/n11943_s144 .INIT=8'hCA;
LUT3 \core/n11943_s145  (
	.I0(\core/cpuregs[12] [6]),
	.I1(\core/cpuregs[13] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_128 )
);
defparam \core/n11943_s145 .INIT=8'hCA;
LUT3 \core/n11943_s146  (
	.I0(\core/cpuregs[14] [6]),
	.I1(\core/cpuregs[15] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_129 )
);
defparam \core/n11943_s146 .INIT=8'hCA;
LUT3 \core/n11943_s147  (
	.I0(\core/cpuregs[16] [6]),
	.I1(\core/cpuregs[17] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_130 )
);
defparam \core/n11943_s147 .INIT=8'hCA;
LUT3 \core/n11943_s148  (
	.I0(\core/cpuregs[18] [6]),
	.I1(\core/cpuregs[19] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_131 )
);
defparam \core/n11943_s148 .INIT=8'hCA;
LUT3 \core/n11943_s149  (
	.I0(\core/cpuregs[20] [6]),
	.I1(\core/cpuregs[21] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_132 )
);
defparam \core/n11943_s149 .INIT=8'hCA;
LUT3 \core/n11943_s150  (
	.I0(\core/cpuregs[22] [6]),
	.I1(\core/cpuregs[23] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_133 )
);
defparam \core/n11943_s150 .INIT=8'hCA;
LUT3 \core/n11943_s151  (
	.I0(\core/cpuregs[24] [6]),
	.I1(\core/cpuregs[25] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_134 )
);
defparam \core/n11943_s151 .INIT=8'hCA;
LUT3 \core/n11943_s152  (
	.I0(\core/cpuregs[26] [6]),
	.I1(\core/cpuregs[27] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_135 )
);
defparam \core/n11943_s152 .INIT=8'hCA;
LUT3 \core/n11943_s153  (
	.I0(\core/cpuregs[28] [6]),
	.I1(\core/cpuregs[29] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_136 )
);
defparam \core/n11943_s153 .INIT=8'hCA;
LUT3 \core/n11943_s154  (
	.I0(\core/cpuregs[30] [6]),
	.I1(\core/cpuregs[31] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_137 )
);
defparam \core/n11943_s154 .INIT=8'hCA;
LUT3 \core/n11943_s155  (
	.I0(\core/cpuregs[32] [6]),
	.I1(\core/cpuregs[33] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_138 )
);
defparam \core/n11943_s155 .INIT=8'hCA;
LUT3 \core/n11943_s156  (
	.I0(\core/cpuregs[34] [6]),
	.I1(\core/cpuregs[35] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_139 )
);
defparam \core/n11943_s156 .INIT=8'hCA;
LUT3 \core/n11944_s139  (
	.I0(\core/cpuregs[0] [5]),
	.I1(\core/cpuregs[1] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_122 )
);
defparam \core/n11944_s139 .INIT=8'hCA;
LUT3 \core/n11944_s140  (
	.I0(\core/cpuregs[2] [5]),
	.I1(\core/cpuregs[3] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_123 )
);
defparam \core/n11944_s140 .INIT=8'hCA;
LUT3 \core/n11944_s141  (
	.I0(\core/cpuregs[4] [5]),
	.I1(\core/cpuregs[5] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_124 )
);
defparam \core/n11944_s141 .INIT=8'hCA;
LUT3 \core/n11944_s142  (
	.I0(\core/cpuregs[6] [5]),
	.I1(\core/cpuregs[7] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_125 )
);
defparam \core/n11944_s142 .INIT=8'hCA;
LUT3 \core/n11944_s143  (
	.I0(\core/cpuregs[8] [5]),
	.I1(\core/cpuregs[9] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_126 )
);
defparam \core/n11944_s143 .INIT=8'hCA;
LUT3 \core/n11944_s144  (
	.I0(\core/cpuregs[10] [5]),
	.I1(\core/cpuregs[11] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_127 )
);
defparam \core/n11944_s144 .INIT=8'hCA;
LUT3 \core/n11944_s145  (
	.I0(\core/cpuregs[12] [5]),
	.I1(\core/cpuregs[13] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_128 )
);
defparam \core/n11944_s145 .INIT=8'hCA;
LUT3 \core/n11944_s146  (
	.I0(\core/cpuregs[14] [5]),
	.I1(\core/cpuregs[15] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_129 )
);
defparam \core/n11944_s146 .INIT=8'hCA;
LUT3 \core/n11944_s147  (
	.I0(\core/cpuregs[16] [5]),
	.I1(\core/cpuregs[17] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_130 )
);
defparam \core/n11944_s147 .INIT=8'hCA;
LUT3 \core/n11944_s148  (
	.I0(\core/cpuregs[18] [5]),
	.I1(\core/cpuregs[19] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_131 )
);
defparam \core/n11944_s148 .INIT=8'hCA;
LUT3 \core/n11944_s149  (
	.I0(\core/cpuregs[20] [5]),
	.I1(\core/cpuregs[21] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_132 )
);
defparam \core/n11944_s149 .INIT=8'hCA;
LUT3 \core/n11944_s150  (
	.I0(\core/cpuregs[22] [5]),
	.I1(\core/cpuregs[23] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_133 )
);
defparam \core/n11944_s150 .INIT=8'hCA;
LUT3 \core/n11944_s151  (
	.I0(\core/cpuregs[24] [5]),
	.I1(\core/cpuregs[25] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_134 )
);
defparam \core/n11944_s151 .INIT=8'hCA;
LUT3 \core/n11944_s152  (
	.I0(\core/cpuregs[26] [5]),
	.I1(\core/cpuregs[27] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_135 )
);
defparam \core/n11944_s152 .INIT=8'hCA;
LUT3 \core/n11944_s153  (
	.I0(\core/cpuregs[28] [5]),
	.I1(\core/cpuregs[29] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_136 )
);
defparam \core/n11944_s153 .INIT=8'hCA;
LUT3 \core/n11944_s154  (
	.I0(\core/cpuregs[30] [5]),
	.I1(\core/cpuregs[31] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_137 )
);
defparam \core/n11944_s154 .INIT=8'hCA;
LUT3 \core/n11944_s155  (
	.I0(\core/cpuregs[32] [5]),
	.I1(\core/cpuregs[33] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_138 )
);
defparam \core/n11944_s155 .INIT=8'hCA;
LUT3 \core/n11944_s156  (
	.I0(\core/cpuregs[34] [5]),
	.I1(\core/cpuregs[35] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_139 )
);
defparam \core/n11944_s156 .INIT=8'hCA;
LUT3 \core/n11945_s139  (
	.I0(\core/cpuregs[0] [4]),
	.I1(\core/cpuregs[1] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_122 )
);
defparam \core/n11945_s139 .INIT=8'hCA;
LUT3 \core/n11945_s140  (
	.I0(\core/cpuregs[2] [4]),
	.I1(\core/cpuregs[3] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_123 )
);
defparam \core/n11945_s140 .INIT=8'hCA;
LUT3 \core/n11945_s141  (
	.I0(\core/cpuregs[4] [4]),
	.I1(\core/cpuregs[5] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_124 )
);
defparam \core/n11945_s141 .INIT=8'hCA;
LUT3 \core/n11945_s142  (
	.I0(\core/cpuregs[6] [4]),
	.I1(\core/cpuregs[7] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_125 )
);
defparam \core/n11945_s142 .INIT=8'hCA;
LUT3 \core/n11945_s143  (
	.I0(\core/cpuregs[8] [4]),
	.I1(\core/cpuregs[9] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_126 )
);
defparam \core/n11945_s143 .INIT=8'hCA;
LUT3 \core/n11945_s144  (
	.I0(\core/cpuregs[10] [4]),
	.I1(\core/cpuregs[11] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_127 )
);
defparam \core/n11945_s144 .INIT=8'hCA;
LUT3 \core/n11945_s145  (
	.I0(\core/cpuregs[12] [4]),
	.I1(\core/cpuregs[13] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_128 )
);
defparam \core/n11945_s145 .INIT=8'hCA;
LUT3 \core/n11945_s146  (
	.I0(\core/cpuregs[14] [4]),
	.I1(\core/cpuregs[15] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_129 )
);
defparam \core/n11945_s146 .INIT=8'hCA;
LUT3 \core/n11945_s147  (
	.I0(\core/cpuregs[16] [4]),
	.I1(\core/cpuregs[17] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_130 )
);
defparam \core/n11945_s147 .INIT=8'hCA;
LUT3 \core/n11945_s148  (
	.I0(\core/cpuregs[18] [4]),
	.I1(\core/cpuregs[19] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_131 )
);
defparam \core/n11945_s148 .INIT=8'hCA;
LUT3 \core/n11945_s149  (
	.I0(\core/cpuregs[20] [4]),
	.I1(\core/cpuregs[21] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_132 )
);
defparam \core/n11945_s149 .INIT=8'hCA;
LUT3 \core/n11945_s150  (
	.I0(\core/cpuregs[22] [4]),
	.I1(\core/cpuregs[23] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_133 )
);
defparam \core/n11945_s150 .INIT=8'hCA;
LUT3 \core/n11945_s151  (
	.I0(\core/cpuregs[24] [4]),
	.I1(\core/cpuregs[25] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_134 )
);
defparam \core/n11945_s151 .INIT=8'hCA;
LUT3 \core/n11945_s152  (
	.I0(\core/cpuregs[26] [4]),
	.I1(\core/cpuregs[27] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_135 )
);
defparam \core/n11945_s152 .INIT=8'hCA;
LUT3 \core/n11945_s153  (
	.I0(\core/cpuregs[28] [4]),
	.I1(\core/cpuregs[29] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_136 )
);
defparam \core/n11945_s153 .INIT=8'hCA;
LUT3 \core/n11945_s154  (
	.I0(\core/cpuregs[30] [4]),
	.I1(\core/cpuregs[31] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_137 )
);
defparam \core/n11945_s154 .INIT=8'hCA;
LUT3 \core/n11945_s155  (
	.I0(\core/cpuregs[32] [4]),
	.I1(\core/cpuregs[33] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_138 )
);
defparam \core/n11945_s155 .INIT=8'hCA;
LUT3 \core/n11945_s156  (
	.I0(\core/cpuregs[34] [4]),
	.I1(\core/cpuregs[35] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_139 )
);
defparam \core/n11945_s156 .INIT=8'hCA;
LUT3 \core/n11946_s139  (
	.I0(\core/cpuregs[0] [3]),
	.I1(\core/cpuregs[1] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_122 )
);
defparam \core/n11946_s139 .INIT=8'hCA;
LUT3 \core/n11946_s140  (
	.I0(\core/cpuregs[2] [3]),
	.I1(\core/cpuregs[3] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_123 )
);
defparam \core/n11946_s140 .INIT=8'hCA;
LUT3 \core/n11946_s141  (
	.I0(\core/cpuregs[4] [3]),
	.I1(\core/cpuregs[5] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_124 )
);
defparam \core/n11946_s141 .INIT=8'hCA;
LUT3 \core/n11946_s142  (
	.I0(\core/cpuregs[6] [3]),
	.I1(\core/cpuregs[7] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_125 )
);
defparam \core/n11946_s142 .INIT=8'hCA;
LUT3 \core/n11946_s143  (
	.I0(\core/cpuregs[8] [3]),
	.I1(\core/cpuregs[9] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_126 )
);
defparam \core/n11946_s143 .INIT=8'hCA;
LUT3 \core/n11946_s144  (
	.I0(\core/cpuregs[10] [3]),
	.I1(\core/cpuregs[11] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_127 )
);
defparam \core/n11946_s144 .INIT=8'hCA;
LUT3 \core/n11946_s145  (
	.I0(\core/cpuregs[12] [3]),
	.I1(\core/cpuregs[13] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_128 )
);
defparam \core/n11946_s145 .INIT=8'hCA;
LUT3 \core/n11946_s146  (
	.I0(\core/cpuregs[14] [3]),
	.I1(\core/cpuregs[15] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_129 )
);
defparam \core/n11946_s146 .INIT=8'hCA;
LUT3 \core/n11946_s147  (
	.I0(\core/cpuregs[16] [3]),
	.I1(\core/cpuregs[17] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_130 )
);
defparam \core/n11946_s147 .INIT=8'hCA;
LUT3 \core/n11946_s148  (
	.I0(\core/cpuregs[18] [3]),
	.I1(\core/cpuregs[19] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_131 )
);
defparam \core/n11946_s148 .INIT=8'hCA;
LUT3 \core/n11946_s149  (
	.I0(\core/cpuregs[20] [3]),
	.I1(\core/cpuregs[21] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_132 )
);
defparam \core/n11946_s149 .INIT=8'hCA;
LUT3 \core/n11946_s150  (
	.I0(\core/cpuregs[22] [3]),
	.I1(\core/cpuregs[23] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_133 )
);
defparam \core/n11946_s150 .INIT=8'hCA;
LUT3 \core/n11946_s151  (
	.I0(\core/cpuregs[24] [3]),
	.I1(\core/cpuregs[25] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_134 )
);
defparam \core/n11946_s151 .INIT=8'hCA;
LUT3 \core/n11946_s152  (
	.I0(\core/cpuregs[26] [3]),
	.I1(\core/cpuregs[27] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_135 )
);
defparam \core/n11946_s152 .INIT=8'hCA;
LUT3 \core/n11946_s153  (
	.I0(\core/cpuregs[28] [3]),
	.I1(\core/cpuregs[29] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_136 )
);
defparam \core/n11946_s153 .INIT=8'hCA;
LUT3 \core/n11946_s154  (
	.I0(\core/cpuregs[30] [3]),
	.I1(\core/cpuregs[31] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_137 )
);
defparam \core/n11946_s154 .INIT=8'hCA;
LUT3 \core/n11946_s155  (
	.I0(\core/cpuregs[32] [3]),
	.I1(\core/cpuregs[33] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_138 )
);
defparam \core/n11946_s155 .INIT=8'hCA;
LUT3 \core/n11946_s156  (
	.I0(\core/cpuregs[34] [3]),
	.I1(\core/cpuregs[35] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_139 )
);
defparam \core/n11946_s156 .INIT=8'hCA;
LUT3 \core/n11947_s139  (
	.I0(\core/cpuregs[0] [2]),
	.I1(\core/cpuregs[1] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_122 )
);
defparam \core/n11947_s139 .INIT=8'hCA;
LUT3 \core/n11947_s140  (
	.I0(\core/cpuregs[2] [2]),
	.I1(\core/cpuregs[3] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_123 )
);
defparam \core/n11947_s140 .INIT=8'hCA;
LUT3 \core/n11947_s141  (
	.I0(\core/cpuregs[4] [2]),
	.I1(\core/cpuregs[5] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_124 )
);
defparam \core/n11947_s141 .INIT=8'hCA;
LUT3 \core/n11947_s142  (
	.I0(\core/cpuregs[6] [2]),
	.I1(\core/cpuregs[7] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_125 )
);
defparam \core/n11947_s142 .INIT=8'hCA;
LUT3 \core/n11947_s143  (
	.I0(\core/cpuregs[8] [2]),
	.I1(\core/cpuregs[9] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_126 )
);
defparam \core/n11947_s143 .INIT=8'hCA;
LUT3 \core/n11947_s144  (
	.I0(\core/cpuregs[10] [2]),
	.I1(\core/cpuregs[11] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_127 )
);
defparam \core/n11947_s144 .INIT=8'hCA;
LUT3 \core/n11947_s145  (
	.I0(\core/cpuregs[12] [2]),
	.I1(\core/cpuregs[13] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_128 )
);
defparam \core/n11947_s145 .INIT=8'hCA;
LUT3 \core/n11947_s146  (
	.I0(\core/cpuregs[14] [2]),
	.I1(\core/cpuregs[15] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_129 )
);
defparam \core/n11947_s146 .INIT=8'hCA;
LUT3 \core/n11947_s147  (
	.I0(\core/cpuregs[16] [2]),
	.I1(\core/cpuregs[17] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_130 )
);
defparam \core/n11947_s147 .INIT=8'hCA;
LUT3 \core/n11947_s148  (
	.I0(\core/cpuregs[18] [2]),
	.I1(\core/cpuregs[19] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_131 )
);
defparam \core/n11947_s148 .INIT=8'hCA;
LUT3 \core/n11947_s149  (
	.I0(\core/cpuregs[20] [2]),
	.I1(\core/cpuregs[21] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_132 )
);
defparam \core/n11947_s149 .INIT=8'hCA;
LUT3 \core/n11947_s150  (
	.I0(\core/cpuregs[22] [2]),
	.I1(\core/cpuregs[23] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_133 )
);
defparam \core/n11947_s150 .INIT=8'hCA;
LUT3 \core/n11947_s151  (
	.I0(\core/cpuregs[24] [2]),
	.I1(\core/cpuregs[25] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_134 )
);
defparam \core/n11947_s151 .INIT=8'hCA;
LUT3 \core/n11947_s152  (
	.I0(\core/cpuregs[26] [2]),
	.I1(\core/cpuregs[27] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_135 )
);
defparam \core/n11947_s152 .INIT=8'hCA;
LUT3 \core/n11947_s153  (
	.I0(\core/cpuregs[28] [2]),
	.I1(\core/cpuregs[29] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_136 )
);
defparam \core/n11947_s153 .INIT=8'hCA;
LUT3 \core/n11947_s154  (
	.I0(\core/cpuregs[30] [2]),
	.I1(\core/cpuregs[31] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_137 )
);
defparam \core/n11947_s154 .INIT=8'hCA;
LUT3 \core/n11947_s155  (
	.I0(\core/cpuregs[32] [2]),
	.I1(\core/cpuregs[33] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_138 )
);
defparam \core/n11947_s155 .INIT=8'hCA;
LUT3 \core/n11947_s156  (
	.I0(\core/cpuregs[34] [2]),
	.I1(\core/cpuregs[35] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_139 )
);
defparam \core/n11947_s156 .INIT=8'hCA;
LUT3 \core/n11948_s139  (
	.I0(\core/cpuregs[0] [1]),
	.I1(\core/cpuregs[1] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_122 )
);
defparam \core/n11948_s139 .INIT=8'hCA;
LUT3 \core/n11948_s140  (
	.I0(\core/cpuregs[2] [1]),
	.I1(\core/cpuregs[3] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_123 )
);
defparam \core/n11948_s140 .INIT=8'hCA;
LUT3 \core/n11948_s141  (
	.I0(\core/cpuregs[4] [1]),
	.I1(\core/cpuregs[5] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_124 )
);
defparam \core/n11948_s141 .INIT=8'hCA;
LUT3 \core/n11948_s142  (
	.I0(\core/cpuregs[6] [1]),
	.I1(\core/cpuregs[7] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_125 )
);
defparam \core/n11948_s142 .INIT=8'hCA;
LUT3 \core/n11948_s143  (
	.I0(\core/cpuregs[8] [1]),
	.I1(\core/cpuregs[9] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_126 )
);
defparam \core/n11948_s143 .INIT=8'hCA;
LUT3 \core/n11948_s144  (
	.I0(\core/cpuregs[10] [1]),
	.I1(\core/cpuregs[11] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_127 )
);
defparam \core/n11948_s144 .INIT=8'hCA;
LUT3 \core/n11948_s145  (
	.I0(\core/cpuregs[12] [1]),
	.I1(\core/cpuregs[13] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_128 )
);
defparam \core/n11948_s145 .INIT=8'hCA;
LUT3 \core/n11948_s146  (
	.I0(\core/cpuregs[14] [1]),
	.I1(\core/cpuregs[15] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_129 )
);
defparam \core/n11948_s146 .INIT=8'hCA;
LUT3 \core/n11948_s147  (
	.I0(\core/cpuregs[16] [1]),
	.I1(\core/cpuregs[17] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_130 )
);
defparam \core/n11948_s147 .INIT=8'hCA;
LUT3 \core/n11948_s148  (
	.I0(\core/cpuregs[18] [1]),
	.I1(\core/cpuregs[19] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_131 )
);
defparam \core/n11948_s148 .INIT=8'hCA;
LUT3 \core/n11948_s149  (
	.I0(\core/cpuregs[20] [1]),
	.I1(\core/cpuregs[21] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_132 )
);
defparam \core/n11948_s149 .INIT=8'hCA;
LUT3 \core/n11948_s150  (
	.I0(\core/cpuregs[22] [1]),
	.I1(\core/cpuregs[23] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_133 )
);
defparam \core/n11948_s150 .INIT=8'hCA;
LUT3 \core/n11948_s151  (
	.I0(\core/cpuregs[24] [1]),
	.I1(\core/cpuregs[25] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_134 )
);
defparam \core/n11948_s151 .INIT=8'hCA;
LUT3 \core/n11948_s152  (
	.I0(\core/cpuregs[26] [1]),
	.I1(\core/cpuregs[27] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_135 )
);
defparam \core/n11948_s152 .INIT=8'hCA;
LUT3 \core/n11948_s153  (
	.I0(\core/cpuregs[28] [1]),
	.I1(\core/cpuregs[29] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_136 )
);
defparam \core/n11948_s153 .INIT=8'hCA;
LUT3 \core/n11948_s154  (
	.I0(\core/cpuregs[30] [1]),
	.I1(\core/cpuregs[31] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_137 )
);
defparam \core/n11948_s154 .INIT=8'hCA;
LUT3 \core/n11948_s155  (
	.I0(\core/cpuregs[32] [1]),
	.I1(\core/cpuregs[33] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_138 )
);
defparam \core/n11948_s155 .INIT=8'hCA;
LUT3 \core/n11948_s156  (
	.I0(\core/cpuregs[34] [1]),
	.I1(\core/cpuregs[35] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_139 )
);
defparam \core/n11948_s156 .INIT=8'hCA;
LUT3 \core/n11949_s139  (
	.I0(\core/cpuregs[0] [0]),
	.I1(\core/cpuregs[1] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_122 )
);
defparam \core/n11949_s139 .INIT=8'hCA;
LUT3 \core/n11949_s140  (
	.I0(\core/cpuregs[2] [0]),
	.I1(\core/cpuregs[3] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_123 )
);
defparam \core/n11949_s140 .INIT=8'hCA;
LUT3 \core/n11949_s141  (
	.I0(\core/cpuregs[4] [0]),
	.I1(\core/cpuregs[5] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_124 )
);
defparam \core/n11949_s141 .INIT=8'hCA;
LUT3 \core/n11949_s142  (
	.I0(\core/cpuregs[6] [0]),
	.I1(\core/cpuregs[7] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_125 )
);
defparam \core/n11949_s142 .INIT=8'hCA;
LUT3 \core/n11949_s143  (
	.I0(\core/cpuregs[8] [0]),
	.I1(\core/cpuregs[9] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_126 )
);
defparam \core/n11949_s143 .INIT=8'hCA;
LUT3 \core/n11949_s144  (
	.I0(\core/cpuregs[10] [0]),
	.I1(\core/cpuregs[11] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_127 )
);
defparam \core/n11949_s144 .INIT=8'hCA;
LUT3 \core/n11949_s145  (
	.I0(\core/cpuregs[12] [0]),
	.I1(\core/cpuregs[13] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_128 )
);
defparam \core/n11949_s145 .INIT=8'hCA;
LUT3 \core/n11949_s146  (
	.I0(\core/cpuregs[14] [0]),
	.I1(\core/cpuregs[15] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_129 )
);
defparam \core/n11949_s146 .INIT=8'hCA;
LUT3 \core/n11949_s147  (
	.I0(\core/cpuregs[16] [0]),
	.I1(\core/cpuregs[17] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_130 )
);
defparam \core/n11949_s147 .INIT=8'hCA;
LUT3 \core/n11949_s148  (
	.I0(\core/cpuregs[18] [0]),
	.I1(\core/cpuregs[19] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_131 )
);
defparam \core/n11949_s148 .INIT=8'hCA;
LUT3 \core/n11949_s149  (
	.I0(\core/cpuregs[20] [0]),
	.I1(\core/cpuregs[21] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_132 )
);
defparam \core/n11949_s149 .INIT=8'hCA;
LUT3 \core/n11949_s150  (
	.I0(\core/cpuregs[22] [0]),
	.I1(\core/cpuregs[23] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_133 )
);
defparam \core/n11949_s150 .INIT=8'hCA;
LUT3 \core/n11949_s151  (
	.I0(\core/cpuregs[24] [0]),
	.I1(\core/cpuregs[25] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_134 )
);
defparam \core/n11949_s151 .INIT=8'hCA;
LUT3 \core/n11949_s152  (
	.I0(\core/cpuregs[26] [0]),
	.I1(\core/cpuregs[27] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_135 )
);
defparam \core/n11949_s152 .INIT=8'hCA;
LUT3 \core/n11949_s153  (
	.I0(\core/cpuregs[28] [0]),
	.I1(\core/cpuregs[29] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_136 )
);
defparam \core/n11949_s153 .INIT=8'hCA;
LUT3 \core/n11949_s154  (
	.I0(\core/cpuregs[30] [0]),
	.I1(\core/cpuregs[31] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_137 )
);
defparam \core/n11949_s154 .INIT=8'hCA;
LUT3 \core/n11949_s155  (
	.I0(\core/cpuregs[32] [0]),
	.I1(\core/cpuregs[33] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_138 )
);
defparam \core/n11949_s155 .INIT=8'hCA;
LUT3 \core/n11949_s156  (
	.I0(\core/cpuregs[34] [0]),
	.I1(\core/cpuregs[35] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_139 )
);
defparam \core/n11949_s156 .INIT=8'hCA;
LUT4 \core/mem_la_firstword_xfer_s0  (
	.I0(\core/mem_la_firstword ),
	.I1(\core/mem_la_firstword_reg ),
	.I2(\core/last_mem_valid ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_la_firstword_xfer )
);
defparam \core/mem_la_firstword_xfer_s0 .INIT=16'hCA00;
LUT3 \core/mem_xfer_s0  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/mem_xfer_6 ),
	.F(\core/mem_xfer )
);
defparam \core/mem_xfer_s0 .INIT=8'hFE;
LUT4 \core/mem_rdata_latched_31_s0  (
	.I0(mem_rdata[31]),
	.I1(\core/mem_rdata_latched_31_4 ),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_31_5 ),
	.F(\core/mem_rdata_latched [31])
);
defparam \core/mem_rdata_latched_31_s0 .INIT=16'hCFA0;
LUT4 \core/mem_rdata_latched_30_s0  (
	.I0(\core/mem_rdata_latched_30_17 ),
	.I1(\core/mem_rdata_latched_30_5 ),
	.I2(mem_rdata[30]),
	.I3(\core/mem_rdata_latched_30_15 ),
	.F(\core/mem_rdata_latched [30])
);
defparam \core/mem_rdata_latched_30_s0 .INIT=16'hF444;
LUT4 \core/mem_rdata_latched_29_s0  (
	.I0(\core/mem_rdata_latched_29_21 ),
	.I1(mem_rdata[29]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_29_5 ),
	.F(\core/mem_rdata_latched [29])
);
defparam \core/mem_rdata_latched_29_s0 .INIT=16'h50CF;
LUT4 \core/mem_rdata_latched_28_s0  (
	.I0(mem_rdata[28]),
	.I1(\core/mem_rdata_latched_28_14 ),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_28_5 ),
	.F(\core/mem_rdata_latched [28])
);
defparam \core/mem_rdata_latched_28_s0 .INIT=16'hCFA0;
LUT4 \core/mem_rdata_latched_27_s0  (
	.I0(\core/mem_rdata_latched_27_21 ),
	.I1(\core/mem_rdata_latched_27_5 ),
	.I2(\core/mem_rdata_latched_27_6 ),
	.I3(\core/mem_rdata_latched_27_19 ),
	.F(\core/mem_rdata_latched [27])
);
defparam \core/mem_rdata_latched_27_s0 .INIT=16'hE0EE;
LUT4 \core/mem_rdata_latched_26_s0  (
	.I0(\core/mem_rdata_latched_26_9 ),
	.I1(\core/mem_rdata_latched_26_5 ),
	.I2(\core/mem_rdata_latched_26_6 ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched [26])
);
defparam \core/mem_rdata_latched_26_s0 .INIT=16'hF011;
LUT4 \core/mem_rdata_latched_25_s0  (
	.I0(\core/mem_rdata_latched_25_4 ),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_rdata_latched_25_5 ),
	.I3(mem_rdata[25]),
	.F(\core/mem_rdata_latched [25])
);
defparam \core/mem_rdata_latched_25_s0 .INIT=16'hCB0B;
LUT3 \core/mem_rdata_latched_24_s0  (
	.I0(\core/mem_rdata_latched_24_4 ),
	.I1(\core/mem_rdata_latched_24_5 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched [24])
);
defparam \core/mem_rdata_latched_24_s0 .INIT=8'hC5;
LUT3 \core/mem_rdata_latched_23_s0  (
	.I0(\core/mem_rdata_latched_23_4 ),
	.I1(\core/mem_rdata_latched_27_19 ),
	.I2(\core/mem_rdata_latched_23_5 ),
	.F(\core/mem_rdata_latched [23])
);
defparam \core/mem_rdata_latched_23_s0 .INIT=8'h07;
LUT4 \core/mem_rdata_latched_22_s0  (
	.I0(\core/mem_xfer ),
	.I1(mem_rdata[22]),
	.I2(\core/mem_rdata_latched_22_4 ),
	.I3(\core/mem_rdata_latched_22_5 ),
	.F(\core/mem_rdata_latched [22])
);
defparam \core/mem_rdata_latched_22_s0 .INIT=16'h0F88;
LUT3 \core/mem_rdata_latched_21_s0  (
	.I0(\core/mem_rdata_latched_21_20 ),
	.I1(\core/mem_rdata_latched_27_19 ),
	.I2(\core/mem_rdata_latched_21_5 ),
	.F(\core/mem_rdata_latched [21])
);
defparam \core/mem_rdata_latched_21_s0 .INIT=8'hF8;
LUT3 \core/mem_rdata_latched_20_s0  (
	.I0(\core/mem_rdata_latched_20_4 ),
	.I1(\core/mem_rdata_latched_20_5 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched [20])
);
defparam \core/mem_rdata_latched_20_s0 .INIT=8'h35;
LUT4 \core/mem_rdata_latched_12_s1  (
	.I0(\core/mem_rdata_latched_12_5 ),
	.I1(\core/mem_rdata_latched_12_6 ),
	.I2(\core/mem_rdata_latched_12_7 ),
	.I3(\core/mem_rdata_latched_12_14 ),
	.F(\core/mem_rdata_latched [12])
);
defparam \core/mem_rdata_latched_12_s1 .INIT=16'hFF0E;
LUT4 \core/mem_rdata_latched_11_s1  (
	.I0(\core/mem_rdata_latched_11_5 ),
	.I1(\core/mem_rdata_latched_11_6 ),
	.I2(\core/mem_rdata_latched_11_11 ),
	.I3(\core/mem_rdata_latched_11_8 ),
	.F(\core/mem_rdata_latched [11])
);
defparam \core/mem_rdata_latched_11_s1 .INIT=16'hFAFC;
LUT4 \core/mem_rdata_latched_10_s1  (
	.I0(\core/mem_rdata_latched_10_5 ),
	.I1(\core/mem_rdata_latched_10_6 ),
	.I2(\core/mem_rdata_latched_10_23 ),
	.I3(\core/mem_rdata_latched_10_8 ),
	.F(\core/mem_rdata_latched [10])
);
defparam \core/mem_rdata_latched_10_s1 .INIT=16'hFCFA;
LUT2 \core/mem_rdata_latched_5_s1  (
	.I0(\core/mem_rdata_latched_5_5 ),
	.I1(\core/mem_rdata_latched_5_6 ),
	.F(\core/mem_rdata_latched [5])
);
defparam \core/mem_rdata_latched_5_s1 .INIT=4'h1;
LUT3 \core/mem_rdata_latched_4_s1  (
	.I0(\core/mem_rdata_latched_4_5 ),
	.I1(\core/mem_16bit_buffer [4]),
	.I2(\core/mem_rdata_latched_4_6 ),
	.F(\core/mem_rdata_latched [4])
);
defparam \core/mem_rdata_latched_4_s1 .INIT=8'h5C;
LUT4 \core/mem_rdata_latched_3_s1  (
	.I0(\core/mem_rdata_latched_3_5 ),
	.I1(\core/mem_rdata_latched_3_6 ),
	.I2(\core/mem_16bit_buffer [3]),
	.I3(\core/mem_rdata_latched_4_6 ),
	.F(\core/mem_rdata_latched [3])
);
defparam \core/mem_rdata_latched_3_s1 .INIT=16'hBBB0;
LUT4 \core/mem_rdata_latched_1_s1  (
	.I0(\core/mem_rdata_latched_1_5 ),
	.I1(\core/mem_rdata_latched_1_6 ),
	.I2(\core/mem_16bit_buffer [1]),
	.I3(\core/mem_rdata_latched_4_6 ),
	.F(\core/mem_rdata_latched [1])
);
defparam \core/mem_rdata_latched_1_s1 .INIT=16'h44F0;
LUT2 \core/mem_rdata_latched_0_s1  (
	.I0(\core/mem_rdata_latched_0_5 ),
	.I1(\core/mem_rdata_latched_0_6 ),
	.F(\core/mem_rdata_latched [0])
);
defparam \core/mem_rdata_latched_0_s1 .INIT=4'hB;
LUT3 \core/mem_la_wdata_15_s0  (
	.I0(\core/reg_op2 [7]),
	.I1(\core/reg_op2 [15]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [15])
);
defparam \core/mem_la_wdata_15_s0 .INIT=8'hAC;
LUT3 \core/mem_la_wdata_14_s0  (
	.I0(\core/reg_op2 [14]),
	.I1(\core/reg_op2 [6]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [14])
);
defparam \core/mem_la_wdata_14_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_13_s0  (
	.I0(\core/reg_op2 [13]),
	.I1(\core/reg_op2 [5]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [13])
);
defparam \core/mem_la_wdata_13_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_12_s0  (
	.I0(\core/reg_op2 [12]),
	.I1(\core/reg_op2 [4]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [12])
);
defparam \core/mem_la_wdata_12_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_11_s0  (
	.I0(\core/reg_op2 [11]),
	.I1(\core/reg_op2 [3]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [11])
);
defparam \core/mem_la_wdata_11_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_10_s0  (
	.I0(\core/reg_op2 [10]),
	.I1(\core/reg_op2 [2]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [10])
);
defparam \core/mem_la_wdata_10_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_9_s0  (
	.I0(\core/reg_op2 [9]),
	.I1(\core/reg_op2 [1]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [9])
);
defparam \core/mem_la_wdata_9_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_8_s0  (
	.I0(\core/reg_op2 [8]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [8])
);
defparam \core/mem_la_wdata_8_s0 .INIT=8'hCA;
LUT3 \core/n1860_s0  (
	.I0(\core/n1860_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n1860_8 ),
	.F(\core/n1860_3 )
);
defparam \core/n1860_s0 .INIT=8'hC5;
LUT3 \core/n1861_s0  (
	.I0(\core/n1861_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n1860_8 ),
	.F(\core/n1861_3 )
);
defparam \core/n1861_s0 .INIT=8'hC5;
LUT3 \core/n1862_s0  (
	.I0(\core/n1862_10 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n1860_8 ),
	.F(\core/n1862_3 )
);
defparam \core/n1862_s0 .INIT=8'hCA;
LUT3 \core/n1863_s0  (
	.I0(\core/n1863_4 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n1860_8 ),
	.F(\core/n1863_3 )
);
defparam \core/n1863_s0 .INIT=8'hCA;
LUT4 \core/n1952_s4  (
	.I0(\core/n1952_24 ),
	.I1(\core/n1952_9 ),
	.I2(\core/n1952_10 ),
	.I3(\core/n1952_20 ),
	.F(\core/n1952_7 )
);
defparam \core/n1952_s4 .INIT=16'h5333;
LUT3 \core/n19598_s0  (
	.I0(\core/n19598_6 ),
	.I1(\core/mem_la_read_4 ),
	.I2(\core/n2306_5 ),
	.F(\core/n19598_3 )
);
defparam \core/n19598_s0 .INIT=8'h0B;
LUT4 \core/n2203_s0  (
	.I0(\core/n2203_15 ),
	.I1(\core/n2203_5 ),
	.I2(\core/n2203_6 ),
	.I3(\core/n2203_19 ),
	.F(\core/n2203_3 )
);
defparam \core/n2203_s0 .INIT=16'hFF04;
LUT4 \core/n2204_s0  (
	.I0(\core/n2203_15 ),
	.I1(\core/n2204_18 ),
	.I2(\core/n2204_5 ),
	.I3(\core/n2204_6 ),
	.F(\core/n2204_3 )
);
defparam \core/n2204_s0 .INIT=16'hFF01;
LUT4 \core/n2205_s0  (
	.I0(\core/n2203_15 ),
	.I1(\core/n2203_6 ),
	.I2(\core/n2205_4 ),
	.I3(\core/n2205_5 ),
	.F(\core/n2205_3 )
);
defparam \core/n2205_s0 .INIT=16'hFF01;
LUT4 \core/n2206_s0  (
	.I0(\core/n2206_4 ),
	.I1(\core/n2206_5 ),
	.I2(\core/n2206_6 ),
	.I3(\core/n2206_7 ),
	.F(\core/n2206_3 )
);
defparam \core/n2206_s0 .INIT=16'h8F88;
LUT4 \core/n2207_s0  (
	.I0(\core/n2207_4 ),
	.I1(\core/n2207_5 ),
	.I2(\core/n2207_21 ),
	.I3(\core/n2207_7 ),
	.F(\core/n2207_3 )
);
defparam \core/n2207_s0 .INIT=16'hFFF2;
LUT4 \core/n2208_s0  (
	.I0(\core/n2208_4 ),
	.I1(\core/n2208_5 ),
	.I2(\core/n2208_6 ),
	.I3(\core/n2208_7 ),
	.F(\core/n2208_3 )
);
defparam \core/n2208_s0 .INIT=16'hFFF2;
LUT3 \core/n2209_s0  (
	.I0(\core/n2209_4 ),
	.I1(\core/n2209_5 ),
	.I2(\core/n2209_6 ),
	.F(\core/n2209_3 )
);
defparam \core/n2209_s0 .INIT=8'h4F;
LUT4 \core/n2210_s0  (
	.I0(\core/n2210_4 ),
	.I1(\core/n2210_5 ),
	.I2(\core/n1952_10 ),
	.I3(\core/n2210_6 ),
	.F(\core/n2210_3 )
);
defparam \core/n2210_s0 .INIT=16'h00EF;
LUT4 \core/n2211_s0  (
	.I0(\core/n2211_4 ),
	.I1(\core/n2211_5 ),
	.I2(\core/n2211_6 ),
	.I3(\core/n2211_7 ),
	.F(\core/n2211_3 )
);
defparam \core/n2211_s0 .INIT=16'h4F44;
LUT4 \core/n2212_s0  (
	.I0(\core/n2212_4 ),
	.I1(\core/n1952_10 ),
	.I2(\core/n2212_5 ),
	.I3(\core/n2212_6 ),
	.F(\core/n2212_3 )
);
defparam \core/n2212_s0 .INIT=16'h000B;
LUT3 \core/n2213_s0  (
	.I0(\core/n2213_4 ),
	.I1(\core/n2213_5 ),
	.I2(\core/n2213_6 ),
	.F(\core/n2213_3 )
);
defparam \core/n2213_s0 .INIT=8'hF2;
LUT4 \core/n2214_s0  (
	.I0(\core/n2214_4 ),
	.I1(\core/n2214_5 ),
	.I2(\core/n2213_4 ),
	.I3(\core/n2214_6 ),
	.F(\core/n2214_3 )
);
defparam \core/n2214_s0 .INIT=16'h44F4;
LUT4 \core/n2220_s0  (
	.I0(\core/n2220_4 ),
	.I1(\core/n2220_5 ),
	.I2(\core/n2220_6 ),
	.I3(\core/n2206_7 ),
	.F(\core/n2220_3 )
);
defparam \core/n2220_s0 .INIT=16'hF444;
LUT4 \core/n2221_s0  (
	.I0(\core/n2206_7 ),
	.I1(\core/n2221_15 ),
	.I2(\core/n2221_19 ),
	.I3(\core/n2221_6 ),
	.F(\core/n2221_3 )
);
defparam \core/n2221_s0 .INIT=16'hFF0B;
LUT3 \core/n2222_s0  (
	.I0(\core/n2222_4 ),
	.I1(\core/n2222_5 ),
	.I2(\core/n2222_6 ),
	.F(\core/n2222_3 )
);
defparam \core/n2222_s0 .INIT=8'h0D;
LUT4 \core/n2226_s2  (
	.I0(\core/n2226_8 ),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n2226_9 ),
	.I3(\core/n2226_10 ),
	.F(\core/n2226_5 )
);
defparam \core/n2226_s2 .INIT=16'h88F0;
LUT2 \core/n2314_s0  (
	.I0(\core/n2314_4 ),
	.I1(\core/n19598_6 ),
	.F(\core/n2314_3 )
);
defparam \core/n2314_s0 .INIT=4'h4;
LUT2 \core/n2315_s0  (
	.I0(\core/n2315_4 ),
	.I1(\core/n19598_6 ),
	.F(\core/n2315_3 )
);
defparam \core/n2315_s0 .INIT=4'h4;
LUT2 \core/n2316_s0  (
	.I0(\core/n2316_4 ),
	.I1(\core/n19598_6 ),
	.F(\core/n2316_3 )
);
defparam \core/n2316_s0 .INIT=4'h4;
LUT2 \core/n2317_s0  (
	.I0(\core/n2317_4 ),
	.I1(\core/n19598_6 ),
	.F(\core/n2317_3 )
);
defparam \core/n2317_s0 .INIT=4'h4;
LUT4 \core/n19725_s0  (
	.I0(\core/clear_prefetched_high_word_q ),
	.I1(\core/prefetched_high_word ),
	.I2(\core/trap ),
	.I3(\core/n7354_5 ),
	.F(\core/n19725_3 )
);
defparam \core/n19725_s0 .INIT=16'hFFF8;
LUT3 \core/n5300_s0  (
	.I0(\core/instr_jal ),
	.I1(\core/instr_auipc ),
	.I2(\core/instr_lui ),
	.F(\core/n5300_3 )
);
defparam \core/n5300_s0 .INIT=8'hFE;
LUT4 \core/n5301_s0  (
	.I0(\core/instr_addi ),
	.I1(\core/instr_auipc ),
	.I2(\core/instr_lui ),
	.I3(\core/n5301_4 ),
	.F(\core/n5301_3 )
);
defparam \core/n5301_s0 .INIT=16'hFEFF;
LUT3 \core/n5302_s0  (
	.I0(\core/instr_slt ),
	.I1(\core/instr_slti ),
	.I2(\core/instr_blt ),
	.F(\core/n5302_3 )
);
defparam \core/n5302_s0 .INIT=8'hFE;
LUT3 \core/n5303_s0  (
	.I0(\core/instr_sltu ),
	.I1(\core/instr_sltiu ),
	.I2(\core/instr_bltu ),
	.F(\core/n5303_3 )
);
defparam \core/n5303_s0 .INIT=8'hFE;
LUT3 \core/n5304_s0  (
	.I0(\core/instr_lhu ),
	.I1(\core/instr_lbu ),
	.I2(\core/instr_lw ),
	.F(\core/n5304_3 )
);
defparam \core/n5304_s0 .INIT=8'hFE;
LUT2 \core/n5305_s0  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/n5305_4 ),
	.F(\core/n5305_3 )
);
defparam \core/n5305_s0 .INIT=4'hB;
LUT2 \core/n5317_s0  (
	.I0(\core/n5317_4 ),
	.I1(\core/n5312_8 ),
	.F(\core/n5317_3 )
);
defparam \core/n5317_s0 .INIT=4'h8;
LUT3 \core/n5324_s0  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n5324_6 ),
	.F(\core/n5324_3 )
);
defparam \core/n5324_s0 .INIT=8'h40;
LUT3 \core/n5332_s0  (
	.I0(\core/n5332_4 ),
	.I1(\core/n5324_6 ),
	.I2(\core/n5332_5 ),
	.F(\core/n5332_3 )
);
defparam \core/n5332_s0 .INIT=8'h40;
LUT4 \core/n5407_s0  (
	.I0(\core/mem_rdata_latched [26]),
	.I1(\core/n5407_4 ),
	.I2(\core/n5407_5 ),
	.I3(\core/n5407_8 ),
	.F(\core/n5407_3 )
);
defparam \core/n5407_s0 .INIT=16'h8000;
LUT4 \core/n5346_s0  (
	.I0(\core/mem_rdata_latched [26]),
	.I1(\core/mem_rdata_latched [27]),
	.I2(\core/n5346_7 ),
	.I3(\core/n5346_5 ),
	.F(\core/n5346_3 )
);
defparam \core/n5346_s0 .INIT=16'h4000;
LUT4 \core/n5359_s0  (
	.I0(\core/n5359_4 ),
	.I1(\core/n5359_14 ),
	.I2(\core/n5359_16 ),
	.I3(\core/n5359_7 ),
	.F(\core/n5359_3 )
);
defparam \core/n5359_s0 .INIT=16'h8000;
LUT3 \core/n5393_s0  (
	.I0(\core/n5332_5 ),
	.I1(\core/n5393_6 ),
	.I2(\core/n5359_14 ),
	.F(\core/n5393_3 )
);
defparam \core/n5393_s0 .INIT=8'h40;
LUT3 \core/n5707_s0  (
	.I0(\core/n5706_4 ),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/n5707_4 ),
	.F(\core/n5707_3 )
);
defparam \core/n5707_s0 .INIT=8'hF4;
LUT4 \core/n5708_s0  (
	.I0(\core/n5708_4 ),
	.I1(\core/n5708_12 ),
	.I2(\core/n1952_9 ),
	.I3(\core/n5708_6 ),
	.F(\core/n5708_3 )
);
defparam \core/n5708_s0 .INIT=16'h888F;
LUT4 \core/n5709_s0  (
	.I0(\core/n5709_4 ),
	.I1(\core/n5708_12 ),
	.I2(\core/n5708_6 ),
	.I3(\core/n2226_9 ),
	.F(\core/n5709_3 )
);
defparam \core/n5709_s0 .INIT=16'h8F88;
LUT4 \core/n5710_s0  (
	.I0(\core/n5710_4 ),
	.I1(\core/n2227_7 ),
	.I2(\core/n5710_17 ),
	.I3(\core/n5710_6 ),
	.F(\core/n5710_3 )
);
defparam \core/n5710_s0 .INIT=16'hFFF2;
LUT4 \core/n5712_s0  (
	.I0(\core/n1860_4 ),
	.I1(\core/n5407_3 ),
	.I2(\core/n5416_5 ),
	.I3(\core/n5712_4 ),
	.F(\core/n5712_3 )
);
defparam \core/n5712_s0 .INIT=16'hFF01;
LUT4 \core/n5713_s0  (
	.I0(\core/n5407_3 ),
	.I1(\core/n5713_11 ),
	.I2(\core/n5713_5 ),
	.I3(\core/n5713_6 ),
	.F(\core/n5713_3 )
);
defparam \core/n5713_s0 .INIT=16'h0001;
LUT4 \core/n5714_s0  (
	.I0(\core/n5714_12 ),
	.I1(\core/n5714_5 ),
	.I2(\core/n5714_6 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5714_3 )
);
defparam \core/n5714_s0 .INIT=16'hEEF0;
LUT4 \core/n5715_s0  (
	.I0(\core/n5407_3 ),
	.I1(\core/n5715_4 ),
	.I2(\core/n5715_5 ),
	.I3(\core/n5715_6 ),
	.F(\core/n5715_3 )
);
defparam \core/n5715_s0 .INIT=16'h0100;
LUT4 \core/n5716_s0  (
	.I0(\core/n5716_4 ),
	.I1(\core/n5716_8 ),
	.I2(\core/n5716_6 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5716_3 )
);
defparam \core/n5716_s0 .INIT=16'hEEF0;
LUT4 \core/n5718_s0  (
	.I0(\core/n5718_4 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n5416_5 ),
	.I3(\core/mem_rdata_latched [24]),
	.F(\core/n5718_3 )
);
defparam \core/n5718_s0 .INIT=16'h8F88;
LUT4 \core/n5719_s0  (
	.I0(\core/mem_rdata_latched [5]),
	.I1(\core/n5719_4 ),
	.I2(\core/n5719_5 ),
	.I3(\core/n5719_6 ),
	.F(\core/n5719_3 )
);
defparam \core/n5719_s0 .INIT=16'h0EFF;
LUT4 \core/n5720_s0  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/n5720_4 ),
	.I2(\core/n5416_5 ),
	.I3(\core/mem_rdata_latched [22]),
	.F(\core/n5720_3 )
);
defparam \core/n5720_s0 .INIT=16'h8F88;
LUT4 \core/n5721_s0  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/n5720_4 ),
	.I2(\core/n5416_5 ),
	.I3(\core/mem_rdata_latched [21]),
	.F(\core/n5721_3 )
);
defparam \core/n5721_s0 .INIT=16'h8F88;
LUT4 \core/n5722_s0  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/n5720_4 ),
	.I2(\core/n5416_5 ),
	.I3(\core/mem_rdata_latched [20]),
	.F(\core/n5722_3 )
);
defparam \core/n5722_s0 .INIT=16'h8F88;
LUT3 \core/n5735_s0  (
	.I0(\core/mem_rdata_latched [31]),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5416_5 ),
	.F(\core/n5735_3 )
);
defparam \core/n5735_s0 .INIT=8'hCA;
LUT3 \core/n5747_s0  (
	.I0(\core/n1860_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5416_5 ),
	.F(\core/n5747_3 )
);
defparam \core/n5747_s0 .INIT=8'hC5;
LUT2 \core/n5748_s0  (
	.I0(\core/n5713_11 ),
	.I1(\core/n5748_6 ),
	.F(\core/n5748_3 )
);
defparam \core/n5748_s0 .INIT=4'h1;
LUT3 \core/n5749_s0  (
	.I0(\core/n1862_10 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5416_5 ),
	.F(\core/n5749_3 )
);
defparam \core/n5749_s0 .INIT=8'hCA;
LUT2 \core/n5750_s0  (
	.I0(\core/n5750_6 ),
	.I1(\core/n5748_6 ),
	.F(\core/n5750_3 )
);
defparam \core/n5750_s0 .INIT=4'h1;
LUT3 \core/n5751_s0  (
	.I0(\core/n1864_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5416_5 ),
	.F(\core/n5751_3 )
);
defparam \core/n5751_s0 .INIT=8'hC5;
LUT3 \core/n5752_s0  (
	.I0(\core/n5752_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5416_5 ),
	.F(\core/n5752_3 )
);
defparam \core/n5752_s0 .INIT=8'hCA;
LUT3 \core/n5754_s0  (
	.I0(\core/mem_rdata_latched [20]),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5416_5 ),
	.F(\core/n5754_3 )
);
defparam \core/n5754_s0 .INIT=8'hCA;
LUT3 \core/n5755_s0  (
	.I0(\core/mem_rdata_latched [30]),
	.I1(\core/n2226_9 ),
	.I2(\core/n5416_5 ),
	.F(\core/n5755_3 )
);
defparam \core/n5755_s0 .INIT=8'hCA;
LUT3 \core/n5756_s0  (
	.I0(\core/mem_rdata_latched [29]),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/n5416_5 ),
	.F(\core/n5756_3 )
);
defparam \core/n5756_s0 .INIT=8'hCA;
LUT3 \core/n5757_s0  (
	.I0(\core/mem_rdata_latched [28]),
	.I1(\core/n1952_9 ),
	.I2(\core/n5416_5 ),
	.F(\core/n5757_3 )
);
defparam \core/n5757_s0 .INIT=8'h3A;
LUT3 \core/n5758_s0  (
	.I0(\core/mem_rdata_latched [27]),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n5416_5 ),
	.F(\core/n5758_3 )
);
defparam \core/n5758_s0 .INIT=8'hCA;
LUT3 \core/n5760_s0  (
	.I0(\core/mem_rdata_latched [25]),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n5416_5 ),
	.F(\core/n5760_3 )
);
defparam \core/n5760_s0 .INIT=8'hCA;
LUT3 \core/n5761_s0  (
	.I0(\core/mem_rdata_latched [24]),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/n5416_5 ),
	.F(\core/n5761_3 )
);
defparam \core/n5761_s0 .INIT=8'hCA;
LUT3 \core/n5763_s0  (
	.I0(\core/mem_rdata_latched [22]),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/n5416_5 ),
	.F(\core/n5763_3 )
);
defparam \core/n5763_s0 .INIT=8'hCA;
LUT3 \core/n5764_s0  (
	.I0(\core/mem_rdata_latched [21]),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n5416_5 ),
	.F(\core/n5764_3 )
);
defparam \core/n5764_s0 .INIT=8'hCA;
LUT4 \core/n5765_s0  (
	.I0(\core/n5765_4 ),
	.I1(\core/n2226_8 ),
	.I2(\core/n5765_5 ),
	.I3(\core/n5765_6 ),
	.F(\core/n5765_3 )
);
defparam \core/n5765_s0 .INIT=16'hF4FF;
LUT2 \core/n5851_s0  (
	.I0(\core/decoder_pseudo_trigger ),
	.I1(\core/decoder_trigger ),
	.F(\core/n5851_3 )
);
defparam \core/n5851_s0 .INIT=4'h4;
LUT3 \core/n5921_s0  (
	.I0(\core/is_alu_reg_imm ),
	.I1(\core/n5856_4 ),
	.I2(\core/n5921_8 ),
	.F(\core/n5921_3 )
);
defparam \core/n5921_s0 .INIT=8'h80;
LUT3 \core/n5927_s0  (
	.I0(\core/is_alu_reg_imm ),
	.I1(\core/n5863_6 ),
	.I2(\core/n5921_8 ),
	.F(\core/n5927_3 )
);
defparam \core/n5927_s0 .INIT=8'h80;
LUT2 \core/n5934_s0  (
	.I0(\core/is_alu_reg_imm ),
	.I1(\core/n5934_6 ),
	.F(\core/n5934_3 )
);
defparam \core/n5934_s0 .INIT=4'h8;
LUT3 \core/n5943_s0  (
	.I0(\core/is_alu_reg_reg ),
	.I1(\core/n5853_4 ),
	.I2(\core/n5943_4 ),
	.F(\core/n5943_3 )
);
defparam \core/n5943_s0 .INIT=8'h80;
LUT2 \core/n5977_s0  (
	.I0(\core/is_alu_reg_reg ),
	.I1(\core/n5934_6 ),
	.F(\core/n5977_3 )
);
defparam \core/n5977_s0 .INIT=4'h8;
LUT3 \core/n6005_s0  (
	.I0(\core/n6005_4 ),
	.I1(\core/n6005_5 ),
	.I2(\core/n6005_6 ),
	.F(\core/n6005_3 )
);
defparam \core/n6005_s0 .INIT=8'hE0;
LUT3 \core/n6070_s0  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/n6070_4 ),
	.F(\core/n6070_3 )
);
defparam \core/n6070_s0 .INIT=8'h10;
LUT3 \core/n6085_s0  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/n6070_4 ),
	.F(\core/n6085_3 )
);
defparam \core/n6085_s0 .INIT=8'h80;
LUT4 \core/n6093_s0  (
	.I0(\core/mem_rdata_q [28]),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/n6093_4 ),
	.I3(\core/n6077_4 ),
	.F(\core/n6093_3 )
);
defparam \core/n6093_s0 .INIT=16'h4000;
LUT2 \core/n6110_s0  (
	.I0(\core/n6110_4 ),
	.I1(\core/is_alu_reg_imm ),
	.F(\core/n6110_3 )
);
defparam \core/n6110_s0 .INIT=4'h4;
LUT4 \core/n6128_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/is_alu_reg_imm ),
	.I3(\core/instr_jalr ),
	.F(\core/n6128_3 )
);
defparam \core/n6128_s0 .INIT=16'hFFB0;
LUT2 \core/n6145_s0  (
	.I0(\core/n6110_4 ),
	.I1(\core/is_alu_reg_reg ),
	.F(\core/n6145_3 )
);
defparam \core/n6145_s0 .INIT=4'h4;
LUT2 \core/n11077_s0  (
	.I0(\core/irq_pending [1]),
	.I1(\core/next_irq_pending [4]),
	.F(\core/n11077_3 )
);
defparam \core/n11077_s0 .INIT=4'hE;
LUT3 \core/n11111_s0  (
	.I0(\core/n11111_4 ),
	.I1(\core/csrregs_write ),
	.I2(\core/n11111_5 ),
	.F(\core/n11111_3 )
);
defparam \core/n11111_s0 .INIT=8'h80;
LUT3 \core/n11117_s0  (
	.I0(\core/csr_mepc [31]),
	.I1(\core/reg_pc [31]),
	.I2(\core/n11117_4 ),
	.F(\core/n11117_3 )
);
defparam \core/n11117_s0 .INIT=8'hAC;
LUT3 \core/n11118_s0  (
	.I0(\core/csr_mepc [30]),
	.I1(\core/reg_pc [30]),
	.I2(\core/n11117_4 ),
	.F(\core/n11118_3 )
);
defparam \core/n11118_s0 .INIT=8'hAC;
LUT3 \core/n11119_s0  (
	.I0(\core/csr_mepc [29]),
	.I1(\core/reg_pc [29]),
	.I2(\core/n11117_4 ),
	.F(\core/n11119_3 )
);
defparam \core/n11119_s0 .INIT=8'hAC;
LUT3 \core/n11120_s0  (
	.I0(\core/csr_mepc [28]),
	.I1(\core/reg_pc [28]),
	.I2(\core/n11117_4 ),
	.F(\core/n11120_3 )
);
defparam \core/n11120_s0 .INIT=8'hAC;
LUT3 \core/n11121_s0  (
	.I0(\core/csr_mepc [27]),
	.I1(\core/reg_pc [27]),
	.I2(\core/n11117_4 ),
	.F(\core/n11121_3 )
);
defparam \core/n11121_s0 .INIT=8'hAC;
LUT3 \core/n11122_s0  (
	.I0(\core/csr_mepc [26]),
	.I1(\core/reg_pc [26]),
	.I2(\core/n11117_4 ),
	.F(\core/n11122_3 )
);
defparam \core/n11122_s0 .INIT=8'hAC;
LUT3 \core/n11123_s0  (
	.I0(\core/csr_mepc [25]),
	.I1(\core/reg_pc [25]),
	.I2(\core/n11117_4 ),
	.F(\core/n11123_3 )
);
defparam \core/n11123_s0 .INIT=8'hAC;
LUT3 \core/n11124_s0  (
	.I0(\core/csr_mepc [24]),
	.I1(\core/reg_pc [24]),
	.I2(\core/n11117_4 ),
	.F(\core/n11124_3 )
);
defparam \core/n11124_s0 .INIT=8'hAC;
LUT3 \core/n11125_s0  (
	.I0(\core/csr_mepc [23]),
	.I1(\core/reg_pc [23]),
	.I2(\core/n11117_4 ),
	.F(\core/n11125_3 )
);
defparam \core/n11125_s0 .INIT=8'hAC;
LUT3 \core/n11126_s0  (
	.I0(\core/csr_mepc [22]),
	.I1(\core/reg_pc [22]),
	.I2(\core/n11117_4 ),
	.F(\core/n11126_3 )
);
defparam \core/n11126_s0 .INIT=8'hAC;
LUT3 \core/n11127_s0  (
	.I0(\core/csr_mepc [21]),
	.I1(\core/reg_pc [21]),
	.I2(\core/n11117_4 ),
	.F(\core/n11127_3 )
);
defparam \core/n11127_s0 .INIT=8'hAC;
LUT3 \core/n11128_s0  (
	.I0(\core/csr_mepc [20]),
	.I1(\core/reg_pc [20]),
	.I2(\core/n11117_4 ),
	.F(\core/n11128_3 )
);
defparam \core/n11128_s0 .INIT=8'hAC;
LUT3 \core/n11129_s0  (
	.I0(\core/csr_mepc [19]),
	.I1(\core/reg_pc [19]),
	.I2(\core/n11117_4 ),
	.F(\core/n11129_3 )
);
defparam \core/n11129_s0 .INIT=8'hAC;
LUT3 \core/n11130_s0  (
	.I0(\core/csr_mepc [18]),
	.I1(\core/reg_pc [18]),
	.I2(\core/n11117_4 ),
	.F(\core/n11130_3 )
);
defparam \core/n11130_s0 .INIT=8'hAC;
LUT3 \core/n11131_s0  (
	.I0(\core/csr_mepc [17]),
	.I1(\core/reg_pc [17]),
	.I2(\core/n11117_4 ),
	.F(\core/n11131_3 )
);
defparam \core/n11131_s0 .INIT=8'hAC;
LUT3 \core/n11132_s0  (
	.I0(\core/csr_mepc [16]),
	.I1(\core/reg_pc [16]),
	.I2(\core/n11117_4 ),
	.F(\core/n11132_3 )
);
defparam \core/n11132_s0 .INIT=8'hAC;
LUT3 \core/n11133_s0  (
	.I0(\core/csr_mepc [15]),
	.I1(\core/reg_pc [15]),
	.I2(\core/n11117_4 ),
	.F(\core/n11133_3 )
);
defparam \core/n11133_s0 .INIT=8'hAC;
LUT3 \core/n11134_s0  (
	.I0(\core/csr_mepc [14]),
	.I1(\core/reg_pc [14]),
	.I2(\core/n11117_4 ),
	.F(\core/n11134_3 )
);
defparam \core/n11134_s0 .INIT=8'hAC;
LUT3 \core/n11135_s0  (
	.I0(\core/csr_mepc [13]),
	.I1(\core/reg_pc [13]),
	.I2(\core/n11117_4 ),
	.F(\core/n11135_3 )
);
defparam \core/n11135_s0 .INIT=8'hAC;
LUT3 \core/n11136_s0  (
	.I0(\core/csr_mepc [12]),
	.I1(\core/reg_pc [12]),
	.I2(\core/n11117_4 ),
	.F(\core/n11136_3 )
);
defparam \core/n11136_s0 .INIT=8'hAC;
LUT3 \core/n11137_s0  (
	.I0(\core/csr_mepc [11]),
	.I1(\core/reg_pc [11]),
	.I2(\core/n11117_4 ),
	.F(\core/n11137_3 )
);
defparam \core/n11137_s0 .INIT=8'hAC;
LUT3 \core/n11138_s0  (
	.I0(\core/csr_mepc [10]),
	.I1(\core/reg_pc [10]),
	.I2(\core/n11117_4 ),
	.F(\core/n11138_3 )
);
defparam \core/n11138_s0 .INIT=8'hAC;
LUT3 \core/n11139_s0  (
	.I0(\core/csr_mepc [9]),
	.I1(\core/reg_pc [9]),
	.I2(\core/n11117_4 ),
	.F(\core/n11139_3 )
);
defparam \core/n11139_s0 .INIT=8'hAC;
LUT3 \core/n11140_s0  (
	.I0(\core/csr_mepc [8]),
	.I1(\core/reg_pc [8]),
	.I2(\core/n11117_4 ),
	.F(\core/n11140_3 )
);
defparam \core/n11140_s0 .INIT=8'hAC;
LUT3 \core/n11141_s0  (
	.I0(\core/csr_mepc [7]),
	.I1(\core/reg_pc [7]),
	.I2(\core/n11117_4 ),
	.F(\core/n11141_3 )
);
defparam \core/n11141_s0 .INIT=8'hAC;
LUT3 \core/n11142_s0  (
	.I0(\core/csr_mepc [6]),
	.I1(\core/reg_pc [6]),
	.I2(\core/n11117_4 ),
	.F(\core/n11142_3 )
);
defparam \core/n11142_s0 .INIT=8'hAC;
LUT3 \core/n11143_s0  (
	.I0(\core/csr_mepc [5]),
	.I1(\core/reg_pc [5]),
	.I2(\core/n11117_4 ),
	.F(\core/n11143_3 )
);
defparam \core/n11143_s0 .INIT=8'hAC;
LUT3 \core/n11144_s0  (
	.I0(\core/csr_mepc [4]),
	.I1(\core/reg_pc [4]),
	.I2(\core/n11117_4 ),
	.F(\core/n11144_3 )
);
defparam \core/n11144_s0 .INIT=8'hAC;
LUT3 \core/n11145_s0  (
	.I0(\core/csr_mepc [3]),
	.I1(\core/reg_pc [3]),
	.I2(\core/n11117_4 ),
	.F(\core/n11145_3 )
);
defparam \core/n11145_s0 .INIT=8'hAC;
LUT3 \core/n11146_s0  (
	.I0(\core/csr_mepc [2]),
	.I1(\core/reg_pc [2]),
	.I2(\core/n11117_4 ),
	.F(\core/n11146_3 )
);
defparam \core/n11146_s0 .INIT=8'hAC;
LUT3 \core/n11147_s0  (
	.I0(\core/csr_mepc [1]),
	.I1(\core/reg_pc [1]),
	.I2(\core/n11117_4 ),
	.F(\core/n11147_3 )
);
defparam \core/n11147_s0 .INIT=8'hAC;
LUT2 \core/n11225_s0  (
	.I0(\core/n11111_4 ),
	.I1(\core/n11225_4 ),
	.F(\core/n11225_3 )
);
defparam \core/n11225_s0 .INIT=4'h8;
LUT4 \core/n11326_s0  (
	.I0(\core/pcpi_timeout_counter [0]),
	.I1(\core/pcpi_timeout_counter [1]),
	.I2(\core/pcpi_timeout_counter [2]),
	.I3(\core/pcpi_timeout_counter [3]),
	.F(\core/n11326_3 )
);
defparam \core/n11326_s0 .INIT=16'h0001;
LUT3 \core/n11340_s0  (
	.I0(wr_csr_nxt_Z[31]),
	.I1(\core/reg_pc [31]),
	.I2(\core/n11340_7 ),
	.F(\core/n11340_3 )
);
defparam \core/n11340_s0 .INIT=8'hAC;
LUT3 \core/n11341_s0  (
	.I0(wr_csr_nxt_Z[30]),
	.I1(\core/reg_pc [30]),
	.I2(\core/n11340_7 ),
	.F(\core/n11341_3 )
);
defparam \core/n11341_s0 .INIT=8'hAC;
LUT3 \core/n11342_s0  (
	.I0(wr_csr_nxt_Z[29]),
	.I1(\core/reg_pc [29]),
	.I2(\core/n11340_7 ),
	.F(\core/n11342_3 )
);
defparam \core/n11342_s0 .INIT=8'hAC;
LUT3 \core/n11343_s0  (
	.I0(wr_csr_nxt_Z[28]),
	.I1(\core/reg_pc [28]),
	.I2(\core/n11340_7 ),
	.F(\core/n11343_3 )
);
defparam \core/n11343_s0 .INIT=8'hAC;
LUT3 \core/n11344_s0  (
	.I0(wr_csr_nxt_Z[27]),
	.I1(\core/reg_pc [27]),
	.I2(\core/n11340_7 ),
	.F(\core/n11344_3 )
);
defparam \core/n11344_s0 .INIT=8'hAC;
LUT3 \core/n11345_s0  (
	.I0(wr_csr_nxt_Z[26]),
	.I1(\core/reg_pc [26]),
	.I2(\core/n11340_7 ),
	.F(\core/n11345_3 )
);
defparam \core/n11345_s0 .INIT=8'hAC;
LUT3 \core/n11346_s0  (
	.I0(wr_csr_nxt_Z[25]),
	.I1(\core/reg_pc [25]),
	.I2(\core/n11340_7 ),
	.F(\core/n11346_3 )
);
defparam \core/n11346_s0 .INIT=8'hAC;
LUT3 \core/n11347_s0  (
	.I0(wr_csr_nxt_Z[24]),
	.I1(\core/reg_pc [24]),
	.I2(\core/n11340_7 ),
	.F(\core/n11347_3 )
);
defparam \core/n11347_s0 .INIT=8'hAC;
LUT3 \core/n11348_s0  (
	.I0(wr_csr_nxt_Z[23]),
	.I1(\core/reg_pc [23]),
	.I2(\core/n11340_7 ),
	.F(\core/n11348_3 )
);
defparam \core/n11348_s0 .INIT=8'hAC;
LUT3 \core/n11349_s0  (
	.I0(wr_csr_nxt_Z[22]),
	.I1(\core/reg_pc [22]),
	.I2(\core/n11340_7 ),
	.F(\core/n11349_3 )
);
defparam \core/n11349_s0 .INIT=8'hAC;
LUT3 \core/n11350_s0  (
	.I0(wr_csr_nxt_Z[21]),
	.I1(\core/reg_pc [21]),
	.I2(\core/n11340_7 ),
	.F(\core/n11350_3 )
);
defparam \core/n11350_s0 .INIT=8'hAC;
LUT3 \core/n11351_s0  (
	.I0(wr_csr_nxt_Z[20]),
	.I1(\core/reg_pc [20]),
	.I2(\core/n11340_7 ),
	.F(\core/n11351_3 )
);
defparam \core/n11351_s0 .INIT=8'hAC;
LUT3 \core/n11352_s0  (
	.I0(wr_csr_nxt_Z[19]),
	.I1(\core/reg_pc [19]),
	.I2(\core/n11340_7 ),
	.F(\core/n11352_3 )
);
defparam \core/n11352_s0 .INIT=8'hAC;
LUT3 \core/n11353_s0  (
	.I0(wr_csr_nxt_Z[18]),
	.I1(\core/reg_pc [18]),
	.I2(\core/n11340_7 ),
	.F(\core/n11353_3 )
);
defparam \core/n11353_s0 .INIT=8'hAC;
LUT3 \core/n11354_s0  (
	.I0(wr_csr_nxt_Z[17]),
	.I1(\core/reg_pc [17]),
	.I2(\core/n11340_7 ),
	.F(\core/n11354_3 )
);
defparam \core/n11354_s0 .INIT=8'hAC;
LUT3 \core/n11355_s0  (
	.I0(wr_csr_nxt_Z[16]),
	.I1(\core/reg_pc [16]),
	.I2(\core/n11340_7 ),
	.F(\core/n11355_3 )
);
defparam \core/n11355_s0 .INIT=8'hAC;
LUT3 \core/n11356_s0  (
	.I0(wr_csr_nxt_Z[15]),
	.I1(\core/reg_pc [15]),
	.I2(\core/n11340_7 ),
	.F(\core/n11356_3 )
);
defparam \core/n11356_s0 .INIT=8'hAC;
LUT3 \core/n11357_s0  (
	.I0(wr_csr_nxt_Z[14]),
	.I1(\core/reg_pc [14]),
	.I2(\core/n11340_7 ),
	.F(\core/n11357_3 )
);
defparam \core/n11357_s0 .INIT=8'hAC;
LUT3 \core/n11358_s0  (
	.I0(wr_csr_nxt_Z[13]),
	.I1(\core/reg_pc [13]),
	.I2(\core/n11340_7 ),
	.F(\core/n11358_3 )
);
defparam \core/n11358_s0 .INIT=8'hAC;
LUT3 \core/n11359_s0  (
	.I0(wr_csr_nxt_Z[12]),
	.I1(\core/reg_pc [12]),
	.I2(\core/n11340_7 ),
	.F(\core/n11359_3 )
);
defparam \core/n11359_s0 .INIT=8'hAC;
LUT3 \core/n11360_s0  (
	.I0(wr_csr_nxt_Z[11]),
	.I1(\core/reg_pc [11]),
	.I2(\core/n11340_7 ),
	.F(\core/n11360_3 )
);
defparam \core/n11360_s0 .INIT=8'hAC;
LUT3 \core/n11361_s0  (
	.I0(wr_csr_nxt_Z[10]),
	.I1(\core/reg_pc [10]),
	.I2(\core/n11340_7 ),
	.F(\core/n11361_3 )
);
defparam \core/n11361_s0 .INIT=8'hAC;
LUT3 \core/n11362_s0  (
	.I0(wr_csr_nxt_Z[9]),
	.I1(\core/reg_pc [9]),
	.I2(\core/n11340_7 ),
	.F(\core/n11362_3 )
);
defparam \core/n11362_s0 .INIT=8'hAC;
LUT3 \core/n11363_s0  (
	.I0(wr_csr_nxt_Z[8]),
	.I1(\core/reg_pc [8]),
	.I2(\core/n11340_7 ),
	.F(\core/n11363_3 )
);
defparam \core/n11363_s0 .INIT=8'hAC;
LUT3 \core/n11364_s0  (
	.I0(wr_csr_nxt_Z[7]),
	.I1(\core/reg_pc [7]),
	.I2(\core/n11340_7 ),
	.F(\core/n11364_3 )
);
defparam \core/n11364_s0 .INIT=8'hAC;
LUT3 \core/n11365_s0  (
	.I0(wr_csr_nxt_Z[6]),
	.I1(\core/reg_pc [6]),
	.I2(\core/n11340_7 ),
	.F(\core/n11365_3 )
);
defparam \core/n11365_s0 .INIT=8'hAC;
LUT3 \core/n11366_s0  (
	.I0(wr_csr_nxt_Z[5]),
	.I1(\core/reg_pc [5]),
	.I2(\core/n11340_7 ),
	.F(\core/n11366_3 )
);
defparam \core/n11366_s0 .INIT=8'hAC;
LUT3 \core/n11367_s0  (
	.I0(wr_csr_nxt_Z[4]),
	.I1(\core/reg_pc [4]),
	.I2(\core/n11340_7 ),
	.F(\core/n11367_3 )
);
defparam \core/n11367_s0 .INIT=8'hAC;
LUT3 \core/n11368_s0  (
	.I0(wr_csr_nxt_Z[3]),
	.I1(\core/reg_pc [3]),
	.I2(\core/n11340_7 ),
	.F(\core/n11368_3 )
);
defparam \core/n11368_s0 .INIT=8'hAC;
LUT3 \core/n11369_s0  (
	.I0(wr_csr_nxt_Z[2]),
	.I1(\core/reg_pc [2]),
	.I2(\core/n11340_7 ),
	.F(\core/n11369_3 )
);
defparam \core/n11369_s0 .INIT=8'hAC;
LUT3 \core/n11370_s0  (
	.I0(wr_csr_nxt_Z[1]),
	.I1(\core/reg_pc [1]),
	.I2(\core/n11340_7 ),
	.F(\core/n11370_3 )
);
defparam \core/n11370_s0 .INIT=8'hAC;
LUT4 \core/n11457_s0  (
	.I0(\core/n11457_4 ),
	.I1(\core/n11457_5 ),
	.I2(\core/n11457_6 ),
	.I3(\core/n11457_7 ),
	.F(\core/n11457_3 )
);
defparam \core/n11457_s0 .INIT=16'h7FFF;
LUT4 \core/n11539_s0  (
	.I0(\core/n11539_4 ),
	.I1(\core/csr_mcause [2]),
	.I2(\core/n11539_5 ),
	.I3(\core/n11539_6 ),
	.F(\core/n11539_3 )
);
defparam \core/n11539_s0 .INIT=16'h008F;
LUT4 \core/n11540_s0  (
	.I0(\core/n11539_4 ),
	.I1(\core/csr_mcause [1]),
	.I2(\core/n11540_4 ),
	.I3(\core/n11540_5 ),
	.F(\core/n11540_3 )
);
defparam \core/n11540_s0 .INIT=16'h008F;
LUT3 \core/n11581_s0  (
	.I0(\core/latched_csr [2]),
	.I1(\core/n11234_4 ),
	.I2(\core/n11581_4 ),
	.F(\core/n11581_3 )
);
defparam \core/n11581_s0 .INIT=8'h80;
LUT3 \core/n11639_s1  (
	.I0(\core/n11639_5 ),
	.I1(wr_csr_nxt_Z[31]),
	.I2(\core/n11639_9 ),
	.F(\core/n11639_4 )
);
defparam \core/n11639_s1 .INIT=8'hCA;
LUT3 \core/n11640_s1  (
	.I0(\core/n11640_5 ),
	.I1(wr_csr_nxt_Z[30]),
	.I2(\core/n11639_9 ),
	.F(\core/n11640_4 )
);
defparam \core/n11640_s1 .INIT=8'hCA;
LUT3 \core/n11641_s1  (
	.I0(\core/n11641_5 ),
	.I1(wr_csr_nxt_Z[29]),
	.I2(\core/n11639_9 ),
	.F(\core/n11641_4 )
);
defparam \core/n11641_s1 .INIT=8'hCA;
LUT3 \core/n11642_s1  (
	.I0(\core/n11642_5 ),
	.I1(wr_csr_nxt_Z[28]),
	.I2(\core/n11639_9 ),
	.F(\core/n11642_4 )
);
defparam \core/n11642_s1 .INIT=8'hCA;
LUT3 \core/n11643_s1  (
	.I0(\core/n11643_5 ),
	.I1(wr_csr_nxt_Z[27]),
	.I2(\core/n11639_9 ),
	.F(\core/n11643_4 )
);
defparam \core/n11643_s1 .INIT=8'hCA;
LUT3 \core/n11644_s1  (
	.I0(\core/n11644_5 ),
	.I1(wr_csr_nxt_Z[26]),
	.I2(\core/n11639_9 ),
	.F(\core/n11644_4 )
);
defparam \core/n11644_s1 .INIT=8'hCA;
LUT3 \core/n11645_s1  (
	.I0(\core/n11645_5 ),
	.I1(wr_csr_nxt_Z[25]),
	.I2(\core/n11639_9 ),
	.F(\core/n11645_4 )
);
defparam \core/n11645_s1 .INIT=8'hCA;
LUT3 \core/n11646_s1  (
	.I0(\core/n11646_5 ),
	.I1(wr_csr_nxt_Z[24]),
	.I2(\core/n11639_9 ),
	.F(\core/n11646_4 )
);
defparam \core/n11646_s1 .INIT=8'hCA;
LUT3 \core/n11647_s1  (
	.I0(\core/n11647_5 ),
	.I1(wr_csr_nxt_Z[23]),
	.I2(\core/n11639_9 ),
	.F(\core/n11647_4 )
);
defparam \core/n11647_s1 .INIT=8'hCA;
LUT3 \core/n11648_s1  (
	.I0(\core/n11648_5 ),
	.I1(wr_csr_nxt_Z[22]),
	.I2(\core/n11639_9 ),
	.F(\core/n11648_4 )
);
defparam \core/n11648_s1 .INIT=8'hCA;
LUT3 \core/n11649_s1  (
	.I0(\core/n11649_5 ),
	.I1(wr_csr_nxt_Z[21]),
	.I2(\core/n11639_9 ),
	.F(\core/n11649_4 )
);
defparam \core/n11649_s1 .INIT=8'hCA;
LUT3 \core/n11650_s1  (
	.I0(\core/n11650_5 ),
	.I1(wr_csr_nxt_Z[20]),
	.I2(\core/n11639_9 ),
	.F(\core/n11650_4 )
);
defparam \core/n11650_s1 .INIT=8'hCA;
LUT3 \core/n11651_s1  (
	.I0(\core/n11651_5 ),
	.I1(wr_csr_nxt_Z[19]),
	.I2(\core/n11639_9 ),
	.F(\core/n11651_4 )
);
defparam \core/n11651_s1 .INIT=8'hCA;
LUT3 \core/n11652_s1  (
	.I0(\core/n11652_5 ),
	.I1(wr_csr_nxt_Z[18]),
	.I2(\core/n11639_9 ),
	.F(\core/n11652_4 )
);
defparam \core/n11652_s1 .INIT=8'hCA;
LUT3 \core/n11653_s1  (
	.I0(\core/n11653_5 ),
	.I1(wr_csr_nxt_Z[17]),
	.I2(\core/n11639_9 ),
	.F(\core/n11653_4 )
);
defparam \core/n11653_s1 .INIT=8'hCA;
LUT3 \core/n11654_s1  (
	.I0(\core/n11654_5 ),
	.I1(wr_csr_nxt_Z[16]),
	.I2(\core/n11639_9 ),
	.F(\core/n11654_4 )
);
defparam \core/n11654_s1 .INIT=8'hCA;
LUT3 \core/n11655_s1  (
	.I0(\core/n11655_5 ),
	.I1(wr_csr_nxt_Z[15]),
	.I2(\core/n11639_9 ),
	.F(\core/n11655_4 )
);
defparam \core/n11655_s1 .INIT=8'hCA;
LUT3 \core/n11656_s1  (
	.I0(\core/n11656_5 ),
	.I1(wr_csr_nxt_Z[14]),
	.I2(\core/n11639_9 ),
	.F(\core/n11656_4 )
);
defparam \core/n11656_s1 .INIT=8'hCA;
LUT3 \core/n11657_s1  (
	.I0(\core/n11657_5 ),
	.I1(wr_csr_nxt_Z[13]),
	.I2(\core/n11639_9 ),
	.F(\core/n11657_4 )
);
defparam \core/n11657_s1 .INIT=8'hCA;
LUT3 \core/n11658_s1  (
	.I0(\core/n11658_5 ),
	.I1(wr_csr_nxt_Z[12]),
	.I2(\core/n11639_9 ),
	.F(\core/n11658_4 )
);
defparam \core/n11658_s1 .INIT=8'hCA;
LUT3 \core/n11659_s1  (
	.I0(\core/n11659_5 ),
	.I1(wr_csr_nxt_Z[11]),
	.I2(\core/n11639_9 ),
	.F(\core/n11659_4 )
);
defparam \core/n11659_s1 .INIT=8'hCA;
LUT3 \core/n11660_s1  (
	.I0(\core/n11660_5 ),
	.I1(wr_csr_nxt_Z[10]),
	.I2(\core/n11639_9 ),
	.F(\core/n11660_4 )
);
defparam \core/n11660_s1 .INIT=8'hCA;
LUT3 \core/n11661_s1  (
	.I0(\core/n11661_5 ),
	.I1(wr_csr_nxt_Z[9]),
	.I2(\core/n11639_9 ),
	.F(\core/n11661_4 )
);
defparam \core/n11661_s1 .INIT=8'hCA;
LUT3 \core/n11662_s1  (
	.I0(\core/n11662_5 ),
	.I1(wr_csr_nxt_Z[8]),
	.I2(\core/n11639_9 ),
	.F(\core/n11662_4 )
);
defparam \core/n11662_s1 .INIT=8'hCA;
LUT3 \core/n11663_s1  (
	.I0(\core/n11663_5 ),
	.I1(wr_csr_nxt_Z[7]),
	.I2(\core/n11639_9 ),
	.F(\core/n11663_4 )
);
defparam \core/n11663_s1 .INIT=8'hCA;
LUT3 \core/n11664_s1  (
	.I0(\core/n11664_5 ),
	.I1(wr_csr_nxt_Z[6]),
	.I2(\core/n11639_9 ),
	.F(\core/n11664_4 )
);
defparam \core/n11664_s1 .INIT=8'hCA;
LUT3 \core/n11665_s1  (
	.I0(\core/n11665_5 ),
	.I1(wr_csr_nxt_Z[5]),
	.I2(\core/n11639_9 ),
	.F(\core/n11665_4 )
);
defparam \core/n11665_s1 .INIT=8'hCA;
LUT3 \core/n11666_s1  (
	.I0(\core/n11666_5 ),
	.I1(wr_csr_nxt_Z[4]),
	.I2(\core/n11639_9 ),
	.F(\core/n11666_4 )
);
defparam \core/n11666_s1 .INIT=8'hCA;
LUT3 \core/n11667_s1  (
	.I0(\core/n11667_5 ),
	.I1(wr_csr_nxt_Z[3]),
	.I2(\core/n11639_9 ),
	.F(\core/n11667_4 )
);
defparam \core/n11667_s1 .INIT=8'hCA;
LUT3 \core/n11668_s1  (
	.I0(\core/n11668_5 ),
	.I1(wr_csr_nxt_Z[2]),
	.I2(\core/n11639_9 ),
	.F(\core/n11668_4 )
);
defparam \core/n11668_s1 .INIT=8'hCA;
LUT3 \core/n11669_s1  (
	.I0(\core/n11669_5 ),
	.I1(wr_csr_nxt_Z[1]),
	.I2(\core/n11639_9 ),
	.F(\core/n11669_4 )
);
defparam \core/n11669_s1 .INIT=8'hCA;
LUT3 \core/n11670_s1  (
	.I0(\core/n11670_5 ),
	.I1(wr_csr_nxt_Z[0]),
	.I2(\core/n11639_9 ),
	.F(\core/n11670_4 )
);
defparam \core/n11670_s1 .INIT=8'hCA;
LUT3 \core/decoded_rs_4_s0  (
	.I0(\core/decoded_rs2 [4]),
	.I1(\core/decoded_rs1 [4]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [4])
);
defparam \core/decoded_rs_4_s0 .INIT=8'hAC;
LUT3 \core/decoded_rs_3_s0  (
	.I0(\core/decoded_rs1 [3]),
	.I1(\core/decoded_rs2 [3]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [3])
);
defparam \core/decoded_rs_3_s0 .INIT=8'hCA;
LUT3 \core/decoded_rs_2_s0  (
	.I0(\core/decoded_rs1 [2]),
	.I1(\core/decoded_rs2 [2]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [2])
);
defparam \core/decoded_rs_2_s0 .INIT=8'hCA;
LUT3 \core/decoded_rs_1_s0  (
	.I0(\core/decoded_rs1 [1]),
	.I1(\core/decoded_rs2 [1]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [1])
);
defparam \core/decoded_rs_1_s0 .INIT=8'hCA;
LUT3 \core/decoded_rs_0_s0  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [0])
);
defparam \core/decoded_rs_0_s0 .INIT=8'hCA;
LUT4 \core/n12404_s0  (
	.I0(\core/cpuregs_rs1 [31]),
	.I1(\core/timer [31]),
	.I2(\core/n12404_4 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12404_3 )
);
defparam \core/n12404_s0 .INIT=16'hAA3C;
LUT4 \core/n12405_s0  (
	.I0(\core/cpuregs_rs1 [30]),
	.I1(\core/timer [30]),
	.I2(\core/n12405_4 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12405_3 )
);
defparam \core/n12405_s0 .INIT=16'hAA3C;
LUT4 \core/n12407_s0  (
	.I0(\core/cpuregs_rs1 [28]),
	.I1(\core/timer [28]),
	.I2(\core/n12407_6 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12407_3 )
);
defparam \core/n12407_s0 .INIT=16'hAA3C;
LUT4 \core/n12408_s0  (
	.I0(\core/cpuregs_rs1 [27]),
	.I1(\core/timer [27]),
	.I2(\core/n12408_6 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12408_3 )
);
defparam \core/n12408_s0 .INIT=16'hAA3C;
LUT4 \core/n12409_s0  (
	.I0(\core/cpuregs_rs1 [26]),
	.I1(\core/timer [26]),
	.I2(\core/n12409_4 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12409_3 )
);
defparam \core/n12409_s0 .INIT=16'hAA3C;
LUT4 \core/n12412_s0  (
	.I0(\core/cpuregs_rs1 [23]),
	.I1(\core/timer [23]),
	.I2(\core/n12412_4 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12412_3 )
);
defparam \core/n12412_s0 .INIT=16'hAA3C;
LUT4 \core/n12415_s0  (
	.I0(\core/cpuregs_rs1 [20]),
	.I1(\core/timer [20]),
	.I2(\core/n12415_7 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12415_3 )
);
defparam \core/n12415_s0 .INIT=16'hAA3C;
LUT4 \core/n12417_s0  (
	.I0(\core/cpuregs_rs1 [18]),
	.I1(\core/timer [18]),
	.I2(\core/n12417_7 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12417_3 )
);
defparam \core/n12417_s0 .INIT=16'hAA3C;
LUT4 \core/n12418_s0  (
	.I0(\core/cpuregs_rs1 [17]),
	.I1(\core/timer [17]),
	.I2(\core/n12418_4 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12418_3 )
);
defparam \core/n12418_s0 .INIT=16'hAA3C;
LUT4 \core/n12421_s0  (
	.I0(\core/cpuregs_rs1 [14]),
	.I1(\core/timer [14]),
	.I2(\core/n12421_4 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12421_3 )
);
defparam \core/n12421_s0 .INIT=16'hAA3C;
LUT4 \core/n12423_s0  (
	.I0(\core/cpuregs_rs1 [12]),
	.I1(\core/timer [12]),
	.I2(\core/n12423_4 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12423_3 )
);
defparam \core/n12423_s0 .INIT=16'hAA3C;
LUT4 \core/n12425_s0  (
	.I0(\core/cpuregs_rs1 [10]),
	.I1(\core/timer [10]),
	.I2(\core/n12425_7 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12425_3 )
);
defparam \core/n12425_s0 .INIT=16'hAA3C;
LUT4 \core/n12426_s0  (
	.I0(\core/cpuregs_rs1 [9]),
	.I1(\core/timer [9]),
	.I2(\core/n12426_4 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12426_3 )
);
defparam \core/n12426_s0 .INIT=16'hAA3C;
LUT4 \core/n12429_s0  (
	.I0(\core/cpuregs_rs1 [6]),
	.I1(\core/timer [6]),
	.I2(\core/n12429_4 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12429_3 )
);
defparam \core/n12429_s0 .INIT=16'hAA3C;
LUT4 \core/n12431_s0  (
	.I0(\core/n12431_4 ),
	.I1(\core/timer [4]),
	.I2(\core/n12431_5 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12431_3 )
);
defparam \core/n12431_s0 .INIT=16'hAA3C;
LUT4 \core/n12433_s0  (
	.I0(\core/cpuregs_rs1 [2]),
	.I1(\core/timer [2]),
	.I2(\core/n12433_4 ),
	.I3(\core/n12404_5 ),
	.F(\core/n12433_3 )
);
defparam \core/n12433_s0 .INIT=16'hAA3C;
LUT4 \core/n12434_s0  (
	.I0(\core/n12434_4 ),
	.I1(\core/timer [1]),
	.I2(\core/timer [0]),
	.I3(\core/n12404_5 ),
	.F(\core/n12434_3 )
);
defparam \core/n12434_s0 .INIT=16'hAAC3;
LUT4 \core/n15058_s0  (
	.I0(irq_to_core[31]),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [31]),
	.I3(\core/n15058_5 ),
	.F(\core/n15058_3 )
);
defparam \core/n15058_s0 .INIT=16'h00F8;
LUT4 \core/n15059_s0  (
	.I0(irq_to_core[30]),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [30]),
	.I3(\core/n15059_4 ),
	.F(\core/n15059_3 )
);
defparam \core/n15059_s0 .INIT=16'h00F8;
LUT4 \core/n15060_s0  (
	.I0(irq_to_core[29]),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [29]),
	.I3(\core/n15060_4 ),
	.F(\core/n15060_3 )
);
defparam \core/n15060_s0 .INIT=16'h00F8;
LUT4 \core/n15061_s0  (
	.I0(irq_to_core[28]),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [28]),
	.I3(\core/n15061_4 ),
	.F(\core/n15061_3 )
);
defparam \core/n15061_s0 .INIT=16'h00F8;
LUT4 \core/n15062_s0  (
	.I0(irq_to_core[27]),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [27]),
	.I3(\core/n15062_4 ),
	.F(\core/n15062_3 )
);
defparam \core/n15062_s0 .INIT=16'h00F8;
LUT4 \core/n15063_s0  (
	.I0(irq_to_core[26]),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [26]),
	.I3(\core/n15063_4 ),
	.F(\core/n15063_3 )
);
defparam \core/n15063_s0 .INIT=16'h00F8;
LUT4 \core/n15064_s0  (
	.I0(irq_to_core[25]),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [25]),
	.I3(\core/n15064_4 ),
	.F(\core/n15064_3 )
);
defparam \core/n15064_s0 .INIT=16'h00F8;
LUT4 \core/n15065_s0  (
	.I0(irq_to_core[24]),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [24]),
	.I3(\core/n15065_4 ),
	.F(\core/n15065_3 )
);
defparam \core/n15065_s0 .INIT=16'h00F8;
LUT4 \core/n15066_s0  (
	.I0(irq_to_core[23]),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [23]),
	.I3(\core/n15066_4 ),
	.F(\core/n15066_3 )
);
defparam \core/n15066_s0 .INIT=16'h00F8;
LUT4 \core/n15067_s0  (
	.I0(irq_to_core[22]),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [22]),
	.I3(\core/n15067_4 ),
	.F(\core/n15067_3 )
);
defparam \core/n15067_s0 .INIT=16'h00F8;
LUT4 \core/n15068_s0  (
	.I0(irq_to_core[21]),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [21]),
	.I3(\core/n15068_4 ),
	.F(\core/n15068_3 )
);
defparam \core/n15068_s0 .INIT=16'h00F8;
LUT4 \core/n15069_s0  (
	.I0(irq_to_core[20]),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [20]),
	.I3(\core/n15069_4 ),
	.F(\core/n15069_3 )
);
defparam \core/n15069_s0 .INIT=16'h00F8;
LUT4 \core/n15070_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [19]),
	.I3(\core/n15070_4 ),
	.F(\core/n15070_3 )
);
defparam \core/n15070_s0 .INIT=16'h00F8;
LUT4 \core/n15071_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [18]),
	.I3(\core/n15071_4 ),
	.F(\core/n15071_3 )
);
defparam \core/n15071_s0 .INIT=16'h00F8;
LUT4 \core/n15072_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [17]),
	.I3(\core/n15072_4 ),
	.F(\core/n15072_3 )
);
defparam \core/n15072_s0 .INIT=16'h00F8;
LUT4 \core/n15073_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [16]),
	.I3(\core/n15073_4 ),
	.F(\core/n15073_3 )
);
defparam \core/n15073_s0 .INIT=16'h00F8;
LUT4 \core/n15074_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [15]),
	.I3(\core/n15074_4 ),
	.F(\core/n15074_3 )
);
defparam \core/n15074_s0 .INIT=16'h00F8;
LUT4 \core/n15075_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [14]),
	.I3(\core/n15075_4 ),
	.F(\core/n15075_3 )
);
defparam \core/n15075_s0 .INIT=16'h00F8;
LUT4 \core/n15076_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [13]),
	.I3(\core/n15076_4 ),
	.F(\core/n15076_3 )
);
defparam \core/n15076_s0 .INIT=16'h00F8;
LUT4 \core/n15077_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [12]),
	.I3(\core/n15077_4 ),
	.F(\core/n15077_3 )
);
defparam \core/n15077_s0 .INIT=16'h00F8;
LUT4 \core/n15078_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [11]),
	.I3(\core/n15078_4 ),
	.F(\core/n15078_3 )
);
defparam \core/n15078_s0 .INIT=16'h00F8;
LUT4 \core/n15079_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [10]),
	.I3(\core/n15079_4 ),
	.F(\core/n15079_3 )
);
defparam \core/n15079_s0 .INIT=16'h00F8;
LUT4 \core/n15080_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [9]),
	.I3(\core/n15080_4 ),
	.F(\core/n15080_3 )
);
defparam \core/n15080_s0 .INIT=16'h00F8;
LUT4 \core/n15081_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [8]),
	.I3(\core/n15081_4 ),
	.F(\core/n15081_3 )
);
defparam \core/n15081_s0 .INIT=16'h00F8;
LUT4 \core/n15082_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [7]),
	.I3(\core/n15082_4 ),
	.F(\core/n15082_3 )
);
defparam \core/n15082_s0 .INIT=16'h00F8;
LUT4 \core/n15083_s0  (
	.I0(GND),
	.I1(\core/n15058_4 ),
	.I2(\core/next_irq_pending [6]),
	.I3(\core/n15083_4 ),
	.F(\core/n15083_3 )
);
defparam \core/n15083_s0 .INIT=16'h00F8;
LUT4 \core/n15091_s0  (
	.I0(\core/irq_mask [0]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/irq_state [1]),
	.I3(\core/n15091_4 ),
	.F(\core/n15091_3 )
);
defparam \core/n15091_s0 .INIT=16'h00BF;
LUT3 \core/n13041_s0  (
	.I0(\core/instr_retirq ),
	.I1(\core/instr_dret ),
	.I2(\core/instr_jalr ),
	.F(\core/n13041_3 )
);
defparam \core/n13041_s0 .INIT=8'h01;
LUT3 \core/n13435_s1  (
	.I0(\core/n12634_17 ),
	.I1(\core/n13435_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13435_4 )
);
defparam \core/n13435_s1 .INIT=8'hCA;
LUT3 \core/n13436_s1  (
	.I0(\core/n12636_12 ),
	.I1(\core/n13436_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13436_4 )
);
defparam \core/n13436_s1 .INIT=8'hCA;
LUT3 \core/n13437_s1  (
	.I0(\core/n12638_12 ),
	.I1(\core/n13437_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13437_4 )
);
defparam \core/n13437_s1 .INIT=8'hCA;
LUT3 \core/n13438_s1  (
	.I0(\core/n12640_15 ),
	.I1(\core/n13438_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13438_4 )
);
defparam \core/n13438_s1 .INIT=8'hCA;
LUT3 \core/n13439_s1  (
	.I0(\core/n12642_12 ),
	.I1(\core/n13439_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13439_4 )
);
defparam \core/n13439_s1 .INIT=8'hCA;
LUT3 \core/n13440_s1  (
	.I0(\core/n12644_12 ),
	.I1(\core/n13440_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13440_4 )
);
defparam \core/n13440_s1 .INIT=8'hCA;
LUT3 \core/n13441_s1  (
	.I0(\core/n12646_12 ),
	.I1(\core/n13441_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13441_4 )
);
defparam \core/n13441_s1 .INIT=8'hCA;
LUT3 \core/n13442_s1  (
	.I0(\core/n12648_12 ),
	.I1(\core/n13442_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13442_4 )
);
defparam \core/n13442_s1 .INIT=8'hCA;
LUT3 \core/n13443_s1  (
	.I0(\core/n12650_12 ),
	.I1(\core/n13443_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13443_4 )
);
defparam \core/n13443_s1 .INIT=8'hCA;
LUT3 \core/n13444_s1  (
	.I0(\core/n12652_15 ),
	.I1(\core/n13444_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13444_4 )
);
defparam \core/n13444_s1 .INIT=8'hCA;
LUT3 \core/n13445_s1  (
	.I0(\core/n12654_12 ),
	.I1(\core/n13445_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13445_4 )
);
defparam \core/n13445_s1 .INIT=8'hCA;
LUT3 \core/n13446_s1  (
	.I0(\core/n12656_12 ),
	.I1(\core/n13446_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13446_4 )
);
defparam \core/n13446_s1 .INIT=8'hCA;
LUT3 \core/n13447_s1  (
	.I0(\core/n12658_12 ),
	.I1(\core/n13447_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13447_4 )
);
defparam \core/n13447_s1 .INIT=8'hCA;
LUT3 \core/n13448_s1  (
	.I0(\core/n12660_12 ),
	.I1(\core/n13448_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13448_4 )
);
defparam \core/n13448_s1 .INIT=8'hCA;
LUT3 \core/n13449_s1  (
	.I0(\core/n12662_12 ),
	.I1(\core/n13449_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13449_4 )
);
defparam \core/n13449_s1 .INIT=8'hCA;
LUT3 \core/n13450_s1  (
	.I0(\core/n12664_12 ),
	.I1(\core/n13450_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13450_4 )
);
defparam \core/n13450_s1 .INIT=8'hCA;
LUT3 \core/n13451_s1  (
	.I0(\core/n12666_12 ),
	.I1(\core/n13451_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13451_4 )
);
defparam \core/n13451_s1 .INIT=8'hCA;
LUT3 \core/n13452_s1  (
	.I0(\core/n12668_12 ),
	.I1(\core/n13452_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13452_4 )
);
defparam \core/n13452_s1 .INIT=8'hCA;
LUT3 \core/n13453_s1  (
	.I0(\core/n12670_12 ),
	.I1(\core/n13453_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13453_4 )
);
defparam \core/n13453_s1 .INIT=8'hCA;
LUT3 \core/n13454_s1  (
	.I0(\core/n12672_12 ),
	.I1(\core/n13454_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13454_4 )
);
defparam \core/n13454_s1 .INIT=8'hCA;
LUT3 \core/n13455_s1  (
	.I0(\core/n12674_15 ),
	.I1(\core/n13455_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13455_4 )
);
defparam \core/n13455_s1 .INIT=8'hCA;
LUT3 \core/n13456_s1  (
	.I0(\core/n12676_12 ),
	.I1(\core/n13456_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13456_4 )
);
defparam \core/n13456_s1 .INIT=8'hCA;
LUT3 \core/n13457_s1  (
	.I0(\core/n12678_12 ),
	.I1(\core/n13457_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13457_4 )
);
defparam \core/n13457_s1 .INIT=8'hCA;
LUT3 \core/n13458_s1  (
	.I0(\core/n12680_12 ),
	.I1(\core/n13458_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13458_4 )
);
defparam \core/n13458_s1 .INIT=8'hCA;
LUT3 \core/n13459_s1  (
	.I0(\core/n12682_12 ),
	.I1(\core/n13459_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13459_4 )
);
defparam \core/n13459_s1 .INIT=8'hCA;
LUT3 \core/n13460_s1  (
	.I0(\core/n12684_12 ),
	.I1(\core/n13460_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13460_4 )
);
defparam \core/n13460_s1 .INIT=8'hCA;
LUT3 \core/n13461_s1  (
	.I0(\core/n12686_12 ),
	.I1(\core/n13461_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13461_4 )
);
defparam \core/n13461_s1 .INIT=8'hCA;
LUT3 \core/n13462_s1  (
	.I0(\core/n12688_15 ),
	.I1(\core/n13462_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13462_4 )
);
defparam \core/n13462_s1 .INIT=8'hCA;
LUT3 \core/n13463_s1  (
	.I0(\core/n12690_12 ),
	.I1(\core/n13463_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13463_4 )
);
defparam \core/n13463_s1 .INIT=8'hCA;
LUT3 \core/n13464_s1  (
	.I0(\core/n12692_12 ),
	.I1(\core/n13464_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13464_4 )
);
defparam \core/n13464_s1 .INIT=8'hCA;
LUT3 \core/n13465_s1  (
	.I0(\core/n12694_12 ),
	.I1(\core/n13465_5 ),
	.I2(\core/n13435_6 ),
	.F(\core/n13465_4 )
);
defparam \core/n13465_s1 .INIT=8'hCA;
LUT2 \core/n14429_s0  (
	.I0(\core/instr_sll ),
	.I1(\core/instr_slli ),
	.F(\core/n14429_3 )
);
defparam \core/n14429_s0 .INIT=4'hE;
LUT2 \core/n19724_s0  (
	.I0(\core/trap ),
	.I1(\core/n19598_6 ),
	.F(\core/n19724_3 )
);
defparam \core/n19724_s0 .INIT=4'h4;
LUT2 \core/n23098_s0  (
	.I0(\core/instr_maskirq ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n23098_3 )
);
defparam \core/n23098_s0 .INIT=4'h8;
LUT4 \core/n23364_s0  (
	.I0(\core/n23364_4 ),
	.I1(\core/n23364_8 ),
	.I2(\core/irq_mask [2]),
	.I3(\core/irq_active ),
	.F(\core/n23364_3 )
);
defparam \core/n23364_s0 .INIT=16'hEEE0;
LUT3 \core/n16134_s0  (
	.I0(\core/n16134_4 ),
	.I1(\core/n5306_10 ),
	.I2(\core/n15635_11 ),
	.F(\core/n16134_3 )
);
defparam \core/n16134_s0 .INIT=8'hF4;
LUT4 \core/n23332_s0  (
	.I0(\core/irq_active ),
	.I1(\core/irq_mask [2]),
	.I2(\core/n23364_8 ),
	.I3(\core/n23364_4 ),
	.F(\core/n23332_3 )
);
defparam \core/n23332_s0 .INIT=16'hFF10;
LUT4 \core/mem_la_wdata_31_s5  (
	.I0(\core/mem_wordsize [1]),
	.I1(\core/reg_op2 [15]),
	.I2(\core/mem_la_wdata_31_11 ),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [31])
);
defparam \core/mem_la_wdata_31_s5 .INIT=16'h44F0;
LUT4 \core/mem_la_wdata_30_s5  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op2 [6]),
	.I2(\core/mem_la_wdata_30_11 ),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [30])
);
defparam \core/mem_la_wdata_30_s5 .INIT=16'h44F0;
LUT4 \core/mem_la_wdata_29_s5  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op2 [5]),
	.I2(\core/mem_la_wdata_29_11 ),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [29])
);
defparam \core/mem_la_wdata_29_s5 .INIT=16'h44F0;
LUT4 \core/mem_la_wdata_28_s5  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op2 [4]),
	.I2(\core/mem_la_wdata_28_11 ),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [28])
);
defparam \core/mem_la_wdata_28_s5 .INIT=16'h44F0;
LUT4 \core/mem_la_wdata_27_s5  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op2 [3]),
	.I2(\core/mem_la_wdata_27_11 ),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [27])
);
defparam \core/mem_la_wdata_27_s5 .INIT=16'h44F0;
LUT4 \core/mem_la_wdata_26_s5  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op2 [2]),
	.I2(\core/mem_la_wdata_26_11 ),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [26])
);
defparam \core/mem_la_wdata_26_s5 .INIT=16'h44F0;
LUT4 \core/mem_la_wdata_25_s5  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op2 [1]),
	.I2(\core/mem_la_wdata_25_11 ),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [25])
);
defparam \core/mem_la_wdata_25_s5 .INIT=16'h44F0;
LUT4 \core/mem_la_wdata_24_s5  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/mem_la_wdata_24_11 ),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [24])
);
defparam \core/mem_la_wdata_24_s5 .INIT=16'h44F0;
LUT4 \core/mem_la_wdata_23_s4  (
	.I0(\core/reg_op2 [23]),
	.I1(\core/reg_op2 [7]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [23])
);
defparam \core/mem_la_wdata_23_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_22_s4  (
	.I0(\core/reg_op2 [22]),
	.I1(\core/reg_op2 [6]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [22])
);
defparam \core/mem_la_wdata_22_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_21_s4  (
	.I0(\core/reg_op2 [21]),
	.I1(\core/reg_op2 [5]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [21])
);
defparam \core/mem_la_wdata_21_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_20_s4  (
	.I0(\core/reg_op2 [20]),
	.I1(\core/reg_op2 [4]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [20])
);
defparam \core/mem_la_wdata_20_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_19_s4  (
	.I0(\core/reg_op2 [19]),
	.I1(\core/reg_op2 [3]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [19])
);
defparam \core/mem_la_wdata_19_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_18_s4  (
	.I0(\core/reg_op2 [18]),
	.I1(\core/reg_op2 [2]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [18])
);
defparam \core/mem_la_wdata_18_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_17_s4  (
	.I0(\core/reg_op2 [17]),
	.I1(\core/reg_op2 [1]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [17])
);
defparam \core/mem_la_wdata_17_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_16_s4  (
	.I0(\core/reg_op2 [16]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [16])
);
defparam \core/mem_la_wdata_16_s4 .INIT=16'h0CCA;
LUT3 \core/n5416_s1  (
	.I0(\core/mem_rdata_latched_0_5 ),
	.I1(\core/mem_rdata_latched_0_6 ),
	.I2(\core/mem_rdata_latched [1]),
	.F(\core/n5416_5 )
);
defparam \core/n5416_s1 .INIT=8'h4F;
LUT3 \core/mem_la_secondword_s2  (
	.I0(\core/mem_state [1]),
	.I1(\core/mem_state [0]),
	.I2(\core/mem_xfer ),
	.F(\core/mem_la_secondword_6 )
);
defparam \core/mem_la_secondword_s2 .INIT=8'h40;
LUT3 \core/prefetched_high_word_s2  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/mem_la_read ),
	.I2(\core/mem_la_secondword_6 ),
	.F(\core/prefetched_high_word_6 )
);
defparam \core/prefetched_high_word_s2 .INIT=8'h10;
LUT4 \core/n2528_s6  (
	.I0(\core/mem_la_firstword_4 ),
	.I1(\core/mem_do_rdata ),
	.I2(\core/n2306_5 ),
	.I3(\core/n2528_11 ),
	.F(\core/n2528_10 )
);
defparam \core/n2528_s6 .INIT=16'h0D00;
LUT3 \core/n5772_s3  (
	.I0(\core/n5772_7 ),
	.I1(\core/n5306_10 ),
	.I2(\core/n5772_8 ),
	.F(\core/n5772_6 )
);
defparam \core/n5772_s3 .INIT=8'h40;
LUT3 \core/n5771_s2  (
	.I0(\core/n5771_8 ),
	.I1(\core/n2226_8 ),
	.I2(\core/n5306_10 ),
	.F(\core/n5771_5 )
);
defparam \core/n5771_s2 .INIT=8'h80;
LUT4 \core/n15970_s3  (
	.I0(\core/irq_pending [3]),
	.I1(\core/n11077_3 ),
	.I2(\core/n11457_3 ),
	.I3(\core/n15970_9 ),
	.F(\core/n15970_7 )
);
defparam \core/n15970_s3 .INIT=16'h0100;
LUT3 \core/mem_16bit_buffer_15_s3  (
	.I0(\core/n2306_5 ),
	.I1(\core/mem_16bit_buffer_15_8 ),
	.I2(\core/mem_la_secondword_6 ),
	.F(\core/mem_16bit_buffer_15_7 )
);
defparam \core/mem_16bit_buffer_15_s3 .INIT=8'h10;
LUT4 \core/csr_mepc_31_s3  (
	.I0(\core/csr_mepc_31_9 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n11340_7 ),
	.I3(\core/csr_mepc_31_10 ),
	.F(\core/csr_mepc_31_8 )
);
defparam \core/csr_mepc_31_s3 .INIT=16'hF1FF;
LUT3 \core/csr_mtval_31_s3  (
	.I0(\core/next_irq_pending [2]),
	.I1(\core/csr_mtval_31_11 ),
	.I2(\core/n11639_9 ),
	.F(\core/csr_mtval_31_8 )
);
defparam \core/csr_mtval_31_s3 .INIT=8'hFE;
LUT4 \core/timer_31_s3  (
	.I0(\core/timer [30]),
	.I1(\core/timer [31]),
	.I2(\core/n12404_5 ),
	.I3(\core/n12405_4 ),
	.F(\core/timer_31_8 )
);
defparam \core/timer_31_s3 .INIT=16'hFEFF;
LUT3 \core/n15162_s8  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15162_12 )
);
defparam \core/n15162_s8 .INIT=8'hFE;
LUT4 \core/n15158_s13  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/cpu_state.cpu_state_shift ),
	.I3(\core/n15162_12 ),
	.F(\core/n15158_17 )
);
defparam \core/n15158_s13 .INIT=16'hFFFE;
LUT2 \core/n15298_s21  (
	.I0(\core/cpu_state.cpu_state_stmem ),
	.I1(\core/n15158_17 ),
	.F(\core/n15298_25 )
);
defparam \core/n15298_s21 .INIT=4'hE;
LUT2 \core/n15087_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15087_16 )
);
defparam \core/n15087_s10 .INIT=4'hE;
LUT4 \core/irq_active_s4  (
	.I0(\core/instr_retirq ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/irq_active_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/irq_active_9 )
);
defparam \core/irq_active_s4 .INIT=16'hA2C0;
LUT4 \core/dbg_active_s4  (
	.I0(\core/instr_dret ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/dbg_active_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/dbg_active_9 )
);
defparam \core/dbg_active_s4 .INIT=16'hA2C0;
LUT4 \core/n6193_s5  (
	.I0(\core/n6160_10 ),
	.I1(\core/mem_rdata_q [19]),
	.I2(\core/n6193_13 ),
	.I3(\core/n6193_11 ),
	.F(\core/n6193_9 )
);
defparam \core/n6193_s5 .INIT=16'hFFF4;
LUT4 \core/n6196_s5  (
	.I0(\core/n6160_10 ),
	.I1(\core/mem_rdata_q [18]),
	.I2(\core/n6193_13 ),
	.I3(\core/n6196_10 ),
	.F(\core/n6196_9 )
);
defparam \core/n6196_s5 .INIT=16'hFFF4;
LUT4 \core/n6199_s5  (
	.I0(\core/n6160_10 ),
	.I1(\core/mem_rdata_q [17]),
	.I2(\core/n6193_13 ),
	.I3(\core/n6199_10 ),
	.F(\core/n6199_9 )
);
defparam \core/n6199_s5 .INIT=16'hFFF4;
LUT4 \core/n6202_s5  (
	.I0(\core/n6160_10 ),
	.I1(\core/mem_rdata_q [16]),
	.I2(\core/n6193_13 ),
	.I3(\core/n6202_10 ),
	.F(\core/n6202_9 )
);
defparam \core/n6202_s5 .INIT=16'hFFF4;
LUT4 \core/n6205_s5  (
	.I0(\core/n6160_10 ),
	.I1(\core/mem_rdata_q [15]),
	.I2(\core/n6193_13 ),
	.I3(\core/n6205_10 ),
	.F(\core/n6205_9 )
);
defparam \core/n6205_s5 .INIT=16'hFFF4;
LUT4 \core/n6208_s5  (
	.I0(\core/n6160_10 ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/n6193_13 ),
	.I3(\core/n6208_10 ),
	.F(\core/n6208_9 )
);
defparam \core/n6208_s5 .INIT=16'hFFF4;
LUT4 \core/n6211_s5  (
	.I0(\core/n6160_10 ),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/n6193_13 ),
	.I3(\core/n6211_10 ),
	.F(\core/n6211_9 )
);
defparam \core/n6211_s5 .INIT=16'hFFF4;
LUT4 \core/n6214_s5  (
	.I0(\core/n6160_10 ),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/n6193_13 ),
	.I3(\core/n6214_10 ),
	.F(\core/n6214_9 )
);
defparam \core/n6214_s5 .INIT=16'hFFF4;
LUT4 \core/n6217_s5  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/n6217_10 ),
	.I2(\core/mem_rdata_q [31]),
	.I3(\core/n6217_11 ),
	.F(\core/n6217_9 )
);
defparam \core/n6217_s5 .INIT=16'hB0FF;
LUT3 \core/n6238_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [24]),
	.I2(\core/n6238_15 ),
	.F(\core/n6238_10 )
);
defparam \core/n6238_s6 .INIT=8'h4F;
LUT3 \core/n6241_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [23]),
	.I2(\core/n6241_14 ),
	.F(\core/n6241_10 )
);
defparam \core/n6241_s6 .INIT=8'h4F;
LUT3 \core/n6244_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [22]),
	.I2(\core/n6244_14 ),
	.F(\core/n6244_10 )
);
defparam \core/n6244_s6 .INIT=8'h4F;
LUT3 \core/n6247_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/n6247_14 ),
	.F(\core/n6247_10 )
);
defparam \core/n6247_s6 .INIT=8'h4F;
LUT3 \core/n6249_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [20]),
	.I2(\core/n6249_11 ),
	.F(\core/n6249_10 )
);
defparam \core/n6249_s6 .INIT=8'h4F;
LUT4 \core/alu_out_31_s7  (
	.I0(\core/alu_add_sub [31]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_31_12 ),
	.I3(\core/alu_out_31_13 ),
	.F(\core/alu_out [31])
);
defparam \core/alu_out_31_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_30_s7  (
	.I0(\core/alu_add_sub [30]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_30_12 ),
	.I3(\core/alu_out_30_13 ),
	.F(\core/alu_out [30])
);
defparam \core/alu_out_30_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_29_s7  (
	.I0(\core/alu_add_sub [29]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_29_12 ),
	.I3(\core/alu_out_29_13 ),
	.F(\core/alu_out [29])
);
defparam \core/alu_out_29_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_28_s7  (
	.I0(\core/alu_add_sub [28]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_28_12 ),
	.I3(\core/alu_out_28_13 ),
	.F(\core/alu_out [28])
);
defparam \core/alu_out_28_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_27_s7  (
	.I0(\core/alu_add_sub [27]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_27_12 ),
	.I3(\core/alu_out_27_13 ),
	.F(\core/alu_out [27])
);
defparam \core/alu_out_27_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_26_s7  (
	.I0(\core/alu_add_sub [26]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_26_12 ),
	.I3(\core/alu_out_26_13 ),
	.F(\core/alu_out [26])
);
defparam \core/alu_out_26_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_25_s7  (
	.I0(\core/alu_add_sub [25]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_25_12 ),
	.I3(\core/alu_out_25_13 ),
	.F(\core/alu_out [25])
);
defparam \core/alu_out_25_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_24_s7  (
	.I0(\core/alu_add_sub [24]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_24_12 ),
	.I3(\core/alu_out_24_13 ),
	.F(\core/alu_out [24])
);
defparam \core/alu_out_24_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_23_s7  (
	.I0(\core/alu_add_sub [23]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_23_12 ),
	.I3(\core/alu_out_23_13 ),
	.F(\core/alu_out [23])
);
defparam \core/alu_out_23_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_22_s7  (
	.I0(\core/alu_add_sub [22]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_22_12 ),
	.I3(\core/alu_out_22_13 ),
	.F(\core/alu_out [22])
);
defparam \core/alu_out_22_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_21_s7  (
	.I0(\core/alu_add_sub [21]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_21_12 ),
	.I3(\core/alu_out_21_13 ),
	.F(\core/alu_out [21])
);
defparam \core/alu_out_21_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_20_s7  (
	.I0(\core/alu_add_sub [20]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_20_12 ),
	.I3(\core/alu_out_20_13 ),
	.F(\core/alu_out [20])
);
defparam \core/alu_out_20_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_19_s7  (
	.I0(\core/alu_add_sub [19]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_19_12 ),
	.I3(\core/alu_out_19_13 ),
	.F(\core/alu_out [19])
);
defparam \core/alu_out_19_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_18_s7  (
	.I0(\core/alu_add_sub [18]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_18_12 ),
	.I3(\core/alu_out_18_13 ),
	.F(\core/alu_out [18])
);
defparam \core/alu_out_18_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_17_s7  (
	.I0(\core/alu_add_sub [17]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_17_12 ),
	.I3(\core/alu_out_17_13 ),
	.F(\core/alu_out [17])
);
defparam \core/alu_out_17_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_16_s7  (
	.I0(\core/alu_add_sub [16]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_16_12 ),
	.I3(\core/alu_out_16_13 ),
	.F(\core/alu_out [16])
);
defparam \core/alu_out_16_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_15_s7  (
	.I0(\core/alu_add_sub [15]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_15_12 ),
	.I3(\core/alu_out_15_13 ),
	.F(\core/alu_out [15])
);
defparam \core/alu_out_15_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_14_s7  (
	.I0(\core/alu_add_sub [14]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_14_12 ),
	.I3(\core/alu_out_14_13 ),
	.F(\core/alu_out [14])
);
defparam \core/alu_out_14_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_13_s7  (
	.I0(\core/alu_add_sub [13]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_13_12 ),
	.I3(\core/alu_out_13_13 ),
	.F(\core/alu_out [13])
);
defparam \core/alu_out_13_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_12_s7  (
	.I0(\core/alu_add_sub [12]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_12_12 ),
	.I3(\core/alu_out_12_13 ),
	.F(\core/alu_out [12])
);
defparam \core/alu_out_12_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_11_s7  (
	.I0(\core/alu_add_sub [11]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_11_12 ),
	.I3(\core/alu_out_11_13 ),
	.F(\core/alu_out [11])
);
defparam \core/alu_out_11_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_10_s7  (
	.I0(\core/alu_add_sub [10]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_10_12 ),
	.I3(\core/alu_out_10_13 ),
	.F(\core/alu_out [10])
);
defparam \core/alu_out_10_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_9_s7  (
	.I0(\core/alu_add_sub [9]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_9_12 ),
	.I3(\core/alu_out_9_13 ),
	.F(\core/alu_out [9])
);
defparam \core/alu_out_9_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_8_s7  (
	.I0(\core/alu_add_sub [8]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_8_12 ),
	.I3(\core/alu_out_8_13 ),
	.F(\core/alu_out [8])
);
defparam \core/alu_out_8_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_7_s7  (
	.I0(\core/alu_add_sub [7]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_7_12 ),
	.I3(\core/alu_out_7_13 ),
	.F(\core/alu_out [7])
);
defparam \core/alu_out_7_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_6_s7  (
	.I0(\core/alu_add_sub [6]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_6_12 ),
	.I3(\core/alu_out_6_13 ),
	.F(\core/alu_out [6])
);
defparam \core/alu_out_6_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_5_s7  (
	.I0(\core/alu_add_sub [5]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_5_12 ),
	.I3(\core/alu_out_5_13 ),
	.F(\core/alu_out [5])
);
defparam \core/alu_out_5_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_4_s7  (
	.I0(\core/alu_add_sub [4]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_4_12 ),
	.I3(\core/alu_out_4_13 ),
	.F(\core/alu_out [4])
);
defparam \core/alu_out_4_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_3_s7  (
	.I0(\core/alu_add_sub [3]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_3_12 ),
	.I3(\core/alu_out_3_13 ),
	.F(\core/alu_out [3])
);
defparam \core/alu_out_3_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_2_s7  (
	.I0(\core/alu_add_sub [2]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_2_12 ),
	.I3(\core/alu_out_2_13 ),
	.F(\core/alu_out [2])
);
defparam \core/alu_out_2_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_1_s7  (
	.I0(\core/alu_add_sub [1]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_1_12 ),
	.I3(\core/alu_out_1_13 ),
	.F(\core/alu_out [1])
);
defparam \core/alu_out_1_s7 .INIT=16'hFFF8;
LUT3 \core/alu_out_0_s7  (
	.I0(\core/alu_out_0_12 ),
	.I1(\core/is_compare ),
	.I2(\core/alu_out_0_13 ),
	.F(\core/alu_out [0])
);
defparam \core/alu_out_0_s7 .INIT=8'h4F;
LUT4 \core/cpuregs_wrdata_31_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_31_11 ),
	.I2(\core/cpuregs_wrdata_31_12 ),
	.I3(\core/cpuregs_wrdata_31_13 ),
	.F(\core/cpuregs_wrdata [31])
);
defparam \core/cpuregs_wrdata_31_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_30_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_30_10 ),
	.I2(\core/cpuregs_wrdata_30_11 ),
	.I3(\core/cpuregs_wrdata_30_12 ),
	.F(\core/cpuregs_wrdata [30])
);
defparam \core/cpuregs_wrdata_30_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_29_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_29_10 ),
	.I2(\core/cpuregs_wrdata_29_11 ),
	.I3(\core/cpuregs_wrdata_29_12 ),
	.F(\core/cpuregs_wrdata [29])
);
defparam \core/cpuregs_wrdata_29_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_28_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_28_10 ),
	.I2(\core/cpuregs_wrdata_28_11 ),
	.I3(\core/cpuregs_wrdata_28_12 ),
	.F(\core/cpuregs_wrdata [28])
);
defparam \core/cpuregs_wrdata_28_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_27_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_27_10 ),
	.I2(\core/cpuregs_wrdata_27_11 ),
	.I3(\core/cpuregs_wrdata_27_12 ),
	.F(\core/cpuregs_wrdata [27])
);
defparam \core/cpuregs_wrdata_27_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_26_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_26_10 ),
	.I2(\core/cpuregs_wrdata_26_11 ),
	.I3(\core/cpuregs_wrdata_26_12 ),
	.F(\core/cpuregs_wrdata [26])
);
defparam \core/cpuregs_wrdata_26_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_25_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_25_10 ),
	.I2(\core/cpuregs_wrdata_25_11 ),
	.I3(\core/cpuregs_wrdata_25_12 ),
	.F(\core/cpuregs_wrdata [25])
);
defparam \core/cpuregs_wrdata_25_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_24_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_24_10 ),
	.I2(\core/cpuregs_wrdata_24_11 ),
	.I3(\core/cpuregs_wrdata_24_12 ),
	.F(\core/cpuregs_wrdata [24])
);
defparam \core/cpuregs_wrdata_24_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_23_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_23_10 ),
	.I2(\core/cpuregs_wrdata_23_11 ),
	.I3(\core/cpuregs_wrdata_23_12 ),
	.F(\core/cpuregs_wrdata [23])
);
defparam \core/cpuregs_wrdata_23_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_22_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_22_10 ),
	.I2(\core/cpuregs_wrdata_22_11 ),
	.I3(\core/cpuregs_wrdata_22_12 ),
	.F(\core/cpuregs_wrdata [22])
);
defparam \core/cpuregs_wrdata_22_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_21_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_21_10 ),
	.I2(\core/cpuregs_wrdata_21_11 ),
	.I3(\core/cpuregs_wrdata_21_12 ),
	.F(\core/cpuregs_wrdata [21])
);
defparam \core/cpuregs_wrdata_21_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_20_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_20_10 ),
	.I2(\core/cpuregs_wrdata_20_11 ),
	.I3(\core/cpuregs_wrdata_20_12 ),
	.F(\core/cpuregs_wrdata [20])
);
defparam \core/cpuregs_wrdata_20_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_19_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_19_10 ),
	.I2(\core/cpuregs_wrdata_19_11 ),
	.I3(\core/cpuregs_wrdata_19_12 ),
	.F(\core/cpuregs_wrdata [19])
);
defparam \core/cpuregs_wrdata_19_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_18_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_18_10 ),
	.I2(\core/cpuregs_wrdata_18_11 ),
	.I3(\core/cpuregs_wrdata_18_12 ),
	.F(\core/cpuregs_wrdata [18])
);
defparam \core/cpuregs_wrdata_18_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_17_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_17_10 ),
	.I2(\core/cpuregs_wrdata_17_11 ),
	.I3(\core/cpuregs_wrdata_17_12 ),
	.F(\core/cpuregs_wrdata [17])
);
defparam \core/cpuregs_wrdata_17_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_16_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_16_10 ),
	.I2(\core/cpuregs_wrdata_16_11 ),
	.I3(\core/cpuregs_wrdata_16_12 ),
	.F(\core/cpuregs_wrdata [16])
);
defparam \core/cpuregs_wrdata_16_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_15_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_15_10 ),
	.I2(\core/cpuregs_wrdata_15_11 ),
	.I3(\core/cpuregs_wrdata_15_12 ),
	.F(\core/cpuregs_wrdata [15])
);
defparam \core/cpuregs_wrdata_15_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_14_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_14_10 ),
	.I2(\core/cpuregs_wrdata_14_11 ),
	.I3(\core/cpuregs_wrdata_14_12 ),
	.F(\core/cpuregs_wrdata [14])
);
defparam \core/cpuregs_wrdata_14_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_13_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_13_10 ),
	.I2(\core/cpuregs_wrdata_13_11 ),
	.I3(\core/cpuregs_wrdata_13_12 ),
	.F(\core/cpuregs_wrdata [13])
);
defparam \core/cpuregs_wrdata_13_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_12_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_12_10 ),
	.I2(\core/cpuregs_wrdata_12_11 ),
	.I3(\core/cpuregs_wrdata_12_12 ),
	.F(\core/cpuregs_wrdata [12])
);
defparam \core/cpuregs_wrdata_12_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_11_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_11_10 ),
	.I2(\core/cpuregs_wrdata_11_11 ),
	.I3(\core/cpuregs_wrdata_11_12 ),
	.F(\core/cpuregs_wrdata [11])
);
defparam \core/cpuregs_wrdata_11_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_10_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_10_10 ),
	.I2(\core/cpuregs_wrdata_10_11 ),
	.I3(\core/cpuregs_wrdata_10_12 ),
	.F(\core/cpuregs_wrdata [10])
);
defparam \core/cpuregs_wrdata_10_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_9_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_9_10 ),
	.I2(\core/cpuregs_wrdata_9_11 ),
	.I3(\core/cpuregs_wrdata_9_12 ),
	.F(\core/cpuregs_wrdata [9])
);
defparam \core/cpuregs_wrdata_9_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_8_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_8_10 ),
	.I2(\core/cpuregs_wrdata_8_11 ),
	.I3(\core/cpuregs_wrdata_8_12 ),
	.F(\core/cpuregs_wrdata [8])
);
defparam \core/cpuregs_wrdata_8_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_7_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_7_10 ),
	.I2(\core/cpuregs_wrdata_7_11 ),
	.I3(\core/cpuregs_wrdata_7_12 ),
	.F(\core/cpuregs_wrdata [7])
);
defparam \core/cpuregs_wrdata_7_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_6_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_6_10 ),
	.I2(\core/cpuregs_wrdata_6_11 ),
	.I3(\core/cpuregs_wrdata_6_12 ),
	.F(\core/cpuregs_wrdata [6])
);
defparam \core/cpuregs_wrdata_6_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_5_s5  (
	.I0(\core/cpuregs_wrdata_5_10 ),
	.I1(\core/n7386_1 ),
	.I2(\core/cpuregs_wrdata_5_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [5])
);
defparam \core/cpuregs_wrdata_5_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_4_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_4_10 ),
	.I2(\core/cpuregs_wrdata_4_11 ),
	.I3(\core/cpuregs_wrdata_4_12 ),
	.F(\core/cpuregs_wrdata [4])
);
defparam \core/cpuregs_wrdata_4_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_3_s5  (
	.I0(\core/n7388_1 ),
	.I1(\core/latched_branch ),
	.I2(\core/cpuregs_wrdata_3_15 ),
	.I3(\core/cpuregs_wrdata_3_11 ),
	.F(\core/cpuregs_wrdata [3])
);
defparam \core/cpuregs_wrdata_3_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_2_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_2_10 ),
	.I2(\core/cpuregs_wrdata_2_11 ),
	.I3(\core/cpuregs_wrdata_2_12 ),
	.F(\core/cpuregs_wrdata [2])
);
defparam \core/cpuregs_wrdata_2_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_1_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_1_10 ),
	.I2(\core/cpuregs_wrdata_1_11 ),
	.I3(\core/cpuregs_wrdata_1_12 ),
	.F(\core/cpuregs_wrdata [1])
);
defparam \core/cpuregs_wrdata_1_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_0_s5  (
	.I0(\core/cpuregs_wrdata_0_10 ),
	.I1(\core/cpuregs_wrdata_31_10 ),
	.I2(\core/cpuregs_wrdata_0_11 ),
	.I3(\core/cpuregs_wrdata_0_12 ),
	.F(\core/cpuregs_wrdata [0])
);
defparam \core/cpuregs_wrdata_0_s5 .INIT=16'hF8FF;
LUT3 \core/n15087_s11  (
	.I0(\core/n15087_21 ),
	.I1(\core/irq_pending [3]),
	.I2(\core/n15087_20 ),
	.F(\core/n15087_18 )
);
defparam \core/n15087_s11 .INIT=8'hF4;
LUT3 \core/n15090_s10  (
	.I0(\core/n15087_21 ),
	.I1(\core/irq_pending [1]),
	.I2(\core/n15090_18 ),
	.F(\core/n15090_16 )
);
defparam \core/n15090_s10 .INIT=8'hF4;
LUT3 \core/n15196_s7  (
	.I0(\core/n15196_12 ),
	.I1(\core/n15196_13 ),
	.I2(\core/n15196_14 ),
	.F(\core/n15196_11 )
);
defparam \core/n15196_s7 .INIT=8'hEF;
LUT3 \core/n15197_s7  (
	.I0(\core/n15197_12 ),
	.I1(\core/n15197_13 ),
	.I2(\core/n15197_14 ),
	.F(\core/n15197_11 )
);
defparam \core/n15197_s7 .INIT=8'hBF;
LUT3 \core/n15198_s7  (
	.I0(\core/n15198_12 ),
	.I1(\core/n15198_13 ),
	.I2(\core/n15198_14 ),
	.F(\core/n15198_11 )
);
defparam \core/n15198_s7 .INIT=8'hEF;
LUT3 \core/n15199_s7  (
	.I0(\core/n15199_12 ),
	.I1(\core/n15199_13 ),
	.I2(\core/n15199_14 ),
	.F(\core/n15199_11 )
);
defparam \core/n15199_s7 .INIT=8'hEF;
LUT3 \core/n15200_s7  (
	.I0(\core/n15200_12 ),
	.I1(\core/n15200_13 ),
	.I2(\core/n15200_14 ),
	.F(\core/n15200_11 )
);
defparam \core/n15200_s7 .INIT=8'hEF;
LUT3 \core/n15201_s7  (
	.I0(\core/n15201_12 ),
	.I1(\core/n15201_13 ),
	.I2(\core/n15201_22 ),
	.F(\core/n15201_11 )
);
defparam \core/n15201_s7 .INIT=8'hEF;
LUT3 \core/n15202_s7  (
	.I0(\core/n15202_12 ),
	.I1(\core/n15202_13 ),
	.I2(\core/n15202_14 ),
	.F(\core/n15202_11 )
);
defparam \core/n15202_s7 .INIT=8'hEF;
LUT3 \core/n15203_s7  (
	.I0(\core/n15203_12 ),
	.I1(\core/n15203_13 ),
	.I2(\core/n15203_22 ),
	.F(\core/n15203_11 )
);
defparam \core/n15203_s7 .INIT=8'hEF;
LUT3 \core/n15204_s7  (
	.I0(\core/n15204_12 ),
	.I1(\core/n15204_13 ),
	.I2(\core/n15204_14 ),
	.F(\core/n15204_11 )
);
defparam \core/n15204_s7 .INIT=8'hEF;
LUT3 \core/n15205_s7  (
	.I0(\core/n15205_12 ),
	.I1(\core/n15205_13 ),
	.I2(\core/n15205_14 ),
	.F(\core/n15205_11 )
);
defparam \core/n15205_s7 .INIT=8'hEF;
LUT3 \core/n15206_s7  (
	.I0(\core/n15206_12 ),
	.I1(\core/n15206_13 ),
	.I2(\core/n15206_14 ),
	.F(\core/n15206_11 )
);
defparam \core/n15206_s7 .INIT=8'hEF;
LUT3 \core/n15207_s7  (
	.I0(\core/n15207_12 ),
	.I1(\core/n15207_13 ),
	.I2(\core/n15207_14 ),
	.F(\core/n15207_11 )
);
defparam \core/n15207_s7 .INIT=8'hEF;
LUT3 \core/n15208_s7  (
	.I0(\core/n15208_12 ),
	.I1(\core/n15208_13 ),
	.I2(\core/n15208_14 ),
	.F(\core/n15208_11 )
);
defparam \core/n15208_s7 .INIT=8'hEF;
LUT3 \core/n15209_s7  (
	.I0(\core/n15209_12 ),
	.I1(\core/n15209_13 ),
	.I2(\core/n15209_14 ),
	.F(\core/n15209_11 )
);
defparam \core/n15209_s7 .INIT=8'hEF;
LUT3 \core/n15210_s7  (
	.I0(\core/n15210_12 ),
	.I1(\core/n15210_13 ),
	.I2(\core/n15210_14 ),
	.F(\core/n15210_11 )
);
defparam \core/n15210_s7 .INIT=8'hEF;
LUT3 \core/n15211_s7  (
	.I0(\core/n15211_12 ),
	.I1(\core/n15211_13 ),
	.I2(\core/n15211_14 ),
	.F(\core/n15211_11 )
);
defparam \core/n15211_s7 .INIT=8'hEF;
LUT3 \core/n15212_s7  (
	.I0(\core/n15212_12 ),
	.I1(\core/n15212_13 ),
	.I2(\core/n15212_14 ),
	.F(\core/n15212_11 )
);
defparam \core/n15212_s7 .INIT=8'hEF;
LUT4 \core/n15213_s7  (
	.I0(\core/n15213_25 ),
	.I1(\core/n15213_13 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15213_14 ),
	.F(\core/n15213_11 )
);
defparam \core/n15213_s7 .INIT=16'hE0FF;
LUT4 \core/n15214_s7  (
	.I0(\core/n15213_25 ),
	.I1(\core/n15214_12 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15214_13 ),
	.F(\core/n15214_11 )
);
defparam \core/n15214_s7 .INIT=16'hE0FF;
LUT4 \core/n15215_s7  (
	.I0(\core/n15213_25 ),
	.I1(\core/n15215_12 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15215_13 ),
	.F(\core/n15215_11 )
);
defparam \core/n15215_s7 .INIT=16'hE0FF;
LUT4 \core/n15216_s7  (
	.I0(\core/n15213_25 ),
	.I1(\core/n15216_12 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15216_13 ),
	.F(\core/n15216_11 )
);
defparam \core/n15216_s7 .INIT=16'hE0FF;
LUT4 \core/n15217_s7  (
	.I0(\core/n15213_25 ),
	.I1(\core/n15217_12 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15217_13 ),
	.F(\core/n15217_11 )
);
defparam \core/n15217_s7 .INIT=16'hE0FF;
LUT4 \core/n15218_s7  (
	.I0(\core/n15213_25 ),
	.I1(\core/n15218_12 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15218_13 ),
	.F(\core/n15218_11 )
);
defparam \core/n15218_s7 .INIT=16'hE0FF;
LUT4 \core/n15219_s7  (
	.I0(\core/n15213_25 ),
	.I1(\core/n15219_12 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15219_13 ),
	.F(\core/n15219_11 )
);
defparam \core/n15219_s7 .INIT=16'hE0FF;
LUT4 \core/n15220_s7  (
	.I0(\core/n15220_12 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n15220_13 ),
	.I3(\core/n15220_14 ),
	.F(\core/n15220_11 )
);
defparam \core/n15220_s7 .INIT=16'hF4FF;
LUT4 \core/n15221_s7  (
	.I0(\core/n15221_12 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n15221_13 ),
	.I3(\core/n15221_14 ),
	.F(\core/n15221_11 )
);
defparam \core/n15221_s7 .INIT=16'hF4FF;
LUT4 \core/n15222_s7  (
	.I0(\core/n15222_12 ),
	.I1(\core/n15222_13 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15222_14 ),
	.F(\core/n15222_11 )
);
defparam \core/n15222_s7 .INIT=16'hB0FF;
LUT4 \core/n15223_s7  (
	.I0(\core/n15223_12 ),
	.I1(\core/n15223_13 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15223_14 ),
	.F(\core/n15223_11 )
);
defparam \core/n15223_s7 .INIT=16'hB0FF;
LUT4 \core/n15224_s7  (
	.I0(\core/n15224_12 ),
	.I1(\core/n15224_13 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15224_14 ),
	.F(\core/n15224_11 )
);
defparam \core/n15224_s7 .INIT=16'hB0FF;
LUT4 \core/n15225_s7  (
	.I0(\core/n15225_12 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n15225_13 ),
	.I3(\core/n15225_14 ),
	.F(\core/n15225_11 )
);
defparam \core/n15225_s7 .INIT=16'hF4FF;
LUT4 \core/n15226_s7  (
	.I0(\core/n15226_12 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n15226_13 ),
	.I3(\core/n15226_14 ),
	.F(\core/n15226_11 )
);
defparam \core/n15226_s7 .INIT=16'hF4FF;
LUT4 \core/n15227_s7  (
	.I0(\core/n15227_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15227_13 ),
	.I3(\core/n15227_14 ),
	.F(\core/n15227_11 )
);
defparam \core/n15227_s7 .INIT=16'hF4FF;
LUT3 \core/n15527_s4  (
	.I0(\core/n12431_4 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15527_9 ),
	.F(\core/n15527_8 )
);
defparam \core/n15527_s4 .INIT=8'h8F;
LUT4 \core/n15528_s4  (
	.I0(\core/cpuregs_rs1 [3]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15528_9 ),
	.I3(\core/n15528_10 ),
	.F(\core/n15528_8 )
);
defparam \core/n15528_s4 .INIT=16'hFFF8;
LUT4 \core/n15529_s4  (
	.I0(\core/n15529_9 ),
	.I1(\core/reg_sh [2]),
	.I2(\core/cpu_state.cpu_state_shift ),
	.I3(\core/n15529_10 ),
	.F(\core/n15529_8 )
);
defparam \core/n15529_s4 .INIT=16'h10FF;
LUT3 \core/n15530_s5  (
	.I0(\core/n12434_4 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15530_10 ),
	.F(\core/n15530_9 )
);
defparam \core/n15530_s5 .INIT=8'h8F;
LUT4 \core/n15531_s5  (
	.I0(\core/n15531_10 ),
	.I1(\core/n14428_24 ),
	.I2(\core/reg_sh [0]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15531_9 )
);
defparam \core/n15531_s5 .INIT=16'hD755;
LUT4 \core/n15162_s9  (
	.I0(\core/n22964_6 ),
	.I1(\core/instr_jal ),
	.I2(\core/n15162_15 ),
	.I3(\core/n15162_16 ),
	.F(\core/n15162_14 )
);
defparam \core/n15162_s9 .INIT=16'hFFF8;
LUT2 \core/n15057_s8  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/irq_active_12 ),
	.F(\core/n15057_12 )
);
defparam \core/n15057_s8 .INIT=4'h8;
LUT2 \core/n15055_s8  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/dbg_active_12 ),
	.F(\core/n15055_12 )
);
defparam \core/n15055_s8 .INIT=4'h8;
LUT4 \core/n15158_s14  (
	.I0(\core/n22964_4 ),
	.I1(\core/n15158_27 ),
	.I2(\core/n15158_21 ),
	.I3(\core/n15158_22 ),
	.F(\core/n15158_19 )
);
defparam \core/n15158_s14 .INIT=16'hF8FF;
LUT4 \core/n15180_s12  (
	.I0(\core/decoded_rd [0]),
	.I1(\core/n23373_8 ),
	.I2(\core/irq_state [0]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15180_18 )
);
defparam \core/n15180_s12 .INIT=16'hF800;
LUT4 \core/n15305_s12  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14715_1 ),
	.I3(\core/n15305_19 ),
	.F(\core/n15305_16 )
);
defparam \core/n15305_s12 .INIT=16'h10FF;
LUT4 \core/n15323_s12  (
	.I0(\core/n15307_17 ),
	.I1(\core/n14724_1 ),
	.I2(\core/n15323_24 ),
	.I3(\core/n15323_18 ),
	.F(\core/n15323_16 )
);
defparam \core/n15323_s12 .INIT=16'hF8FF;
LUT4 \core/n15331_s12  (
	.I0(\core/n15307_17 ),
	.I1(\core/n14728_1 ),
	.I2(\core/n15331_25 ),
	.I3(\core/n15331_18 ),
	.F(\core/n15331_16 )
);
defparam \core/n15331_s12 .INIT=16'hF8FF;
LUT4 \core/n15333_s12  (
	.I0(\core/n15307_17 ),
	.I1(\core/n14729_1 ),
	.I2(\core/n15333_22 ),
	.I3(\core/n15333_18 ),
	.F(\core/n15333_16 )
);
defparam \core/n15333_s12 .INIT=16'hF8FF;
LUT4 \core/n15345_s12  (
	.I0(\core/n15307_17 ),
	.I1(\core/n14735_1 ),
	.I2(\core/n15345_17 ),
	.I3(\core/n15345_18 ),
	.F(\core/n15345_16 )
);
defparam \core/n15345_s12 .INIT=16'hF8FF;
LUT4 \core/n15353_s12  (
	.I0(\core/n15307_17 ),
	.I1(\core/n14739_1 ),
	.I2(\core/n15353_22 ),
	.I3(\core/n15353_18 ),
	.F(\core/n15353_16 )
);
defparam \core/n15353_s12 .INIT=16'hF8FF;
LUT4 \core/n15298_s22  (
	.I0(\core/instr_jal ),
	.I1(\core/n22964_6 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15298_28 ),
	.F(\core/n15298_27 )
);
defparam \core/n15298_s22 .INIT=16'h00F4;
LUT4 \core/n15299_s21  (
	.I0(\core/n15299_34 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15299_27 ),
	.I3(\core/n15299_36 ),
	.F(\core/n15299_25 )
);
defparam \core/n15299_s21 .INIT=16'hFFF4;
LUT4 \core/n15300_s20  (
	.I0(\core/n15300_25 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15300_26 ),
	.I3(\core/n15300_27 ),
	.F(\core/n15300_24 )
);
defparam \core/n15300_s20 .INIT=16'hFFF4;
LUT4 \core/n15301_s20  (
	.I0(\core/n15301_25 ),
	.I1(\core/n15301_30 ),
	.I2(\core/cpu_state.cpu_state_shift ),
	.I3(\core/n15301_27 ),
	.F(\core/n15301_24 )
);
defparam \core/n15301_s20 .INIT=16'h70FF;
LUT4 \core/n15302_s20  (
	.I0(\core/n15302_25 ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/is_sb_sh_sw ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15302_24 )
);
defparam \core/n15302_s20 .INIT=16'hF444;
LUT3 \core/n15303_s21  (
	.I0(\core/n15302_25 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n15303_28 ),
	.F(\core/n15303_25 )
);
defparam \core/n15303_s21 .INIT=8'hF4;
LUT3 \core/n14428_s15  (
	.I0(\core/reg_sh [2]),
	.I1(\core/reg_sh [3]),
	.I2(\core/reg_sh [4]),
	.F(\core/n14428_24 )
);
defparam \core/n14428_s15 .INIT=8'hFE;
LUT4 \core/n6220_s5  (
	.I0(\core/decoded_imm_uj [10]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_13 ),
	.I3(\core/mem_rdata_q [30]),
	.F(\core/n6220_10 )
);
defparam \core/n6220_s5 .INIT=16'h8F88;
LUT4 \core/n6223_s5  (
	.I0(\core/decoded_imm_uj [9]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_13 ),
	.I3(\core/mem_rdata_q [29]),
	.F(\core/n6223_10 )
);
defparam \core/n6223_s5 .INIT=16'h8F88;
LUT4 \core/n6226_s5  (
	.I0(\core/decoded_imm_uj [8]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_13 ),
	.I3(\core/mem_rdata_q [28]),
	.F(\core/n6226_10 )
);
defparam \core/n6226_s5 .INIT=16'h8F88;
LUT4 \core/n6229_s5  (
	.I0(\core/decoded_imm_uj [7]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_13 ),
	.I3(\core/mem_rdata_q [27]),
	.F(\core/n6229_10 )
);
defparam \core/n6229_s5 .INIT=16'h8F88;
LUT4 \core/n6232_s5  (
	.I0(\core/decoded_imm_uj [6]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_13 ),
	.I3(\core/mem_rdata_q [26]),
	.F(\core/n6232_10 )
);
defparam \core/n6232_s5 .INIT=16'h8F88;
LUT4 \core/n6235_s5  (
	.I0(\core/decoded_imm_uj [5]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_13 ),
	.I3(\core/mem_rdata_q [25]),
	.F(\core/n6235_10 )
);
defparam \core/n6235_s5 .INIT=16'h8F88;
LUT4 \core/n15019_s10  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15019_16 ),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/n15019_17 ),
	.F(\core/n15019_15 )
);
defparam \core/n15019_s10 .INIT=16'hFF10;
LUT4 \core/n15021_s10  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15019_16 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/n15021_16 ),
	.F(\core/n15021_15 )
);
defparam \core/n15021_s10 .INIT=16'hFF10;
LUT3 \core/n15369_s6  (
	.I0(\core/decoded_imm [31]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15369_12 ),
	.F(\core/n15369_11 )
);
defparam \core/n15369_s6 .INIT=8'hF8;
LUT3 \core/n15371_s6  (
	.I0(\core/decoded_imm [30]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15371_12 ),
	.F(\core/n15371_11 )
);
defparam \core/n15371_s6 .INIT=8'hF8;
LUT3 \core/n15373_s6  (
	.I0(\core/decoded_imm [29]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15373_12 ),
	.F(\core/n15373_11 )
);
defparam \core/n15373_s6 .INIT=8'hF8;
LUT3 \core/n15375_s6  (
	.I0(\core/decoded_imm [28]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15375_12 ),
	.F(\core/n15375_11 )
);
defparam \core/n15375_s6 .INIT=8'hF8;
LUT3 \core/n15377_s6  (
	.I0(\core/decoded_imm [27]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15377_12 ),
	.F(\core/n15377_11 )
);
defparam \core/n15377_s6 .INIT=8'hF8;
LUT3 \core/n15379_s6  (
	.I0(\core/decoded_imm [26]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15379_12 ),
	.F(\core/n15379_11 )
);
defparam \core/n15379_s6 .INIT=8'hF8;
LUT3 \core/n15385_s6  (
	.I0(\core/decoded_imm [23]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15385_12 ),
	.F(\core/n15385_11 )
);
defparam \core/n15385_s6 .INIT=8'hF8;
LUT3 \core/n15389_s6  (
	.I0(\core/decoded_imm [21]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15389_12 ),
	.F(\core/n15389_11 )
);
defparam \core/n15389_s6 .INIT=8'hF8;
LUT3 \core/n15395_s6  (
	.I0(\core/decoded_imm [18]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15395_12 ),
	.F(\core/n15395_11 )
);
defparam \core/n15395_s6 .INIT=8'hF8;
LUT3 \core/n15397_s6  (
	.I0(\core/decoded_imm [17]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15397_12 ),
	.F(\core/n15397_11 )
);
defparam \core/n15397_s6 .INIT=8'hF8;
LUT3 \core/n15405_s6  (
	.I0(\core/decoded_imm [13]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15405_12 ),
	.F(\core/n15405_11 )
);
defparam \core/n15405_s6 .INIT=8'hF8;
LUT3 \core/n15407_s6  (
	.I0(\core/decoded_imm [12]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15407_12 ),
	.F(\core/n15407_11 )
);
defparam \core/n15407_s6 .INIT=8'hF8;
LUT3 \core/n15409_s6  (
	.I0(\core/decoded_imm [11]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15409_12 ),
	.F(\core/n15409_11 )
);
defparam \core/n15409_s6 .INIT=8'hF8;
LUT3 \core/n15417_s6  (
	.I0(\core/decoded_imm [7]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15417_12 ),
	.F(\core/n15417_11 )
);
defparam \core/n15417_s6 .INIT=8'hF8;
LUT3 \core/n15419_s6  (
	.I0(\core/decoded_imm [6]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15419_12 ),
	.F(\core/n15419_11 )
);
defparam \core/n15419_s6 .INIT=8'hF8;
LUT3 \core/n15421_s6  (
	.I0(\core/decoded_imm [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15421_12 ),
	.F(\core/n15421_11 )
);
defparam \core/n15421_s6 .INIT=8'hF8;
LUT3 \core/n15425_s6  (
	.I0(\core/decoded_imm [3]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15425_12 ),
	.F(\core/n15425_11 )
);
defparam \core/n15425_s6 .INIT=8'hF8;
LUT3 \core/n15429_s6  (
	.I0(\core/decoded_imm [1]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15429_12 ),
	.F(\core/n15429_11 )
);
defparam \core/n15429_s6 .INIT=8'hF8;
LUT3 \core/n15431_s6  (
	.I0(\core/decoded_imm [0]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15431_12 ),
	.F(\core/n15431_11 )
);
defparam \core/n15431_s6 .INIT=8'hF8;
LUT4 \core/n15533_s6  (
	.I0(\core/n15533_29 ),
	.I1(\core/n15533_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15533_14 ),
	.F(\core/n15533_11 )
);
defparam \core/n15533_s6 .INIT=16'hFFE0;
LUT4 \core/n15535_s6  (
	.I0(\core/n15535_17 ),
	.I1(\core/n15535_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15535_14 ),
	.F(\core/n15535_11 )
);
defparam \core/n15535_s6 .INIT=16'hFFE0;
LUT4 \core/n15537_s6  (
	.I0(\core/n15537_17 ),
	.I1(\core/n15537_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15537_14 ),
	.F(\core/n15537_11 )
);
defparam \core/n15537_s6 .INIT=16'hFFE0;
LUT4 \core/n15539_s6  (
	.I0(\core/n15539_17 ),
	.I1(\core/n15539_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15539_14 ),
	.F(\core/n15539_11 )
);
defparam \core/n15539_s6 .INIT=16'hFFE0;
LUT4 \core/n15541_s6  (
	.I0(\core/n15541_17 ),
	.I1(\core/n15541_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15541_14 ),
	.F(\core/n15541_11 )
);
defparam \core/n15541_s6 .INIT=16'hFFE0;
LUT4 \core/n15543_s6  (
	.I0(\core/n15543_17 ),
	.I1(\core/n15543_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15543_14 ),
	.F(\core/n15543_11 )
);
defparam \core/n15543_s6 .INIT=16'hFFE0;
LUT4 \core/n15545_s6  (
	.I0(\core/n15545_17 ),
	.I1(\core/n15545_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15545_14 ),
	.F(\core/n15545_11 )
);
defparam \core/n15545_s6 .INIT=16'hFFE0;
LUT4 \core/n15547_s6  (
	.I0(\core/n15547_17 ),
	.I1(\core/n15547_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15547_14 ),
	.F(\core/n15547_11 )
);
defparam \core/n15547_s6 .INIT=16'hFFE0;
LUT4 \core/n15549_s6  (
	.I0(\core/n15549_17 ),
	.I1(\core/n15549_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15549_14 ),
	.F(\core/n15549_11 )
);
defparam \core/n15549_s6 .INIT=16'hFFE0;
LUT4 \core/n15551_s6  (
	.I0(\core/n15551_17 ),
	.I1(\core/n15551_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15551_14 ),
	.F(\core/n15551_11 )
);
defparam \core/n15551_s6 .INIT=16'hFFE0;
LUT4 \core/n15553_s6  (
	.I0(\core/n15553_17 ),
	.I1(\core/n15553_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15553_14 ),
	.F(\core/n15553_11 )
);
defparam \core/n15553_s6 .INIT=16'hFFE0;
LUT4 \core/n15555_s6  (
	.I0(\core/n15555_17 ),
	.I1(\core/n15555_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15555_14 ),
	.F(\core/n15555_11 )
);
defparam \core/n15555_s6 .INIT=16'hFFE0;
LUT4 \core/n15557_s6  (
	.I0(\core/n15557_17 ),
	.I1(\core/n15557_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15557_14 ),
	.F(\core/n15557_11 )
);
defparam \core/n15557_s6 .INIT=16'hFFE0;
LUT4 \core/n15559_s6  (
	.I0(\core/n15559_17 ),
	.I1(\core/n15559_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15559_14 ),
	.F(\core/n15559_11 )
);
defparam \core/n15559_s6 .INIT=16'hFFE0;
LUT4 \core/n15561_s6  (
	.I0(\core/n15561_17 ),
	.I1(\core/n15561_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15561_14 ),
	.F(\core/n15561_11 )
);
defparam \core/n15561_s6 .INIT=16'hFFE0;
LUT4 \core/n15563_s6  (
	.I0(\core/n15563_17 ),
	.I1(\core/n15563_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15563_14 ),
	.F(\core/n15563_11 )
);
defparam \core/n15563_s6 .INIT=16'hFFE0;
LUT4 \core/n15565_s6  (
	.I0(\core/n15565_17 ),
	.I1(\core/n15565_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15565_14 ),
	.F(\core/n15565_11 )
);
defparam \core/n15565_s6 .INIT=16'hFFE0;
LUT4 \core/n15567_s6  (
	.I0(\core/n15567_17 ),
	.I1(\core/n15567_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15567_14 ),
	.F(\core/n15567_11 )
);
defparam \core/n15567_s6 .INIT=16'hFFE0;
LUT4 \core/n15569_s6  (
	.I0(\core/n15569_17 ),
	.I1(\core/n15569_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15569_14 ),
	.F(\core/n15569_11 )
);
defparam \core/n15569_s6 .INIT=16'hFFE0;
LUT4 \core/n15571_s6  (
	.I0(\core/n15571_17 ),
	.I1(\core/n15571_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15571_14 ),
	.F(\core/n15571_11 )
);
defparam \core/n15571_s6 .INIT=16'hFFE0;
LUT4 \core/n15573_s6  (
	.I0(\core/n15573_17 ),
	.I1(\core/n15573_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15573_14 ),
	.F(\core/n15573_11 )
);
defparam \core/n15573_s6 .INIT=16'hFFE0;
LUT4 \core/n15575_s6  (
	.I0(\core/n15575_17 ),
	.I1(\core/n15575_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15575_14 ),
	.F(\core/n15575_11 )
);
defparam \core/n15575_s6 .INIT=16'hFFE0;
LUT4 \core/n15577_s6  (
	.I0(\core/n15577_17 ),
	.I1(\core/n15577_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15577_14 ),
	.F(\core/n15577_11 )
);
defparam \core/n15577_s6 .INIT=16'hFFE0;
LUT4 \core/n15579_s6  (
	.I0(\core/n15579_17 ),
	.I1(\core/n15579_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15579_14 ),
	.F(\core/n15579_11 )
);
defparam \core/n15579_s6 .INIT=16'hFFE0;
LUT4 \core/n15581_s6  (
	.I0(\core/n15581_17 ),
	.I1(\core/n15581_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15581_14 ),
	.F(\core/n15581_11 )
);
defparam \core/n15581_s6 .INIT=16'hFFE0;
LUT4 \core/n15583_s6  (
	.I0(\core/n15583_17 ),
	.I1(\core/n15583_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15583_14 ),
	.F(\core/n15583_11 )
);
defparam \core/n15583_s6 .INIT=16'hFFE0;
LUT4 \core/n15585_s6  (
	.I0(\core/n15585_17 ),
	.I1(\core/n15585_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15585_14 ),
	.F(\core/n15585_11 )
);
defparam \core/n15585_s6 .INIT=16'hFFE0;
LUT4 \core/n15587_s6  (
	.I0(\core/n15587_17 ),
	.I1(\core/n15587_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15587_14 ),
	.F(\core/n15587_11 )
);
defparam \core/n15587_s6 .INIT=16'hFFE0;
LUT4 \core/n15589_s6  (
	.I0(\core/n15589_17 ),
	.I1(\core/n15589_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15589_14 ),
	.F(\core/n15589_11 )
);
defparam \core/n15589_s6 .INIT=16'hFFE0;
LUT4 \core/n15591_s6  (
	.I0(\core/n15591_17 ),
	.I1(\core/n15591_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15591_14 ),
	.F(\core/n15591_11 )
);
defparam \core/n15591_s6 .INIT=16'hFFE0;
LUT4 \core/n15593_s6  (
	.I0(\core/n15593_17 ),
	.I1(\core/n15593_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15593_14 ),
	.F(\core/n15593_11 )
);
defparam \core/n15593_s6 .INIT=16'hFFE0;
LUT4 \core/n15595_s6  (
	.I0(\core/n15595_17 ),
	.I1(\core/n15595_13 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15595_14 ),
	.F(\core/n15595_11 )
);
defparam \core/n15595_s6 .INIT=16'hFFE0;
LUT4 \core/n15087_s12  (
	.I0(\core/n23160_20 ),
	.I1(\core/n15087_22 ),
	.I2(\core/pcpi_timeout ),
	.I3(\core/n15087_23 ),
	.F(\core/n15087_20 )
);
defparam \core/n15087_s12 .INIT=16'hFF80;
LUT3 \core/n15090_s11  (
	.I0(\core/n23160_20 ),
	.I1(\core/n15090_22 ),
	.I2(\core/n15090_20 ),
	.F(\core/n15090_18 )
);
defparam \core/n15090_s11 .INIT=8'hF8;
LUT4 \core/mem_valid_s5  (
	.I0(\core/mem_valid_8 ),
	.I1(\core/n1742_4 ),
	.I2(n519_5),
	.I3(\core/trap ),
	.F(\core/mem_valid_7 )
);
defparam \core/mem_valid_s5 .INIT=16'hF3F5;
LUT3 \core/n2534_s5  (
	.I0(\core/mem_la_read ),
	.I1(\core/mem_state [0]),
	.I2(\core/n2534_10 ),
	.F(\core/n2534_9 )
);
defparam \core/n2534_s5 .INIT=8'hB0;
LUT4 \core/n2533_s5  (
	.I0(\core/n2533_10 ),
	.I1(\core/mem_do_wdata ),
	.I2(\core/mem_state [0]),
	.I3(\core/n2533_13 ),
	.F(\core/n2533_9 )
);
defparam \core/n2533_s5 .INIT=16'hA300;
LUT4 \core/n2532_s5  (
	.I0(\core/n2533_10 ),
	.I1(\core/mem_do_wdata ),
	.I2(\core/mem_state [0]),
	.I3(\core/n2533_13 ),
	.F(\core/n2532_9 )
);
defparam \core/n2532_s5 .INIT=16'hAC00;
LUT4 \core/n15085_s1  (
	.I0(\core/next_irq_pending [4]),
	.I1(irq_to_core[4]),
	.I2(\core/irq_state [1]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15085_5 )
);
defparam \core/n15085_s1 .INIT=16'h0EEE;
LUT4 \core/n15922_s1  (
	.I0(\core/n15922_6 ),
	.I1(\core/n15922_7 ),
	.I2(\core/n15922_8 ),
	.I3(\core/n16222_5 ),
	.F(\core/n15922_5 )
);
defparam \core/n15922_s1 .INIT=16'h00BF;
LUT2 \core/n11092_s2  (
	.I0(dbg_step_r),
	.I1(\core/next_irq_pending [4]),
	.F(\core/n11092_6 )
);
defparam \core/n11092_s2 .INIT=4'h4;
LUT4 \core/n15913_s1  (
	.I0(\core/n23160_20 ),
	.I1(\core/n15913_6 ),
	.I2(\core/cpu_state.cpu_state_trap ),
	.I3(n519_5),
	.F(\core/n15913_5 )
);
defparam \core/n15913_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_0_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11949_157 ),
	.I2(\core/cpuregs_rs1_0_13 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [0])
);
defparam \core/cpuregs_rs1_0_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_2_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11947_157 ),
	.I2(\core/cpuregs_rs1_2_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [2])
);
defparam \core/cpuregs_rs1_2_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_3_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11946_157 ),
	.I2(\core/cpuregs_rs1_3_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [3])
);
defparam \core/cpuregs_rs1_3_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_5_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11944_157 ),
	.I2(\core/cpuregs_rs1_5_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [5])
);
defparam \core/cpuregs_rs1_5_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_6_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11943_157 ),
	.I2(\core/cpuregs_rs1_6_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [6])
);
defparam \core/cpuregs_rs1_6_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_7_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11942_157 ),
	.I2(\core/cpuregs_rs1_7_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [7])
);
defparam \core/cpuregs_rs1_7_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_8_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11941_157 ),
	.I2(\core/cpuregs_rs1_8_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [8])
);
defparam \core/cpuregs_rs1_8_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_9_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11940_157 ),
	.I2(\core/cpuregs_rs1_9_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [9])
);
defparam \core/cpuregs_rs1_9_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_10_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11939_157 ),
	.I2(\core/cpuregs_rs1_10_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [10])
);
defparam \core/cpuregs_rs1_10_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_11_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11938_157 ),
	.I2(\core/cpuregs_rs1_11_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [11])
);
defparam \core/cpuregs_rs1_11_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_12_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11937_157 ),
	.I2(\core/cpuregs_rs1_12_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [12])
);
defparam \core/cpuregs_rs1_12_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_13_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11936_157 ),
	.I2(\core/cpuregs_rs1_13_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [13])
);
defparam \core/cpuregs_rs1_13_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_14_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11935_157 ),
	.I2(\core/cpuregs_rs1_14_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [14])
);
defparam \core/cpuregs_rs1_14_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_15_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11934_157 ),
	.I2(\core/cpuregs_rs1_15_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [15])
);
defparam \core/cpuregs_rs1_15_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_16_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11933_157 ),
	.I2(\core/cpuregs_rs1_16_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [16])
);
defparam \core/cpuregs_rs1_16_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_17_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11932_157 ),
	.I2(\core/cpuregs_rs1_17_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [17])
);
defparam \core/cpuregs_rs1_17_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_18_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11931_157 ),
	.I2(\core/cpuregs_rs1_18_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [18])
);
defparam \core/cpuregs_rs1_18_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_19_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11930_157 ),
	.I2(\core/cpuregs_rs1_19_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [19])
);
defparam \core/cpuregs_rs1_19_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_20_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11929_157 ),
	.I2(\core/cpuregs_rs1_20_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [20])
);
defparam \core/cpuregs_rs1_20_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_21_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11928_157 ),
	.I2(\core/cpuregs_rs1_21_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [21])
);
defparam \core/cpuregs_rs1_21_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_22_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11927_157 ),
	.I2(\core/cpuregs_rs1_22_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [22])
);
defparam \core/cpuregs_rs1_22_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_23_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11926_157 ),
	.I2(\core/cpuregs_rs1_23_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [23])
);
defparam \core/cpuregs_rs1_23_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_24_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11925_157 ),
	.I2(\core/cpuregs_rs1_24_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [24])
);
defparam \core/cpuregs_rs1_24_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_25_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11924_157 ),
	.I2(\core/cpuregs_rs1_25_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [25])
);
defparam \core/cpuregs_rs1_25_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_26_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11923_157 ),
	.I2(\core/cpuregs_rs1_26_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [26])
);
defparam \core/cpuregs_rs1_26_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_27_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11922_157 ),
	.I2(\core/cpuregs_rs1_27_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [27])
);
defparam \core/cpuregs_rs1_27_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_28_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11921_157 ),
	.I2(\core/cpuregs_rs1_28_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [28])
);
defparam \core/cpuregs_rs1_28_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_29_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11920_157 ),
	.I2(\core/cpuregs_rs1_29_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [29])
);
defparam \core/cpuregs_rs1_29_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_30_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11919_157 ),
	.I2(\core/cpuregs_rs1_30_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [30])
);
defparam \core/cpuregs_rs1_30_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_31_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11918_157 ),
	.I2(\core/cpuregs_rs1_31_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [31])
);
defparam \core/cpuregs_rs1_31_s1 .INIT=16'h00F8;
LUT2 \core/n11502_s1  (
	.I0(wr_csr_nxt_Z[3]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11502_5 )
);
defparam \core/n11502_s1 .INIT=4'h8;
LUT2 \core/n11499_s1  (
	.I0(wr_csr_nxt_Z[5]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11499_5 )
);
defparam \core/n11499_s1 .INIT=4'h8;
LUT2 \core/n11498_s1  (
	.I0(wr_csr_nxt_Z[6]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11498_5 )
);
defparam \core/n11498_s1 .INIT=4'h8;
LUT2 \core/n11497_s1  (
	.I0(wr_csr_nxt_Z[7]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11497_5 )
);
defparam \core/n11497_s1 .INIT=4'h8;
LUT2 \core/n11496_s1  (
	.I0(wr_csr_nxt_Z[8]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11496_5 )
);
defparam \core/n11496_s1 .INIT=4'h8;
LUT2 \core/n11495_s1  (
	.I0(wr_csr_nxt_Z[9]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11495_5 )
);
defparam \core/n11495_s1 .INIT=4'h8;
LUT2 \core/n11494_s1  (
	.I0(wr_csr_nxt_Z[10]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11494_5 )
);
defparam \core/n11494_s1 .INIT=4'h8;
LUT2 \core/n11493_s1  (
	.I0(wr_csr_nxt_Z[11]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11493_5 )
);
defparam \core/n11493_s1 .INIT=4'h8;
LUT2 \core/n11492_s1  (
	.I0(wr_csr_nxt_Z[12]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11492_5 )
);
defparam \core/n11492_s1 .INIT=4'h8;
LUT2 \core/n11491_s1  (
	.I0(wr_csr_nxt_Z[13]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11491_5 )
);
defparam \core/n11491_s1 .INIT=4'h8;
LUT2 \core/n11490_s1  (
	.I0(wr_csr_nxt_Z[14]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11490_5 )
);
defparam \core/n11490_s1 .INIT=4'h8;
LUT2 \core/n11489_s1  (
	.I0(wr_csr_nxt_Z[15]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11489_5 )
);
defparam \core/n11489_s1 .INIT=4'h8;
LUT2 \core/n11488_s1  (
	.I0(wr_csr_nxt_Z[16]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11488_5 )
);
defparam \core/n11488_s1 .INIT=4'h8;
LUT2 \core/n11487_s1  (
	.I0(wr_csr_nxt_Z[17]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11487_5 )
);
defparam \core/n11487_s1 .INIT=4'h8;
LUT2 \core/n11486_s1  (
	.I0(wr_csr_nxt_Z[18]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11486_5 )
);
defparam \core/n11486_s1 .INIT=4'h8;
LUT2 \core/n11485_s1  (
	.I0(wr_csr_nxt_Z[19]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11485_5 )
);
defparam \core/n11485_s1 .INIT=4'h8;
LUT2 \core/n11484_s1  (
	.I0(wr_csr_nxt_Z[20]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11484_5 )
);
defparam \core/n11484_s1 .INIT=4'h8;
LUT2 \core/n11483_s1  (
	.I0(wr_csr_nxt_Z[21]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11483_5 )
);
defparam \core/n11483_s1 .INIT=4'h8;
LUT2 \core/n11482_s1  (
	.I0(wr_csr_nxt_Z[22]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11482_5 )
);
defparam \core/n11482_s1 .INIT=4'h8;
LUT2 \core/n11481_s1  (
	.I0(wr_csr_nxt_Z[23]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11481_5 )
);
defparam \core/n11481_s1 .INIT=4'h8;
LUT2 \core/n11480_s1  (
	.I0(wr_csr_nxt_Z[24]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11480_5 )
);
defparam \core/n11480_s1 .INIT=4'h8;
LUT2 \core/n11479_s1  (
	.I0(wr_csr_nxt_Z[25]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11479_5 )
);
defparam \core/n11479_s1 .INIT=4'h8;
LUT2 \core/n11478_s1  (
	.I0(wr_csr_nxt_Z[26]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11478_5 )
);
defparam \core/n11478_s1 .INIT=4'h8;
LUT2 \core/n11477_s1  (
	.I0(wr_csr_nxt_Z[27]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11477_5 )
);
defparam \core/n11477_s1 .INIT=4'h8;
LUT2 \core/n11476_s1  (
	.I0(wr_csr_nxt_Z[28]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11476_5 )
);
defparam \core/n11476_s1 .INIT=4'h8;
LUT2 \core/n11475_s1  (
	.I0(wr_csr_nxt_Z[29]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11475_5 )
);
defparam \core/n11475_s1 .INIT=4'h8;
LUT2 \core/n11474_s1  (
	.I0(wr_csr_nxt_Z[30]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11474_5 )
);
defparam \core/n11474_s1 .INIT=4'h8;
LUT4 \core/csrregs_write_s1  (
	.I0(\core/latched_branch ),
	.I1(\core/latched_store ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/is_csr_ins ),
	.F(\core/csrregs_write )
);
defparam \core/csrregs_write_s1 .INIT=16'hE000;
LUT4 \core/n5768_s2  (
	.I0(\core/n5359_14 ),
	.I1(\core/n5312_10 ),
	.I2(\core/n5719_4 ),
	.I3(\core/n5768_7 ),
	.F(\core/n5768_6 )
);
defparam \core/n5768_s2 .INIT=16'hFFF8;
LUT3 \core/n5766_s2  (
	.I0(\core/n5416_5 ),
	.I1(\core/n5766_7 ),
	.I2(\core/n5766_8 ),
	.F(\core/n5766_6 )
);
defparam \core/n5766_s2 .INIT=8'hF4;
LUT4 \core/n5770_s2  (
	.I0(\core/n5393_6 ),
	.I1(\core/n5376_4 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n5769_6 ),
	.F(\core/n5770_6 )
);
defparam \core/n5770_s2 .INIT=16'hF888;
LUT3 \core/n15914_s1  (
	.I0(\core/n15635_11 ),
	.I1(\core/n15914_6 ),
	.I2(\core/n15914_12 ),
	.F(\core/n15914_5 )
);
defparam \core/n15914_s1 .INIT=8'hEF;
LUT2 \core/n5408_s1  (
	.I0(\core/n5346_7 ),
	.I1(\core/n5407_8 ),
	.F(\core/n5408_5 )
);
defparam \core/n5408_s1 .INIT=4'h8;
LUT3 \core/n11501_s9  (
	.I0(\core/n11501_18 ),
	.I1(wr_csr_nxt_Z[4]),
	.I2(\core/csr_mcause_30_11 ),
	.F(\core/n11501_15 )
);
defparam \core/n11501_s9 .INIT=8'hCA;
LUT3 \core/n11509_s9  (
	.I0(\core/n11509_21 ),
	.I1(wr_csr_nxt_Z[0]),
	.I2(\core/csr_mcause_30_11 ),
	.F(\core/n11509_15 )
);
defparam \core/n11509_s9 .INIT=8'hC5;
LUT3 \core/latched_stalu_s4  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_stalu_9 )
);
defparam \core/latched_stalu_s4 .INIT=8'h3A;
LUT4 \core/latched_is_lu_s4  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/n15305_32 ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/latched_is_lu_9 )
);
defparam \core/latched_is_lu_s4 .INIT=16'h11F0;
LUT4 \core/next_irq_pending_2_s3  (
	.I0(\core/irq_mask [2]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/irq_state [1]),
	.I3(n519_5),
	.F(\core/next_irq_pending_2_8 )
);
defparam \core/next_irq_pending_2_s3 .INIT=16'hFF40;
LUT2 \core/n14963_s1  (
	.I0(\core/instr_lb ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n14963_5 )
);
defparam \core/n14963_s1 .INIT=4'h8;
LUT2 \core/n14962_s1  (
	.I0(\core/instr_lh ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n14962_5 )
);
defparam \core/n14962_s1 .INIT=4'h8;
LUT2 \core/n14961_s1  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/is_lbu_lhu_lw ),
	.F(\core/n14961_5 )
);
defparam \core/n14961_s1 .INIT=4'h8;
LUT2 \core/mem_la_firstword_s1  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/mem_do_rinst ),
	.F(\core/mem_la_firstword_4 )
);
defparam \core/mem_la_firstword_s1 .INIT=4'h1;
LUT4 \core/mem_la_firstword_s2  (
	.I0(\core/reg_out [1]),
	.I1(\core/reg_next_pc [1]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_firstword_5 )
);
defparam \core/mem_la_firstword_s2 .INIT=16'hACCC;
LUT4 \core/mem_xfer_s1  (
	.I0(mem_rdata_31_13),
	.I1(mem_rdata_19_10),
	.I2(\core/mem_xfer_7 ),
	.I3(mem_valid_Z),
	.F(\core/mem_xfer_4 )
);
defparam \core/mem_xfer_s1 .INIT=16'h8F00;
LUT3 \core/mem_xfer_s2  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_xfer_12 ),
	.F(\core/mem_xfer_5 )
);
defparam \core/mem_xfer_s2 .INIT=8'h80;
LUT4 \core/mem_xfer_s3  (
	.I0(\core/mem_xfer_9 ),
	.I1(mem_rdata_31_12),
	.I2(mem_rdata_31_13),
	.I3(recv_buf_valid_10),
	.F(\core/mem_xfer_6 )
);
defparam \core/mem_xfer_s3 .INIT=16'h4000;
LUT4 \core/mem_la_read_s1  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/n5416_5 ),
	.I2(\core/mem_la_firstword_xfer ),
	.I3(\core/mem_la_read_5 ),
	.F(\core/mem_la_read_4 )
);
defparam \core/mem_la_read_s1 .INIT=16'h00EF;
LUT3 \core/mem_rdata_latched_31_s1  (
	.I0(\core/mem_rdata_latched_31_6 ),
	.I1(\core/mem_rdata_latched_31_12 ),
	.I2(\core/mem_rdata_latched_31_8 ),
	.F(\core/mem_rdata_latched_31_4 )
);
defparam \core/mem_rdata_latched_31_s1 .INIT=8'hB0;
LUT4 \core/mem_rdata_latched_31_s2  (
	.I0(\core/mem_rdata_q [15]),
	.I1(\core/mem_rdata_q [31]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_31_5 )
);
defparam \core/mem_rdata_latched_31_s2 .INIT=16'hFA0C;
LUT4 \core/mem_rdata_latched_30_s2  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [30]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_30_5 )
);
defparam \core/mem_rdata_latched_30_s2 .INIT=16'hFA0C;
LUT4 \core/mem_rdata_latched_29_s2  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [29]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_29_5 )
);
defparam \core/mem_rdata_latched_29_s2 .INIT=16'hF503;
LUT4 \core/mem_rdata_latched_28_s2  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [28]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_28_5 )
);
defparam \core/mem_rdata_latched_28_s2 .INIT=16'hFA0C;
LUT4 \core/mem_rdata_latched_27_s2  (
	.I0(\core/mem_rdata_q [11]),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_27_5 )
);
defparam \core/mem_rdata_latched_27_s2 .INIT=16'hFA0C;
LUT3 \core/mem_rdata_latched_27_s3  (
	.I0(\core/mem_rdata_latched_27_8 ),
	.I1(\core/mem_rdata_latched_27_17 ),
	.I2(\core/mem_rdata_latched_27_10 ),
	.F(\core/mem_rdata_latched_27_6 )
);
defparam \core/mem_rdata_latched_27_s3 .INIT=8'hB0;
LUT4 \core/mem_rdata_latched_26_s2  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_xfer_5 ),
	.I3(\core/mem_xfer_6 ),
	.F(\core/mem_rdata_latched_26_5 )
);
defparam \core/mem_rdata_latched_26_s2 .INIT=16'h0001;
LUT3 \core/mem_rdata_latched_26_s3  (
	.I0(\core/mem_rdata_latched_26_7 ),
	.I1(\core/mem_rdata_q [10]),
	.I2(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_26_6 )
);
defparam \core/mem_rdata_latched_26_s3 .INIT=8'hAC;
LUT2 \core/mem_rdata_latched_25_s1  (
	.I0(\core/mem_rdata_latched_25_6 ),
	.I1(\core/mem_rdata_latched_25_7 ),
	.F(\core/mem_rdata_latched_25_4 )
);
defparam \core/mem_rdata_latched_25_s1 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_25_s2  (
	.I0(\core/mem_xfer ),
	.I1(\core/mem_la_secondword ),
	.I2(\core/mem_rdata_q [25]),
	.I3(\core/mem_rdata_latched_25_8 ),
	.F(\core/mem_rdata_latched_25_5 )
);
defparam \core/mem_rdata_latched_25_s2 .INIT=16'h00EF;
LUT4 \core/mem_rdata_latched_24_s1  (
	.I0(mem_rdata_24_16),
	.I1(mem_rdata_24_5),
	.I2(\core/mem_rdata_q [24]),
	.I3(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_24_4 )
);
defparam \core/mem_rdata_latched_24_s1 .INIT=16'hBB0F;
LUT3 \core/mem_rdata_latched_24_s2  (
	.I0(\core/mem_rdata_latched_24_6 ),
	.I1(\core/mem_rdata_q [8]),
	.I2(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_24_5 )
);
defparam \core/mem_rdata_latched_24_s2 .INIT=8'hAC;
LUT4 \core/mem_rdata_latched_23_s1  (
	.I0(\core/mem_rdata_latched_23_6 ),
	.I1(\core/mem_rdata_latched_23_7 ),
	.I2(\core/mem_rdata_latched_23_8 ),
	.I3(wbmem_ready),
	.F(\core/mem_rdata_latched_23_4 )
);
defparam \core/mem_rdata_latched_23_s1 .INIT=16'hCF8B;
LUT3 \core/mem_rdata_latched_23_s2  (
	.I0(\core/mem_xfer ),
	.I1(mem_rdata[23]),
	.I2(\core/mem_rdata_latched_23_9 ),
	.F(\core/mem_rdata_latched_23_5 )
);
defparam \core/mem_rdata_latched_23_s2 .INIT=8'h07;
LUT4 \core/mem_rdata_latched_22_s1  (
	.I0(\core/mem_rdata_latched_22_6 ),
	.I1(\core/mem_rdata_latched_22_7 ),
	.I2(\core/mem_rdata_latched_22_8 ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_22_4 )
);
defparam \core/mem_rdata_latched_22_s1 .INIT=16'hF400;
LUT4 \core/mem_rdata_latched_22_s2  (
	.I0(\core/mem_rdata_q [6]),
	.I1(\core/mem_rdata_q [22]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_22_5 )
);
defparam \core/mem_rdata_latched_22_s2 .INIT=16'hFA0C;
LUT4 \core/mem_rdata_latched_21_s2  (
	.I0(\core/mem_la_secondword ),
	.I1(mem_rdata[21]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_21_9 ),
	.F(\core/mem_rdata_latched_21_5 )
);
defparam \core/mem_rdata_latched_21_s2 .INIT=16'h4F00;
LUT3 \core/mem_rdata_latched_20_s1  (
	.I0(mem_rdata[20]),
	.I1(\core/mem_rdata_q [20]),
	.I2(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_20_4 )
);
defparam \core/mem_rdata_latched_20_s1 .INIT=8'h53;
LUT3 \core/mem_rdata_latched_20_s2  (
	.I0(\core/mem_rdata_latched_20_6 ),
	.I1(\core/mem_rdata_q [4]),
	.I2(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_20_5 )
);
defparam \core/mem_rdata_latched_20_s2 .INIT=8'hA3;
LUT3 \core/mem_rdata_latched_12_s2  (
	.I0(\core/mem_rdata_latched_28_6 ),
	.I1(\core/mem_rdata_latched_28_7 ),
	.I2(\core/mem_rdata_latched_12_9 ),
	.F(\core/mem_rdata_latched_12_5 )
);
defparam \core/mem_rdata_latched_12_s2 .INIT=8'h40;
LUT4 \core/mem_rdata_latched_12_s3  (
	.I0(\core/mem_rdata_latched_12_10 ),
	.I1(\core/mem_rdata_latched_12_11 ),
	.I2(\core/mem_rdata_latched_12_12 ),
	.I3(\core/mem_rdata_latched_4_6 ),
	.F(\core/mem_rdata_latched_12_6 )
);
defparam \core/mem_rdata_latched_12_s3 .INIT=16'h0E00;
LUT3 \core/mem_rdata_latched_12_s4  (
	.I0(mem_rdata_28_4),
	.I1(mem_rdata_28_5),
	.I2(\core/mem_rdata_latched_12_11 ),
	.F(\core/mem_rdata_latched_12_7 )
);
defparam \core/mem_rdata_latched_12_s4 .INIT=8'h10;
LUT4 \core/mem_rdata_latched_11_s2  (
	.I0(\core/mem_rdata_latched_27_8 ),
	.I1(\core/mem_rdata_latched_27_17 ),
	.I2(\core/mem_rdata_latched_27_10 ),
	.I3(\core/mem_rdata_latched_12_9 ),
	.F(\core/mem_rdata_latched_11_5 )
);
defparam \core/mem_rdata_latched_11_s2 .INIT=16'hB000;
LUT3 \core/mem_rdata_latched_11_s3  (
	.I0(\core/mem_xfer ),
	.I1(mem_rdata[27]),
	.I2(\core/mem_rdata_latched_4_6 ),
	.F(\core/mem_rdata_latched_11_6 )
);
defparam \core/mem_rdata_latched_11_s3 .INIT=8'hD0;
LUT4 \core/mem_rdata_latched_11_s5  (
	.I0(\core/mem_rdata_q [11]),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/mem_rdata_latched_11_9 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_11_8 )
);
defparam \core/mem_rdata_latched_11_s5 .INIT=16'h305F;
LUT4 \core/mem_rdata_latched_10_s2  (
	.I0(mem_rdata_26_4),
	.I1(mem_rdata_26_5),
	.I2(\core/mem_rdata_latched_10_19 ),
	.I3(\core/mem_rdata_latched_4_6 ),
	.F(\core/mem_rdata_latched_10_5 )
);
defparam \core/mem_rdata_latched_10_s2 .INIT=16'hF400;
LUT4 \core/mem_rdata_latched_10_s3  (
	.I0(\core/mem_rdata_latched_10_10 ),
	.I1(\core/mem_rdata_latched_10_21 ),
	.I2(\core/mem_rdata_latched_10_12 ),
	.I3(\core/mem_rdata_latched_12_9 ),
	.F(\core/mem_rdata_latched_10_6 )
);
defparam \core/mem_rdata_latched_10_s3 .INIT=16'hB000;
LUT4 \core/mem_rdata_latched_10_s5  (
	.I0(\core/mem_rdata_latched_11_9 ),
	.I1(\core/mem_rdata_q [10]),
	.I2(\core/mem_rdata_latched_26_5 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_10_8 )
);
defparam \core/mem_rdata_latched_10_s5 .INIT=16'hF077;
LUT4 \core/mem_rdata_latched_6_s2  (
	.I0(\core/mem_xfer ),
	.I1(\core/mem_rdata_q [6]),
	.I2(\core/mem_rdata_latched_22_4 ),
	.I3(\core/mem_rdata_latched_6_7 ),
	.F(\core/mem_rdata_latched_6_5 )
);
defparam \core/mem_rdata_latched_6_s2 .INIT=16'hF100;
LUT3 \core/mem_rdata_latched_6_s3  (
	.I0(\core/mem_rdata_latched_4_6 ),
	.I1(\core/mem_16bit_buffer [6]),
	.I2(\core/mem_rdata_latched_6_8 ),
	.F(\core/mem_rdata_latched_6_6 )
);
defparam \core/mem_rdata_latched_6_s3 .INIT=8'h0E;
LUT4 \core/mem_rdata_latched_5_s2  (
	.I0(mem_rdata[21]),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_2_6 ),
	.F(\core/mem_rdata_latched_5_5 )
);
defparam \core/mem_rdata_latched_5_s2 .INIT=16'h5300;
LUT4 \core/mem_rdata_latched_5_s3  (
	.I0(\core/mem_rdata_latched_5_7 ),
	.I1(\core/mem_rdata_latched_5_8 ),
	.I2(\core/mem_16bit_buffer [5]),
	.I3(\core/mem_rdata_latched_4_6 ),
	.F(\core/mem_rdata_latched_5_6 )
);
defparam \core/mem_rdata_latched_5_s3 .INIT=16'hEE0F;
LUT3 \core/mem_rdata_latched_4_s2  (
	.I0(\core/mem_rdata_latched_20_5 ),
	.I1(\core/mem_rdata_latched_20_4 ),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_4_5 )
);
defparam \core/mem_rdata_latched_4_s2 .INIT=8'hCA;
LUT3 \core/mem_rdata_latched_4_s3  (
	.I0(\core/mem_xfer_12 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_4_6 )
);
defparam \core/mem_rdata_latched_4_s3 .INIT=8'h07;
LUT2 \core/mem_rdata_latched_3_s2  (
	.I0(\core/mem_rdata_latched_3_10 ),
	.I1(\core/mem_rdata_latched_3_8 ),
	.F(\core/mem_rdata_latched_3_5 )
);
defparam \core/mem_rdata_latched_3_s2 .INIT=4'h1;
LUT3 \core/mem_rdata_latched_3_s3  (
	.I0(\core/mem_rdata_latched_12_11 ),
	.I1(mem_rdata[19]),
	.I2(\core/mem_rdata_latched_4_6 ),
	.F(\core/mem_rdata_latched_3_6 )
);
defparam \core/mem_rdata_latched_3_s3 .INIT=8'h70;
LUT3 \core/mem_rdata_latched_2_s2  (
	.I0(mem_rdata[18]),
	.I1(\core/mem_rdata_q [18]),
	.I2(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_2_5 )
);
defparam \core/mem_rdata_latched_2_s2 .INIT=8'hAC;
LUT2 \core/mem_rdata_latched_2_s3  (
	.I0(\core/mem_xfer_12 ),
	.I1(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_2_6 )
);
defparam \core/mem_rdata_latched_2_s3 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_2_s4  (
	.I0(\core/mem_rdata_latched_6_7 ),
	.I1(\core/mem_rdata_latched_2_8 ),
	.I2(\core/mem_rdata_latched_4_6 ),
	.I3(\core/mem_16bit_buffer [2]),
	.F(\core/mem_rdata_latched_2_7 )
);
defparam \core/mem_rdata_latched_2_s4 .INIT=16'hD0DD;
LUT3 \core/mem_rdata_latched_1_s2  (
	.I0(\core/mem_rdata_latched_1_7 ),
	.I1(\core/mem_rdata_latched_12_12 ),
	.I2(\core/mem_rdata_latched_1_8 ),
	.F(\core/mem_rdata_latched_1_5 )
);
defparam \core/mem_rdata_latched_1_s2 .INIT=8'h40;
LUT4 \core/mem_rdata_latched_1_s3  (
	.I0(\core/mem_rdata_latched_12_11 ),
	.I1(\core/mem_rdata_latched_1_9 ),
	.I2(mem_rdata_17_4),
	.I3(mem_rdata_17_5),
	.F(\core/mem_rdata_latched_1_6 )
);
defparam \core/mem_rdata_latched_1_s3 .INIT=16'h1311;
LUT4 \core/mem_rdata_latched_0_s2  (
	.I0(\core/n2421_5 ),
	.I1(\core/mem_rdata_q [0]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_6_7 ),
	.F(\core/mem_rdata_latched_0_5 )
);
defparam \core/mem_rdata_latched_0_s2 .INIT=16'hAC00;
LUT4 \core/mem_rdata_latched_0_s3  (
	.I0(\core/mem_16bit_buffer [0]),
	.I1(\core/mem_la_secondword ),
	.I2(\core/mem_rdata_latched_0_7 ),
	.I3(\core/mem_rdata_latched_0_8 ),
	.F(\core/mem_rdata_latched_0_6 )
);
defparam \core/mem_rdata_latched_0_s3 .INIT=16'h0007;
LUT3 \core/n1742_s1  (
	.I0(send_dummy_9),
	.I1(\core/mem_xfer_6 ),
	.I2(\core/mem_xfer_7 ),
	.F(\core/n1742_4 )
);
defparam \core/n1742_s1 .INIT=8'h10;
LUT4 \core/n1860_s1  (
	.I0(\core/mem_xfer ),
	.I1(mem_rdata[19]),
	.I2(\core/mem_rdata_latched_3_10 ),
	.I3(\core/n1860_6 ),
	.F(\core/n1860_4 )
);
defparam \core/n1860_s1 .INIT=16'hF077;
LUT3 \core/n1861_s1  (
	.I0(\core/mem_rdata_latched_2_5 ),
	.I1(\core/mem_rdata_latched_2_8 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/n1861_4 )
);
defparam \core/n1861_s1 .INIT=8'hC5;
LUT3 \core/n1863_s1  (
	.I0(\core/n1863_8 ),
	.I1(\core/n1863_6 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/n1863_4 )
);
defparam \core/n1863_s1 .INIT=8'h3A;
LUT4 \core/n1864_s1  (
	.I0(\core/n1864_5 ),
	.I1(\core/n1864_6 ),
	.I2(\core/mem_16bit_buffer [15]),
	.I3(\core/mem_rdata_latched_4_6 ),
	.F(\core/n1864_4 )
);
defparam \core/n1864_s1 .INIT=16'hEE0F;
LUT4 \core/n1952_s6  (
	.I0(\core/n1952_12 ),
	.I1(\core/mem_16bit_buffer [9]),
	.I2(\core/n1952_13 ),
	.I3(\core/mem_rdata_latched_4_6 ),
	.F(\core/n1952_9 )
);
defparam \core/n1952_s6 .INIT=16'h0503;
LUT4 \core/n1952_s7  (
	.I0(\core/n1952_14 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n1952_22 ),
	.F(\core/n1952_10 )
);
defparam \core/n1952_s7 .INIT=16'h0B00;
LUT3 \core/n2203_s2  (
	.I0(\core/mem_rdata_latched [31]),
	.I1(\core/mem_rdata_q [31]),
	.I2(\core/mem_xfer ),
	.F(\core/n2203_5 )
);
defparam \core/n2203_s2 .INIT=8'hAC;
LUT3 \core/n2203_s3  (
	.I0(\core/n2203_17 ),
	.I1(\core/n2203_11 ),
	.I2(\core/n2204_18 ),
	.F(\core/n2203_6 )
);
defparam \core/n2203_s3 .INIT=8'hD0;
LUT3 \core/n2204_s2  (
	.I0(\core/mem_rdata_latched [30]),
	.I1(\core/mem_rdata_q [30]),
	.I2(\core/mem_xfer ),
	.F(\core/n2204_5 )
);
defparam \core/n2204_s2 .INIT=8'h53;
LUT4 \core/n2204_s3  (
	.I0(\core/n2204_8 ),
	.I1(\core/n2204_14 ),
	.I2(\core/n2204_20 ),
	.I3(\core/n2204_11 ),
	.F(\core/n2204_6 )
);
defparam \core/n2204_s3 .INIT=16'hEF00;
LUT3 \core/n2205_s1  (
	.I0(\core/mem_rdata_latched [29]),
	.I1(\core/mem_rdata_q [29]),
	.I2(\core/mem_xfer ),
	.F(\core/n2205_4 )
);
defparam \core/n2205_s1 .INIT=8'h53;
LUT3 \core/n2205_s2  (
	.I0(\core/n2205_6 ),
	.I1(\core/n2203_12 ),
	.I2(\core/n2211_6 ),
	.F(\core/n2205_5 )
);
defparam \core/n2205_s2 .INIT=8'hE0;
LUT4 \core/n2206_s1  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n2206_8 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/n2206_9 ),
	.F(\core/n2206_4 )
);
defparam \core/n2206_s1 .INIT=16'h00EF;
LUT4 \core/n2206_s2  (
	.I0(\core/n2206_10 ),
	.I1(\core/n2206_8 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/n1952_10 ),
	.F(\core/n2206_5 )
);
defparam \core/n2206_s2 .INIT=16'h7F00;
LUT3 \core/n2206_s3  (
	.I0(\core/mem_rdata_latched [28]),
	.I1(\core/mem_rdata_q [28]),
	.I2(\core/mem_xfer ),
	.F(\core/n2206_6 )
);
defparam \core/n2206_s3 .INIT=8'h53;
LUT4 \core/n2206_s4  (
	.I0(\core/n2206_11 ),
	.I1(\core/n2206_12 ),
	.I2(\core/n2203_9 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2206_7 )
);
defparam \core/n2206_s4 .INIT=16'h008F;
LUT4 \core/n2207_s1  (
	.I0(\core/n2207_8 ),
	.I1(\core/n2207_9 ),
	.I2(\core/n2207_27 ),
	.I3(\core/n2207_11 ),
	.F(\core/n2207_4 )
);
defparam \core/n2207_s1 .INIT=16'hEF00;
LUT4 \core/n2207_s2  (
	.I0(\core/n2207_12 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2207_33 ),
	.I3(\core/n2207_25 ),
	.F(\core/n2207_5 )
);
defparam \core/n2207_s2 .INIT=16'h5300;
LUT3 \core/n2207_s4  (
	.I0(\core/n2207_16 ),
	.I1(\core/n2211_6 ),
	.I2(\core/n2207_29 ),
	.F(\core/n2207_7 )
);
defparam \core/n2207_s4 .INIT=8'h80;
LUT4 \core/n2208_s1  (
	.I0(\core/n2208_8 ),
	.I1(\core/n2208_26 ),
	.I2(\core/n2208_10 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2208_4 )
);
defparam \core/n2208_s1 .INIT=16'h0B00;
LUT4 \core/n2208_s2  (
	.I0(\core/n2208_24 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2207_33 ),
	.I3(\core/n2207_25 ),
	.F(\core/n2208_5 )
);
defparam \core/n2208_s2 .INIT=16'h5300;
LUT3 \core/n2208_s3  (
	.I0(\core/n2211_6 ),
	.I1(\core/n2207_29 ),
	.I2(\core/n2208_20 ),
	.F(\core/n2208_6 )
);
defparam \core/n2208_s3 .INIT=8'h08;
LUT2 \core/n2208_s4  (
	.I0(\core/n2206_7 ),
	.I1(\core/n2208_13 ),
	.F(\core/n2208_7 )
);
defparam \core/n2208_s4 .INIT=4'h8;
LUT4 \core/n2209_s1  (
	.I0(\core/n2209_7 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2207_33 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2209_4 )
);
defparam \core/n2209_s1 .INIT=16'h5300;
LUT4 \core/n2209_s2  (
	.I0(\core/n2209_15 ),
	.I1(\core/n2209_9 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n2211_6 ),
	.F(\core/n2209_5 )
);
defparam \core/n2209_s2 .INIT=16'hD000;
LUT4 \core/n2209_s3  (
	.I0(\core/n2209_10 ),
	.I1(\core/n2209_11 ),
	.I2(\core/n2206_7 ),
	.I3(\core/n2209_12 ),
	.F(\core/n2209_6 )
);
defparam \core/n2209_s3 .INIT=16'h7707;
LUT4 \core/n2210_s1  (
	.I0(\core/n2210_18 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n2210_16 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2210_4 )
);
defparam \core/n2210_s1 .INIT=16'hAC00;
LUT4 \core/n2210_s2  (
	.I0(\core/n2210_9 ),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/n2203_11 ),
	.F(\core/n2210_5 )
);
defparam \core/n2210_s2 .INIT=16'h0C0A;
LUT4 \core/n2210_s3  (
	.I0(\core/n2210_10 ),
	.I1(\core/n2210_9 ),
	.I2(\core/n2211_6 ),
	.I3(\core/n2210_14 ),
	.F(\core/n2210_6 )
);
defparam \core/n2210_s3 .INIT=16'hB303;
LUT3 \core/n2211_s1  (
	.I0(\core/n2211_7 ),
	.I1(\core/n2210_10 ),
	.I2(\core/n2211_8 ),
	.F(\core/n2211_4 )
);
defparam \core/n2211_s1 .INIT=8'hD0;
LUT4 \core/n2211_s2  (
	.I0(\core/n2211_16 ),
	.I1(\core/n2211_10 ),
	.I2(\core/n2211_11 ),
	.I3(\core/n2211_12 ),
	.F(\core/n2211_5 )
);
defparam \core/n2211_s2 .INIT=16'h0B00;
LUT3 \core/n2211_s3  (
	.I0(\core/n1952_14 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/n1952_22 ),
	.F(\core/n2211_6 )
);
defparam \core/n2211_s3 .INIT=8'hB0;
LUT3 \core/n2211_s4  (
	.I0(\core/mem_rdata_latched [23]),
	.I1(\core/mem_rdata_q [23]),
	.I2(\core/mem_xfer ),
	.F(\core/n2211_7 )
);
defparam \core/n2211_s4 .INIT=8'hAC;
LUT4 \core/n2212_s1  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/n2212_7 ),
	.I2(\core/n2212_8 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2212_4 )
);
defparam \core/n2212_s1 .INIT=16'hEEF0;
LUT4 \core/n2212_s2  (
	.I0(\core/n2212_9 ),
	.I1(\core/n2212_10 ),
	.I2(\core/n2211_10 ),
	.I3(\core/n2211_6 ),
	.F(\core/n2212_5 )
);
defparam \core/n2212_s2 .INIT=16'hD000;
LUT4 \core/n2212_s3  (
	.I0(\core/n2210_10 ),
	.I1(\core/n2212_9 ),
	.I2(\core/n2211_6 ),
	.I3(\core/n2212_14 ),
	.F(\core/n2212_6 )
);
defparam \core/n2212_s3 .INIT=16'hB303;
LUT3 \core/n2213_s1  (
	.I0(\core/n2210_10 ),
	.I1(\core/n2211_6 ),
	.I2(\core/n1952_10 ),
	.F(\core/n2213_4 )
);
defparam \core/n2213_s1 .INIT=8'h07;
LUT3 \core/n2213_s2  (
	.I0(\core/mem_rdata_latched [21]),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/mem_xfer ),
	.F(\core/n2213_5 )
);
defparam \core/n2213_s2 .INIT=8'h53;
LUT4 \core/n2213_s3  (
	.I0(\core/n2213_7 ),
	.I1(\core/n2212_7 ),
	.I2(\core/n2213_11 ),
	.I3(\core/n2213_9 ),
	.F(\core/n2213_6 )
);
defparam \core/n2213_s3 .INIT=16'h4F00;
LUT4 \core/n2214_s1  (
	.I0(\core/n2214_7 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n2212_7 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2214_4 )
);
defparam \core/n2214_s1 .INIT=16'hA300;
LUT4 \core/n2214_s2  (
	.I0(\core/n2203_11 ),
	.I1(\core/n2214_6 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/n1952_10 ),
	.F(\core/n2214_5 )
);
defparam \core/n2214_s2 .INIT=16'hF100;
LUT3 \core/n2214_s3  (
	.I0(\core/mem_rdata_latched [20]),
	.I1(\core/mem_rdata_q [20]),
	.I2(\core/mem_xfer ),
	.F(\core/n2214_6 )
);
defparam \core/n2214_s3 .INIT=8'h53;
LUT3 \core/n2220_s1  (
	.I0(\core/n2220_7 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n2220_8 ),
	.F(\core/n2220_4 )
);
defparam \core/n2220_s1 .INIT=8'hE0;
LUT3 \core/n2220_s2  (
	.I0(\core/n2220_9 ),
	.I1(\core/n1952_10 ),
	.I2(\core/n2220_10 ),
	.F(\core/n2220_5 )
);
defparam \core/n2220_s2 .INIT=8'h40;
LUT3 \core/n2220_s3  (
	.I0(\core/n5752_4 ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_xfer ),
	.F(\core/n2220_6 )
);
defparam \core/n2220_s3 .INIT=8'hAC;
LUT4 \core/n2221_s3  (
	.I0(\core/n2221_8 ),
	.I1(\core/n2221_9 ),
	.I2(\core/n2221_10 ),
	.I3(\core/n2211_6 ),
	.F(\core/n2221_6 )
);
defparam \core/n2221_s3 .INIT=16'hF400;
LUT4 \core/n2222_s1  (
	.I0(\core/n2222_7 ),
	.I1(\core/n2222_8 ),
	.I2(\core/n2222_22 ),
	.I3(\core/n2222_10 ),
	.F(\core/n2222_4 )
);
defparam \core/n2222_s1 .INIT=16'h2F00;
LUT4 \core/n2222_s2  (
	.I0(\core/n2222_11 ),
	.I1(\core/n2222_12 ),
	.I2(\core/n5769_6 ),
	.I3(\core/n2222_24 ),
	.F(\core/n2222_5 )
);
defparam \core/n2222_s2 .INIT=16'hF400;
LUT4 \core/n2222_s3  (
	.I0(\core/n2203_8 ),
	.I1(\core/n2203_9 ),
	.I2(\core/n2222_14 ),
	.I3(\core/n2222_15 ),
	.F(\core/n2222_6 )
);
defparam \core/n2222_s3 .INIT=16'hF400;
LUT3 \core/n2226_s4  (
	.I0(\core/mem_rdata_latched_0_6 ),
	.I1(\core/mem_rdata_latched_0_5 ),
	.I2(\core/mem_rdata_latched [1]),
	.F(\core/n2226_8 )
);
defparam \core/n2226_s4 .INIT=8'h0D;
LUT4 \core/n2226_s5  (
	.I0(\core/mem_rdata_latched_24_4 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/n2226_11 ),
	.I3(\core/n2226_15 ),
	.F(\core/n2226_9 )
);
defparam \core/n2226_s5 .INIT=16'h004F;
LUT4 \core/n2226_s6  (
	.I0(\core/n5769_7 ),
	.I1(\core/n2226_8 ),
	.I2(\core/n5769_6 ),
	.I3(\core/n2211_6 ),
	.F(\core/n2226_10 )
);
defparam \core/n2226_s6 .INIT=16'hE000;
LUT2 \core/n2227_s4  (
	.I0(\core/n2227_8 ),
	.I1(\core/n2227_9 ),
	.F(\core/n2227_7 )
);
defparam \core/n2227_s4 .INIT=4'h4;
LUT4 \core/n2314_s1  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/n2314_4 )
);
defparam \core/n2314_s1 .INIT=16'hFCC8;
LUT4 \core/n2315_s1  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/n2315_4 )
);
defparam \core/n2315_s1 .INIT=16'hFCC4;
LUT4 \core/n2316_s1  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/reg_op1 [1]),
	.F(\core/n2316_4 )
);
defparam \core/n2316_s1 .INIT=16'hC8FC;
LUT4 \core/n2317_s1  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/reg_op1 [1]),
	.F(\core/n2317_4 )
);
defparam \core/n2317_s1 .INIT=16'hC4FC;
LUT4 \core/n2421_s2  (
	.I0(\core/n2421_6 ),
	.I1(\core/n2421_7 ),
	.I2(itcm_rdata[0]),
	.I3(itcm_ready),
	.F(\core/n2421_5 )
);
defparam \core/n2421_s2 .INIT=16'hF0BB;
LUT4 \core/n5301_s1  (
	.I0(\core/instr_sub ),
	.I1(\core/instr_add ),
	.I2(\core/instr_jalr ),
	.I3(\core/instr_jal ),
	.F(\core/n5301_4 )
);
defparam \core/n5301_s1 .INIT=16'h0001;
LUT4 \core/n5305_s1  (
	.I0(\core/instr_sltu ),
	.I1(\core/instr_slt ),
	.I2(\core/instr_sltiu ),
	.I3(\core/instr_slti ),
	.F(\core/n5305_4 )
);
defparam \core/n5305_s1 .INIT=16'h0001;
LUT3 \core/n5306_s1  (
	.I0(\core/n1952_14 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/n5306_5 ),
	.F(\core/n5306_4 )
);
defparam \core/n5306_s1 .INIT=8'hB0;
LUT4 \core/n5317_s1  (
	.I0(\core/mem_rdata_latched_5_5 ),
	.I1(\core/mem_rdata_latched_5_6 ),
	.I2(\core/mem_rdata_latched_6_5 ),
	.I3(\core/mem_rdata_latched_6_6 ),
	.F(\core/n5317_4 )
);
defparam \core/n5317_s1 .INIT=16'hE0EE;
LUT4 \core/n5332_s1  (
	.I0(\core/mem_rdata_latched_3_5 ),
	.I1(\core/mem_rdata_latched_4_5 ),
	.I2(\core/mem_rdata_latched_3_6 ),
	.I3(\core/n5332_6 ),
	.F(\core/n5332_4 )
);
defparam \core/n5332_s1 .INIT=16'h00BF;
LUT4 \core/n5332_s2  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5332_13 ),
	.I2(\core/n5332_8 ),
	.I3(\core/n5752_4 ),
	.F(\core/n5332_5 )
);
defparam \core/n5332_s2 .INIT=16'h0001;
LUT3 \core/n5407_s1  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n5317_4 ),
	.F(\core/n5407_4 )
);
defparam \core/n5407_s1 .INIT=8'h40;
LUT4 \core/n5407_s2  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_rdata_latched [31]),
	.I2(\core/mem_rdata_latched [30]),
	.I3(\core/mem_rdata_latched [2]),
	.F(\core/n5407_5 )
);
defparam \core/n5407_s2 .INIT=16'h0001;
LUT3 \core/n5346_s2  (
	.I0(\core/mem_rdata_latched [29]),
	.I1(\core/mem_rdata_latched [28]),
	.I2(\core/mem_rdata_latched [25]),
	.F(\core/n5346_5 )
);
defparam \core/n5346_s2 .INIT=8'h01;
LUT4 \core/n5359_s1  (
	.I0(\core/mem_rdata_latched [22]),
	.I1(\core/n5359_8 ),
	.I2(\core/n5359_9 ),
	.I3(\core/n5359_10 ),
	.F(\core/n5359_4 )
);
defparam \core/n5359_s1 .INIT=16'h4000;
LUT3 \core/n5359_s4  (
	.I0(\core/n5393_6 ),
	.I1(\core/n5332_5 ),
	.I2(\core/n5359_12 ),
	.F(\core/n5359_7 )
);
defparam \core/n5359_s4 .INIT=8'h80;
LUT3 \core/n5376_s1  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n5332_4 ),
	.F(\core/n5376_4 )
);
defparam \core/n5376_s1 .INIT=8'h01;
LUT3 \core/n5706_s1  (
	.I0(\core/n5706_9 ),
	.I1(\core/n2226_8 ),
	.I2(\core/n5710_4 ),
	.F(\core/n5706_4 )
);
defparam \core/n5706_s1 .INIT=8'h0B;
LUT4 \core/n5707_s1  (
	.I0(\core/n5707_5 ),
	.I1(\core/n2222_22 ),
	.I2(\core/n5707_8 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5707_4 )
);
defparam \core/n5707_s1 .INIT=16'h00F4;
LUT4 \core/n5708_s1  (
	.I0(\core/mem_rdata_latched_4_5 ),
	.I1(\core/mem_16bit_buffer [4]),
	.I2(\core/mem_rdata_latched_4_6 ),
	.I3(\core/n1864_4 ),
	.F(\core/n5708_4 )
);
defparam \core/n5708_s1 .INIT=16'h5C00;
LUT4 \core/n5708_s3  (
	.I0(\core/n5708_14 ),
	.I1(\core/n5706_9 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n5710_4 ),
	.F(\core/n5708_6 )
);
defparam \core/n5708_s3 .INIT=16'h004F;
LUT2 \core/n5709_s1  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/n1864_4 ),
	.F(\core/n5709_4 )
);
defparam \core/n5709_s1 .INIT=4'h8;
LUT4 \core/n5710_s1  (
	.I0(\core/n5766_7 ),
	.I1(\core/n5710_7 ),
	.I2(\core/n5710_8 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5710_4 )
);
defparam \core/n5710_s1 .INIT=16'h4F00;
LUT4 \core/n5710_s3  (
	.I0(\core/n5710_9 ),
	.I1(\core/n5710_15 ),
	.I2(\core/n5710_11 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5710_6 )
);
defparam \core/n5710_s3 .INIT=16'h008F;
LUT4 \core/n5712_s1  (
	.I0(\core/n5712_9 ),
	.I1(\core/n5712_6 ),
	.I2(\core/n5712_7 ),
	.I3(\core/mem_rdata_latched [11]),
	.F(\core/n5712_4 )
);
defparam \core/n5712_s1 .INIT=16'hF800;
LUT4 \core/n5713_s2  (
	.I0(\core/n5713_7 ),
	.I1(\core/n5713_8 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n2221_10 ),
	.F(\core/n5713_5 )
);
defparam \core/n5713_s2 .INIT=16'h000D;
LUT4 \core/n5713_s3  (
	.I0(\core/n5712_6 ),
	.I1(\core/n5713_9 ),
	.I2(\core/mem_rdata_latched [10]),
	.I3(\core/n5712_9 ),
	.F(\core/n5713_6 )
);
defparam \core/n5713_s3 .INIT=16'h1F00;
LUT4 \core/n5714_s2  (
	.I0(\core/n5713_9 ),
	.I1(\core/n5712_6 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/n1952_9 ),
	.F(\core/n5714_5 )
);
defparam \core/n5714_s2 .INIT=16'h000E;
LUT4 \core/n5714_s3  (
	.I0(\core/n5714_14 ),
	.I1(\core/n5714_10 ),
	.I2(\core/n1952_9 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n5714_6 )
);
defparam \core/n5714_s3 .INIT=16'h030A;
LUT4 \core/n5715_s1  (
	.I0(\core/n5715_7 ),
	.I1(\core/n5714_10 ),
	.I2(\core/n2226_9 ),
	.I3(\core/n2226_8 ),
	.F(\core/n5715_4 )
);
defparam \core/n5715_s1 .INIT=16'h4F00;
LUT4 \core/n5715_s2  (
	.I0(\core/n5359_16 ),
	.I1(\core/n5714_14 ),
	.I2(\core/n5715_8 ),
	.I3(\core/n5712_9 ),
	.F(\core/n5715_5 )
);
defparam \core/n5715_s2 .INIT=16'h0B00;
LUT4 \core/n5715_s3  (
	.I0(\core/n5714_14 ),
	.I1(\core/n2226_9 ),
	.I2(\core/n2221_17 ),
	.I3(\core/n5750_6 ),
	.F(\core/n5715_6 )
);
defparam \core/n5715_s3 .INIT=16'h008F;
LUT4 \core/n5716_s1  (
	.I0(\core/n5713_9 ),
	.I1(\core/n5712_6 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/n2227_7 ),
	.F(\core/n5716_4 )
);
defparam \core/n5716_s1 .INIT=16'h000E;
LUT4 \core/n5716_s3  (
	.I0(\core/n5714_14 ),
	.I1(\core/n5714_10 ),
	.I2(\core/n2227_7 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n5716_6 )
);
defparam \core/n5716_s3 .INIT=16'h030A;
LUT4 \core/n5718_s1  (
	.I0(\core/n5718_5 ),
	.I1(\core/n5332_5 ),
	.I2(\core/n5718_8 ),
	.I3(\core/n5712_9 ),
	.F(\core/n5718_4 )
);
defparam \core/n5718_s1 .INIT=16'hFCA0;
LUT3 \core/n5719_s1  (
	.I0(\core/mem_rdata_latched [11]),
	.I1(\core/n2207_27 ),
	.I2(\core/n5719_10 ),
	.F(\core/n5719_4 )
);
defparam \core/n5719_s1 .INIT=8'h80;
LUT4 \core/n5719_s2  (
	.I0(\core/n5719_12 ),
	.I1(\core/n5712_9 ),
	.I2(\core/n2207_27 ),
	.I3(\core/n5719_10 ),
	.F(\core/n5719_5 )
);
defparam \core/n5719_s2 .INIT=16'h0BBB;
LUT4 \core/n5719_s3  (
	.I0(\core/n5769_6 ),
	.I1(\core/n5708_12 ),
	.I2(\core/n5416_5 ),
	.I3(\core/mem_rdata_latched [23]),
	.F(\core/n5719_6 )
);
defparam \core/n5719_s3 .INIT=16'h7077;
LUT4 \core/n5720_s1  (
	.I0(\core/n5719_12 ),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n5720_5 ),
	.I3(\core/n5720_8 ),
	.F(\core/n5720_4 )
);
defparam \core/n5720_s1 .INIT=16'h00F4;
LUT4 \core/n5752_s1  (
	.I0(\core/n5752_5 ),
	.I1(\core/n5752_6 ),
	.I2(\core/n5752_10 ),
	.I3(\core/n5752_8 ),
	.F(\core/n5752_4 )
);
defparam \core/n5752_s1 .INIT=16'h0503;
LUT2 \core/n5753_s1  (
	.I0(\core/n5332_13 ),
	.I1(\core/n5332_8 ),
	.F(\core/n5753_4 )
);
defparam \core/n5753_s1 .INIT=4'h1;
LUT4 \core/n5765_s1  (
	.I0(\core/n5772_7 ),
	.I1(\core/n2212_10 ),
	.I2(\core/n2222_11 ),
	.I3(\core/n2212_7 ),
	.F(\core/n5765_4 )
);
defparam \core/n5765_s1 .INIT=16'hBF00;
LUT4 \core/n5765_s2  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5712_9 ),
	.I2(\core/n5765_7 ),
	.I3(\core/n5765_10 ),
	.F(\core/n5765_5 )
);
defparam \core/n5765_s2 .INIT=16'hF400;
LUT3 \core/n5765_s3  (
	.I0(\core/n5359_14 ),
	.I1(\core/n5317_4 ),
	.I2(\core/n5718_5 ),
	.F(\core/n5765_6 )
);
defparam \core/n5765_s3 .INIT=8'h07;
LUT3 \core/n5853_s1  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.F(\core/n5853_4 )
);
defparam \core/n5853_s1 .INIT=8'h01;
LUT3 \core/n5856_s1  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.F(\core/n5856_4 )
);
defparam \core/n5856_s1 .INIT=8'h10;
LUT2 \core/n5938_s1  (
	.I0(\core/is_alu_reg_reg ),
	.I1(\core/n5921_8 ),
	.F(\core/n5938_4 )
);
defparam \core/n5938_s1 .INIT=4'h8;
LUT4 \core/n5943_s1  (
	.I0(\core/mem_rdata_q [31]),
	.I1(\core/mem_rdata_q [29]),
	.I2(\core/mem_rdata_q [30]),
	.I3(\core/n5921_5 ),
	.F(\core/n5943_4 )
);
defparam \core/n5943_s1 .INIT=16'h1000;
LUT3 \core/n6005_s1  (
	.I0(\core/n5921_8 ),
	.I1(\core/n6005_7 ),
	.I2(\core/n6015_8 ),
	.F(\core/n6005_4 )
);
defparam \core/n6005_s1 .INIT=8'h80;
LUT4 \core/n6005_s2  (
	.I0(\core/mem_rdata_q [11]),
	.I1(\core/mem_rdata_q [15]),
	.I2(\core/n6005_8 ),
	.I3(\core/n6005_9 ),
	.F(\core/n6005_5 )
);
defparam \core/n6005_s2 .INIT=16'h4000;
LUT4 \core/n6005_s3  (
	.I0(\core/mem_rdata_q [10]),
	.I1(\core/mem_rdata_q [9]),
	.I2(\core/mem_rdata_q [8]),
	.I3(\core/mem_rdata_q [7]),
	.F(\core/n6005_6 )
);
defparam \core/n6005_s3 .INIT=16'h0001;
LUT3 \core/n6070_s1  (
	.I0(\core/mem_rdata_q [28]),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/n6093_4 ),
	.F(\core/n6070_4 )
);
defparam \core/n6070_s1 .INIT=8'h10;
LUT2 \core/n6077_s1  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/mem_rdata_q [25]),
	.F(\core/n6077_4 )
);
defparam \core/n6077_s1 .INIT=4'h4;
LUT3 \core/n6093_s1  (
	.I0(\core/n5921_6 ),
	.I1(\core/n6015_6 ),
	.I2(\core/n6093_5 ),
	.F(\core/n6093_4 )
);
defparam \core/n6093_s1 .INIT=8'h80;
LUT4 \core/n6110_s1  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/n5921_8 ),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5934_6 ),
	.F(\core/n6110_4 )
);
defparam \core/n6110_s1 .INIT=16'h00BF;
LUT2 \core/next_pc_31_s1  (
	.I0(\core/latched_store ),
	.I1(\core/latched_branch ),
	.F(\core/next_pc_31_4 )
);
defparam \core/next_pc_31_s1 .INIT=4'h8;
LUT4 \core/n21128_s1  (
	.I0(\core/latched_rd [3]),
	.I1(\core/latched_rd [4]),
	.I2(\core/latched_rd [5]),
	.I3(\core/n21128_6 ),
	.F(\core/n21128_4 )
);
defparam \core/n21128_s1 .INIT=16'h0100;
LUT4 \core/n21352_s1  (
	.I0(\core/latched_rd [4]),
	.I1(\core/latched_rd [5]),
	.I2(\core/latched_rd [3]),
	.I3(\core/n21128_6 ),
	.F(\core/n21352_4 )
);
defparam \core/n21352_s1 .INIT=16'h1000;
LUT4 \core/n21608_s1  (
	.I0(\core/latched_rd [3]),
	.I1(\core/latched_rd [5]),
	.I2(\core/latched_rd [4]),
	.I3(\core/n21128_6 ),
	.F(\core/n21608_4 )
);
defparam \core/n21608_s1 .INIT=16'h1000;
LUT4 \core/n21864_s1  (
	.I0(\core/latched_rd [5]),
	.I1(\core/latched_rd [4]),
	.I2(\core/latched_rd [3]),
	.I3(\core/n21128_6 ),
	.F(\core/n21864_4 )
);
defparam \core/n21864_s1 .INIT=16'h4000;
LUT4 \core/n22120_s1  (
	.I0(\core/latched_rd [3]),
	.I1(\core/latched_rd [4]),
	.I2(\core/latched_rd [5]),
	.I3(\core/n21128_6 ),
	.F(\core/n22120_4 )
);
defparam \core/n22120_s1 .INIT=16'h1000;
LUT4 \core/n11111_s1  (
	.I0(\core/latched_csr [4]),
	.I1(\core/latched_csr [5]),
	.I2(\core/n11111_6 ),
	.I3(\core/n11111_7 ),
	.F(\core/n11111_4 )
);
defparam \core/n11111_s1 .INIT=16'h8000;
LUT4 \core/n11111_s2  (
	.I0(\core/latched_csr [1]),
	.I1(\core/latched_csr [2]),
	.I2(\core/latched_csr [3]),
	.I3(\core/latched_csr [0]),
	.F(\core/n11111_5 )
);
defparam \core/n11111_s2 .INIT=16'h0100;
LUT3 \core/n11117_s1  (
	.I0(cmt_dcause_Z[1]),
	.I1(cmt_dcause_Z[2]),
	.I2(cmt_dcause_Z[0]),
	.F(\core/n11117_4 )
);
defparam \core/n11117_s1 .INIT=8'h10;
LUT4 \core/n11225_s1  (
	.I0(\core/latched_csr [0]),
	.I1(\core/latched_csr [2]),
	.I2(\core/latched_csr [3]),
	.I3(\core/latched_csr [1]),
	.F(\core/n11225_4 )
);
defparam \core/n11225_s1 .INIT=16'h0100;
LUT3 \core/n11234_s1  (
	.I0(\core/latched_csr [6]),
	.I1(\core/latched_csr [7]),
	.I2(\core/n11234_6 ),
	.F(\core/n11234_4 )
);
defparam \core/n11234_s1 .INIT=8'h10;
LUT2 \core/n11234_s2  (
	.I0(\core/latched_csr [2]),
	.I1(\core/n11581_4 ),
	.F(\core/n11234_5 )
);
defparam \core/n11234_s2 .INIT=4'h4;
LUT3 \core/n11244_s1  (
	.I0(\core/latched_csr [7]),
	.I1(\core/latched_csr [6]),
	.I2(\core/n11234_6 ),
	.F(\core/n11244_4 )
);
defparam \core/n11244_s1 .INIT=8'h40;
LUT4 \core/n11457_s1  (
	.I0(\core/next_irq_pending [9]),
	.I1(\core/next_irq_pending [10]),
	.I2(\core/next_irq_pending [15]),
	.I3(\core/n11457_8 ),
	.F(\core/n11457_4 )
);
defparam \core/n11457_s1 .INIT=16'h0100;
LUT4 \core/n11457_s2  (
	.I0(\core/next_irq_pending [12]),
	.I1(\core/next_irq_pending [13]),
	.I2(\core/next_irq_pending [14]),
	.I3(\core/n11457_9 ),
	.F(\core/n11457_5 )
);
defparam \core/n11457_s2 .INIT=16'h0100;
LUT3 \core/n11457_s3  (
	.I0(\core/next_irq_pending [21]),
	.I1(\core/next_irq_pending [22]),
	.I2(\core/n11457_10 ),
	.F(\core/n11457_6 )
);
defparam \core/n11457_s3 .INIT=8'h10;
LUT3 \core/n11457_s4  (
	.I0(\core/next_irq_pending [20]),
	.I1(\core/next_irq_pending [23]),
	.I2(\core/n11457_11 ),
	.F(\core/n11457_7 )
);
defparam \core/n11457_s4 .INIT=8'h10;
LUT3 \core/n11539_s1  (
	.I0(\core/n11539_7 ),
	.I1(\core/csr_mtval_31_11 ),
	.I2(\core/n11509_21 ),
	.F(\core/n11539_4 )
);
defparam \core/n11539_s1 .INIT=8'h10;
LUT4 \core/n11539_s2  (
	.I0(\core/n11539_8 ),
	.I1(\core/n11539_7 ),
	.I2(\core/n11539_14 ),
	.I3(\core/csr_mcause_30_11 ),
	.F(\core/n11539_5 )
);
defparam \core/n11539_s2 .INIT=16'h000B;
LUT2 \core/n11539_s3  (
	.I0(wr_csr_nxt_Z[2]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11539_6 )
);
defparam \core/n11539_s3 .INIT=4'h4;
LUT3 \core/n11540_s1  (
	.I0(\core/n11539_7 ),
	.I1(\core/mem_do_wdata ),
	.I2(\core/n11540_6 ),
	.F(\core/n11540_4 )
);
defparam \core/n11540_s1 .INIT=8'h70;
LUT2 \core/n11540_s2  (
	.I0(wr_csr_nxt_Z[1]),
	.I1(\core/csr_mcause_30_11 ),
	.F(\core/n11540_5 )
);
defparam \core/n11540_s2 .INIT=4'h4;
LUT4 \core/n11581_s1  (
	.I0(\core/latched_csr [0]),
	.I1(\core/latched_csr [1]),
	.I2(\core/latched_csr [3]),
	.I3(\core/n11340_5 ),
	.F(\core/n11581_4 )
);
defparam \core/n11581_s1 .INIT=16'h0100;
LUT3 \core/n11639_s2  (
	.I0(\core/reg_pc [31]),
	.I1(\core/reg_op1 [31]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11639_5 )
);
defparam \core/n11639_s2 .INIT=8'hCA;
LUT3 \core/n11640_s2  (
	.I0(\core/reg_pc [30]),
	.I1(\core/reg_op1 [30]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11640_5 )
);
defparam \core/n11640_s2 .INIT=8'hCA;
LUT3 \core/n11641_s2  (
	.I0(\core/reg_pc [29]),
	.I1(\core/reg_op1 [29]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11641_5 )
);
defparam \core/n11641_s2 .INIT=8'hCA;
LUT3 \core/n11642_s2  (
	.I0(\core/reg_pc [28]),
	.I1(\core/reg_op1 [28]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11642_5 )
);
defparam \core/n11642_s2 .INIT=8'hCA;
LUT3 \core/n11643_s2  (
	.I0(\core/reg_pc [27]),
	.I1(\core/reg_op1 [27]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11643_5 )
);
defparam \core/n11643_s2 .INIT=8'hCA;
LUT3 \core/n11644_s2  (
	.I0(\core/reg_pc [26]),
	.I1(\core/reg_op1 [26]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11644_5 )
);
defparam \core/n11644_s2 .INIT=8'hCA;
LUT3 \core/n11645_s2  (
	.I0(\core/reg_pc [25]),
	.I1(\core/reg_op1 [25]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11645_5 )
);
defparam \core/n11645_s2 .INIT=8'hCA;
LUT3 \core/n11646_s2  (
	.I0(\core/reg_pc [24]),
	.I1(\core/reg_op1 [24]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11646_5 )
);
defparam \core/n11646_s2 .INIT=8'hCA;
LUT3 \core/n11647_s2  (
	.I0(\core/reg_pc [23]),
	.I1(\core/reg_op1 [23]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11647_5 )
);
defparam \core/n11647_s2 .INIT=8'hCA;
LUT3 \core/n11648_s2  (
	.I0(\core/reg_pc [22]),
	.I1(\core/reg_op1 [22]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11648_5 )
);
defparam \core/n11648_s2 .INIT=8'hCA;
LUT3 \core/n11649_s2  (
	.I0(\core/reg_pc [21]),
	.I1(\core/reg_op1 [21]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11649_5 )
);
defparam \core/n11649_s2 .INIT=8'hCA;
LUT3 \core/n11650_s2  (
	.I0(\core/reg_pc [20]),
	.I1(\core/reg_op1 [20]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11650_5 )
);
defparam \core/n11650_s2 .INIT=8'hCA;
LUT3 \core/n11651_s2  (
	.I0(\core/reg_pc [19]),
	.I1(\core/reg_op1 [19]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11651_5 )
);
defparam \core/n11651_s2 .INIT=8'hCA;
LUT3 \core/n11652_s2  (
	.I0(\core/reg_pc [18]),
	.I1(\core/reg_op1 [18]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11652_5 )
);
defparam \core/n11652_s2 .INIT=8'hCA;
LUT3 \core/n11653_s2  (
	.I0(\core/reg_pc [17]),
	.I1(\core/reg_op1 [17]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11653_5 )
);
defparam \core/n11653_s2 .INIT=8'hCA;
LUT3 \core/n11654_s2  (
	.I0(\core/reg_pc [16]),
	.I1(\core/reg_op1 [16]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11654_5 )
);
defparam \core/n11654_s2 .INIT=8'hCA;
LUT3 \core/n11655_s2  (
	.I0(\core/reg_pc [15]),
	.I1(\core/reg_op1 [15]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11655_5 )
);
defparam \core/n11655_s2 .INIT=8'hCA;
LUT3 \core/n11656_s2  (
	.I0(\core/reg_pc [14]),
	.I1(\core/reg_op1 [14]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11656_5 )
);
defparam \core/n11656_s2 .INIT=8'hCA;
LUT3 \core/n11657_s2  (
	.I0(\core/reg_pc [13]),
	.I1(\core/reg_op1 [13]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11657_5 )
);
defparam \core/n11657_s2 .INIT=8'hCA;
LUT3 \core/n11658_s2  (
	.I0(\core/reg_pc [12]),
	.I1(\core/reg_op1 [12]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11658_5 )
);
defparam \core/n11658_s2 .INIT=8'hCA;
LUT3 \core/n11659_s2  (
	.I0(\core/reg_pc [11]),
	.I1(\core/reg_op1 [11]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11659_5 )
);
defparam \core/n11659_s2 .INIT=8'hCA;
LUT3 \core/n11660_s2  (
	.I0(\core/reg_pc [10]),
	.I1(\core/reg_op1 [10]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11660_5 )
);
defparam \core/n11660_s2 .INIT=8'hCA;
LUT3 \core/n11661_s2  (
	.I0(\core/reg_pc [9]),
	.I1(\core/reg_op1 [9]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11661_5 )
);
defparam \core/n11661_s2 .INIT=8'hCA;
LUT3 \core/n11662_s2  (
	.I0(\core/reg_pc [8]),
	.I1(\core/reg_op1 [8]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11662_5 )
);
defparam \core/n11662_s2 .INIT=8'hCA;
LUT3 \core/n11663_s2  (
	.I0(\core/reg_pc [7]),
	.I1(\core/reg_op1 [7]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11663_5 )
);
defparam \core/n11663_s2 .INIT=8'hCA;
LUT3 \core/n11664_s2  (
	.I0(\core/reg_pc [6]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11664_5 )
);
defparam \core/n11664_s2 .INIT=8'hCA;
LUT3 \core/n11665_s2  (
	.I0(\core/reg_pc [5]),
	.I1(\core/reg_op1 [5]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11665_5 )
);
defparam \core/n11665_s2 .INIT=8'hCA;
LUT3 \core/n11666_s2  (
	.I0(\core/reg_pc [4]),
	.I1(\core/reg_op1 [4]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11666_5 )
);
defparam \core/n11666_s2 .INIT=8'hCA;
LUT3 \core/n11667_s2  (
	.I0(\core/reg_pc [3]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11667_5 )
);
defparam \core/n11667_s2 .INIT=8'hCA;
LUT3 \core/n11668_s2  (
	.I0(\core/reg_pc [2]),
	.I1(\core/reg_op1 [2]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11668_5 )
);
defparam \core/n11668_s2 .INIT=8'hCA;
LUT3 \core/n11669_s2  (
	.I0(\core/reg_pc [1]),
	.I1(\core/reg_op1 [1]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11669_5 )
);
defparam \core/n11669_s2 .INIT=8'hCA;
LUT3 \core/n11670_s2  (
	.I0(\core/reg_pc [0]),
	.I1(\core/reg_op1 [0]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11670_5 )
);
defparam \core/n11670_s2 .INIT=8'hCA;
LUT4 \core/n12232_s1  (
	.I0(\core/n12232_6 ),
	.I1(\core/n12232_7 ),
	.I2(\core/n12232_8 ),
	.I3(\core/n12232_9 ),
	.F(\core/n12232_4 )
);
defparam \core/n12232_s1 .INIT=16'h8000;
LUT4 \core/n12232_s2  (
	.I0(\core/n12232_10 ),
	.I1(\core/n12232_11 ),
	.I2(\core/n12232_12 ),
	.I3(\core/n12232_13 ),
	.F(\core/n12232_5 )
);
defparam \core/n12232_s2 .INIT=16'h8000;
LUT4 \core/n12404_s1  (
	.I0(\core/timer [28]),
	.I1(\core/timer [29]),
	.I2(\core/timer [30]),
	.I3(\core/n12407_6 ),
	.F(\core/n12404_4 )
);
defparam \core/n12404_s1 .INIT=16'h0100;
LUT2 \core/n12404_s2  (
	.I0(\core/instr_timer ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12404_5 )
);
defparam \core/n12404_s2 .INIT=4'h8;
LUT3 \core/n12405_s1  (
	.I0(\core/timer [28]),
	.I1(\core/timer [29]),
	.I2(\core/n12407_6 ),
	.F(\core/n12405_4 )
);
defparam \core/n12405_s1 .INIT=8'h10;
LUT3 \core/n12406_s1  (
	.I0(\core/timer [28]),
	.I1(\core/n12407_6 ),
	.I2(\core/timer [29]),
	.F(\core/n12406_4 )
);
defparam \core/n12406_s1 .INIT=8'hB4;
LUT2 \core/n12409_s1  (
	.I0(\core/n12417_7 ),
	.I1(\core/n12409_5 ),
	.F(\core/n12409_4 )
);
defparam \core/n12409_s1 .INIT=4'h8;
LUT4 \core/n12410_s1  (
	.I0(\core/timer [24]),
	.I1(\core/n12415_7 ),
	.I2(\core/n12410_5 ),
	.I3(\core/timer [25]),
	.F(\core/n12410_4 )
);
defparam \core/n12410_s1 .INIT=16'hBF40;
LUT3 \core/n12411_s1  (
	.I0(\core/n12415_7 ),
	.I1(\core/n12410_5 ),
	.I2(\core/timer [24]),
	.F(\core/n12411_4 )
);
defparam \core/n12411_s1 .INIT=8'h78;
LUT4 \core/n12412_s1  (
	.I0(\core/timer [20]),
	.I1(\core/timer [21]),
	.I2(\core/timer [22]),
	.I3(\core/n12415_7 ),
	.F(\core/n12412_4 )
);
defparam \core/n12412_s1 .INIT=16'h0100;
LUT4 \core/n12413_s1  (
	.I0(\core/timer [20]),
	.I1(\core/timer [21]),
	.I2(\core/n12415_7 ),
	.I3(\core/timer [22]),
	.F(\core/n12413_4 )
);
defparam \core/n12413_s1 .INIT=16'hEF10;
LUT3 \core/n12414_s1  (
	.I0(\core/timer [20]),
	.I1(\core/n12415_7 ),
	.I2(\core/timer [21]),
	.F(\core/n12414_4 )
);
defparam \core/n12414_s1 .INIT=8'hB4;
LUT3 \core/n12416_s1  (
	.I0(\core/timer [18]),
	.I1(\core/n12417_7 ),
	.I2(\core/timer [19]),
	.F(\core/n12416_4 )
);
defparam \core/n12416_s1 .INIT=8'hB4;
LUT4 \core/n12418_s1  (
	.I0(\core/timer [14]),
	.I1(\core/timer [15]),
	.I2(\core/timer [16]),
	.I3(\core/n12421_4 ),
	.F(\core/n12418_4 )
);
defparam \core/n12418_s1 .INIT=16'h0100;
LUT4 \core/n12419_s1  (
	.I0(\core/timer [14]),
	.I1(\core/timer [15]),
	.I2(\core/n12421_4 ),
	.I3(\core/timer [16]),
	.F(\core/n12419_4 )
);
defparam \core/n12419_s1 .INIT=16'hEF10;
LUT3 \core/n12420_s1  (
	.I0(\core/timer [14]),
	.I1(\core/n12421_4 ),
	.I2(\core/timer [15]),
	.F(\core/n12420_4 )
);
defparam \core/n12420_s1 .INIT=8'hB4;
LUT3 \core/n12421_s1  (
	.I0(\core/timer [12]),
	.I1(\core/timer [13]),
	.I2(\core/n12423_4 ),
	.F(\core/n12421_4 )
);
defparam \core/n12421_s1 .INIT=8'h10;
LUT3 \core/n12422_s1  (
	.I0(\core/timer [12]),
	.I1(\core/n12423_4 ),
	.I2(\core/timer [13]),
	.F(\core/n12422_4 )
);
defparam \core/n12422_s1 .INIT=8'hB4;
LUT3 \core/n12423_s1  (
	.I0(\core/timer [10]),
	.I1(\core/timer [11]),
	.I2(\core/n12425_7 ),
	.F(\core/n12423_4 )
);
defparam \core/n12423_s1 .INIT=8'h10;
LUT3 \core/n12424_s1  (
	.I0(\core/timer [10]),
	.I1(\core/n12425_7 ),
	.I2(\core/timer [11]),
	.F(\core/n12424_4 )
);
defparam \core/n12424_s1 .INIT=8'hB4;
LUT4 \core/n12426_s1  (
	.I0(\core/timer [6]),
	.I1(\core/timer [7]),
	.I2(\core/timer [8]),
	.I3(\core/n12429_4 ),
	.F(\core/n12426_4 )
);
defparam \core/n12426_s1 .INIT=16'h0100;
LUT4 \core/n12427_s1  (
	.I0(\core/timer [6]),
	.I1(\core/timer [7]),
	.I2(\core/n12429_4 ),
	.I3(\core/timer [8]),
	.F(\core/n12427_4 )
);
defparam \core/n12427_s1 .INIT=16'hEF10;
LUT3 \core/n12428_s1  (
	.I0(\core/timer [6]),
	.I1(\core/n12429_4 ),
	.I2(\core/timer [7]),
	.F(\core/n12428_4 )
);
defparam \core/n12428_s1 .INIT=8'hB4;
LUT3 \core/n12429_s1  (
	.I0(\core/timer [4]),
	.I1(\core/timer [5]),
	.I2(\core/n12431_5 ),
	.F(\core/n12429_4 )
);
defparam \core/n12429_s1 .INIT=8'h10;
LUT3 \core/n12430_s1  (
	.I0(\core/timer [4]),
	.I1(\core/n12431_5 ),
	.I2(\core/timer [5]),
	.F(\core/n12430_4 )
);
defparam \core/n12430_s1 .INIT=8'hB4;
LUT4 \core/n12431_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11945_157 ),
	.I2(\core/n12431_8 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/n12431_4 )
);
defparam \core/n12431_s1 .INIT=16'h00F8;
LUT4 \core/n12431_s2  (
	.I0(\core/timer [0]),
	.I1(\core/timer [1]),
	.I2(\core/timer [2]),
	.I3(\core/timer [3]),
	.F(\core/n12431_5 )
);
defparam \core/n12431_s2 .INIT=16'h0001;
LUT2 \core/n12433_s1  (
	.I0(\core/timer [0]),
	.I1(\core/timer [1]),
	.F(\core/n12433_4 )
);
defparam \core/n12433_s1 .INIT=4'h1;
LUT4 \core/n12434_s1  (
	.I0(\core/cpuregs_rs1_0_6 ),
	.I1(\core/n11948_157 ),
	.I2(\core/n12434_7 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/n12434_4 )
);
defparam \core/n12434_s1 .INIT=16'h00F8;
LUT2 \core/n15058_s1  (
	.I0(\core/csr_mstatus_mie ),
	.I1(\core/csr_mie_meie ),
	.F(\core/n15058_4 )
);
defparam \core/n15058_s1 .INIT=4'h8;
LUT3 \core/n15058_s2  (
	.I0(irq_mask_o_Z[31]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15058_5 )
);
defparam \core/n15058_s2 .INIT=8'h40;
LUT3 \core/n15059_s1  (
	.I0(irq_mask_o_Z[30]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15059_4 )
);
defparam \core/n15059_s1 .INIT=8'h40;
LUT3 \core/n15060_s1  (
	.I0(irq_mask_o_Z[29]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15060_4 )
);
defparam \core/n15060_s1 .INIT=8'h40;
LUT3 \core/n15061_s1  (
	.I0(irq_mask_o_Z[28]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15061_4 )
);
defparam \core/n15061_s1 .INIT=8'h40;
LUT3 \core/n15062_s1  (
	.I0(irq_mask_o_Z[27]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15062_4 )
);
defparam \core/n15062_s1 .INIT=8'h40;
LUT3 \core/n15063_s1  (
	.I0(irq_mask_o_Z[26]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15063_4 )
);
defparam \core/n15063_s1 .INIT=8'h40;
LUT3 \core/n15064_s1  (
	.I0(irq_mask_o_Z[25]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15064_4 )
);
defparam \core/n15064_s1 .INIT=8'h40;
LUT3 \core/n15065_s1  (
	.I0(irq_mask_o_Z[24]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15065_4 )
);
defparam \core/n15065_s1 .INIT=8'h40;
LUT3 \core/n15066_s1  (
	.I0(irq_mask_o_Z[23]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15066_4 )
);
defparam \core/n15066_s1 .INIT=8'h40;
LUT3 \core/n15067_s1  (
	.I0(irq_mask_o_Z[22]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15067_4 )
);
defparam \core/n15067_s1 .INIT=8'h40;
LUT3 \core/n15068_s1  (
	.I0(irq_mask_o_Z[21]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15068_4 )
);
defparam \core/n15068_s1 .INIT=8'h40;
LUT3 \core/n15069_s1  (
	.I0(irq_mask_o_Z[20]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15069_4 )
);
defparam \core/n15069_s1 .INIT=8'h40;
LUT3 \core/n15070_s1  (
	.I0(\core/irq_mask_o_Z_0 [19]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15070_4 )
);
defparam \core/n15070_s1 .INIT=8'h40;
LUT3 \core/n15071_s1  (
	.I0(\core/irq_mask_o_Z_0 [18]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15071_4 )
);
defparam \core/n15071_s1 .INIT=8'h40;
LUT3 \core/n15072_s1  (
	.I0(\core/irq_mask_o_Z_0 [17]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15072_4 )
);
defparam \core/n15072_s1 .INIT=8'h40;
LUT3 \core/n15073_s1  (
	.I0(\core/irq_mask_o_Z_0 [16]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15073_4 )
);
defparam \core/n15073_s1 .INIT=8'h40;
LUT3 \core/n15074_s1  (
	.I0(\core/irq_mask_o_Z_0 [15]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15074_4 )
);
defparam \core/n15074_s1 .INIT=8'h40;
LUT3 \core/n15075_s1  (
	.I0(\core/irq_mask_o_Z_0 [14]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15075_4 )
);
defparam \core/n15075_s1 .INIT=8'h40;
LUT3 \core/n15076_s1  (
	.I0(\core/irq_mask_o_Z_0 [13]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15076_4 )
);
defparam \core/n15076_s1 .INIT=8'h40;
LUT3 \core/n15077_s1  (
	.I0(\core/irq_mask_o_Z_0 [12]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15077_4 )
);
defparam \core/n15077_s1 .INIT=8'h40;
LUT3 \core/n15078_s1  (
	.I0(\core/irq_mask_o_Z_0 [11]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15078_4 )
);
defparam \core/n15078_s1 .INIT=8'h40;
LUT3 \core/n15079_s1  (
	.I0(\core/irq_mask_o_Z_0 [10]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15079_4 )
);
defparam \core/n15079_s1 .INIT=8'h40;
LUT3 \core/n15080_s1  (
	.I0(\core/irq_mask_o_Z_0 [9]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15080_4 )
);
defparam \core/n15080_s1 .INIT=8'h40;
LUT3 \core/n15081_s1  (
	.I0(\core/irq_mask_o_Z_0 [8]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15081_4 )
);
defparam \core/n15081_s1 .INIT=8'h40;
LUT3 \core/n15082_s1  (
	.I0(\core/irq_mask_o_Z_0 [7]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15082_4 )
);
defparam \core/n15082_s1 .INIT=8'h40;
LUT3 \core/n15083_s1  (
	.I0(\core/irq_mask_o_Z_0 [6]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15083_4 )
);
defparam \core/n15083_s1 .INIT=8'h40;
LUT3 \core/n15091_s1  (
	.I0(\core/n15091_5 ),
	.I1(\core/timer [28]),
	.I2(\core/next_irq_pending [0]),
	.F(\core/n15091_4 )
);
defparam \core/n15091_s1 .INIT=8'h0D;
LUT3 \core/n13435_s2  (
	.I0(\core/n12774_1 ),
	.I1(\core/n13005_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13435_5 )
);
defparam \core/n13435_s2 .INIT=8'hCA;
LUT4 \core/n13435_s3  (
	.I0(\core/instr_waitirq ),
	.I1(\core/decoder_trigger ),
	.I2(\core/n15158_27 ),
	.I3(\core/n23373_8 ),
	.F(\core/n13435_6 )
);
defparam \core/n13435_s3 .INIT=16'hF400;
LUT3 \core/n13436_s2  (
	.I0(\core/n12775_1 ),
	.I1(\core/n13006_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13436_5 )
);
defparam \core/n13436_s2 .INIT=8'hCA;
LUT3 \core/n13437_s2  (
	.I0(\core/n12776_1 ),
	.I1(\core/n13007_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13437_5 )
);
defparam \core/n13437_s2 .INIT=8'hCA;
LUT3 \core/n13438_s2  (
	.I0(\core/n12777_1 ),
	.I1(\core/n13008_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13438_5 )
);
defparam \core/n13438_s2 .INIT=8'hCA;
LUT3 \core/n13439_s2  (
	.I0(\core/n12778_1 ),
	.I1(\core/n13009_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13439_5 )
);
defparam \core/n13439_s2 .INIT=8'hCA;
LUT3 \core/n13440_s2  (
	.I0(\core/n12779_1 ),
	.I1(\core/n13010_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13440_5 )
);
defparam \core/n13440_s2 .INIT=8'hCA;
LUT3 \core/n13441_s2  (
	.I0(\core/n12780_1 ),
	.I1(\core/n13011_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13441_5 )
);
defparam \core/n13441_s2 .INIT=8'hCA;
LUT3 \core/n13442_s2  (
	.I0(\core/n12781_1 ),
	.I1(\core/n13012_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13442_5 )
);
defparam \core/n13442_s2 .INIT=8'hCA;
LUT3 \core/n13443_s2  (
	.I0(\core/n12782_1 ),
	.I1(\core/n13013_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13443_5 )
);
defparam \core/n13443_s2 .INIT=8'hCA;
LUT3 \core/n13444_s2  (
	.I0(\core/n12783_1 ),
	.I1(\core/n13014_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13444_5 )
);
defparam \core/n13444_s2 .INIT=8'hCA;
LUT3 \core/n13445_s2  (
	.I0(\core/n12784_1 ),
	.I1(\core/n13015_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13445_5 )
);
defparam \core/n13445_s2 .INIT=8'hCA;
LUT3 \core/n13446_s2  (
	.I0(\core/n12785_1 ),
	.I1(\core/n13016_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13446_5 )
);
defparam \core/n13446_s2 .INIT=8'hCA;
LUT3 \core/n13447_s2  (
	.I0(\core/n12786_1 ),
	.I1(\core/n13017_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13447_5 )
);
defparam \core/n13447_s2 .INIT=8'hCA;
LUT3 \core/n13448_s2  (
	.I0(\core/n12787_1 ),
	.I1(\core/n13018_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13448_5 )
);
defparam \core/n13448_s2 .INIT=8'hCA;
LUT3 \core/n13449_s2  (
	.I0(\core/n12788_1 ),
	.I1(\core/n13019_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13449_5 )
);
defparam \core/n13449_s2 .INIT=8'hCA;
LUT3 \core/n13450_s2  (
	.I0(\core/n12789_1 ),
	.I1(\core/n13020_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13450_5 )
);
defparam \core/n13450_s2 .INIT=8'hCA;
LUT3 \core/n13451_s2  (
	.I0(\core/n12790_1 ),
	.I1(\core/n13021_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13451_5 )
);
defparam \core/n13451_s2 .INIT=8'hCA;
LUT3 \core/n13452_s2  (
	.I0(\core/n12791_1 ),
	.I1(\core/n13022_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13452_5 )
);
defparam \core/n13452_s2 .INIT=8'hCA;
LUT3 \core/n13453_s2  (
	.I0(\core/n12792_1 ),
	.I1(\core/n13023_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13453_5 )
);
defparam \core/n13453_s2 .INIT=8'hCA;
LUT3 \core/n13454_s2  (
	.I0(\core/n12793_1 ),
	.I1(\core/n13024_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13454_5 )
);
defparam \core/n13454_s2 .INIT=8'hCA;
LUT3 \core/n13455_s2  (
	.I0(\core/n12794_1 ),
	.I1(\core/n13025_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13455_5 )
);
defparam \core/n13455_s2 .INIT=8'hCA;
LUT3 \core/n13456_s2  (
	.I0(\core/n12795_1 ),
	.I1(\core/n13026_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13456_5 )
);
defparam \core/n13456_s2 .INIT=8'hCA;
LUT3 \core/n13457_s2  (
	.I0(\core/n12796_1 ),
	.I1(\core/n13027_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13457_5 )
);
defparam \core/n13457_s2 .INIT=8'hCA;
LUT3 \core/n13458_s2  (
	.I0(\core/n12797_1 ),
	.I1(\core/n13028_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13458_5 )
);
defparam \core/n13458_s2 .INIT=8'hCA;
LUT3 \core/n13459_s2  (
	.I0(\core/n12798_1 ),
	.I1(\core/n13029_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13459_5 )
);
defparam \core/n13459_s2 .INIT=8'hCA;
LUT3 \core/n13460_s2  (
	.I0(\core/n12799_1 ),
	.I1(\core/n13030_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13460_5 )
);
defparam \core/n13460_s2 .INIT=8'hCA;
LUT3 \core/n13461_s2  (
	.I0(\core/n12800_1 ),
	.I1(\core/n13031_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13461_5 )
);
defparam \core/n13461_s2 .INIT=8'hCA;
LUT3 \core/n13462_s2  (
	.I0(\core/n12801_1 ),
	.I1(\core/n13032_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13462_5 )
);
defparam \core/n13462_s2 .INIT=8'hCA;
LUT3 \core/n13463_s2  (
	.I0(\core/n12802_1 ),
	.I1(\core/n13033_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13463_5 )
);
defparam \core/n13463_s2 .INIT=8'hCA;
LUT3 \core/n13464_s2  (
	.I0(\core/n12803_4 ),
	.I1(\core/n13034_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13464_5 )
);
defparam \core/n13464_s2 .INIT=8'hCA;
LUT3 \core/n13465_s2  (
	.I0(\core/n12804_1 ),
	.I1(\core/n13035_1 ),
	.I2(\core/n13435_9 ),
	.F(\core/n13465_5 )
);
defparam \core/n13465_s2 .INIT=8'hCA;
LUT2 \core/n22964_s1  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/n23373_8 ),
	.F(\core/n22964_4 )
);
defparam \core/n22964_s1 .INIT=4'h8;
LUT4 \core/n22998_s1  (
	.I0(\core/n22998_6 ),
	.I1(\core/n22998_7 ),
	.I2(\core/n22998_8 ),
	.I3(\core/n22998_9 ),
	.F(\core/n22998_4 )
);
defparam \core/n22998_s1 .INIT=16'h8000;
LUT4 \core/n22998_s2  (
	.I0(\core/n22998_10 ),
	.I1(\core/n22998_11 ),
	.I2(\core/n22998_12 ),
	.I3(\core/n22998_13 ),
	.F(\core/n22998_5 )
);
defparam \core/n22998_s2 .INIT=16'h8000;
LUT2 \core/n23160_s1  (
	.I0(\core/n23160_5 ),
	.I1(\core/n23160_6 ),
	.F(\core/n23160_4 )
);
defparam \core/n23160_s1 .INIT=4'h8;
LUT4 \core/n23364_s1  (
	.I0(\core/mem_wordsize [1]),
	.I1(n519_5),
	.I2(\core/n11539_8 ),
	.I3(\core/n23364_6 ),
	.F(\core/n23364_4 )
);
defparam \core/n23364_s1 .INIT=16'h0001;
LUT4 \core/n16134_s1  (
	.I0(\core/alu_out_0_12 ),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/cpu_state.cpu_state_exec ),
	.I3(\core/n16134_5 ),
	.F(\core/n16134_4 )
);
defparam \core/n16134_s1 .INIT=16'h4F00;
LUT3 \core/mem_la_wdata_31_s6  (
	.I0(\core/reg_op2 [31]),
	.I1(\core/reg_op2 [7]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata_31_11 )
);
defparam \core/mem_la_wdata_31_s6 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_30_s6  (
	.I0(\core/reg_op2 [30]),
	.I1(\core/reg_op2 [14]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_30_11 )
);
defparam \core/mem_la_wdata_30_s6 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_29_s6  (
	.I0(\core/reg_op2 [29]),
	.I1(\core/reg_op2 [13]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_29_11 )
);
defparam \core/mem_la_wdata_29_s6 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_28_s6  (
	.I0(\core/reg_op2 [28]),
	.I1(\core/reg_op2 [12]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_28_11 )
);
defparam \core/mem_la_wdata_28_s6 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_27_s6  (
	.I0(\core/reg_op2 [27]),
	.I1(\core/reg_op2 [11]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_27_11 )
);
defparam \core/mem_la_wdata_27_s6 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_26_s6  (
	.I0(\core/reg_op2 [26]),
	.I1(\core/reg_op2 [10]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_26_11 )
);
defparam \core/mem_la_wdata_26_s6 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_25_s6  (
	.I0(\core/reg_op2 [25]),
	.I1(\core/reg_op2 [9]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_25_11 )
);
defparam \core/mem_la_wdata_25_s6 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_24_s6  (
	.I0(\core/reg_op2 [24]),
	.I1(\core/reg_op2 [8]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_24_11 )
);
defparam \core/mem_la_wdata_24_s6 .INIT=8'hCA;
LUT2 \core/n2528_s7  (
	.I0(\core/mem_state [0]),
	.I1(\core/mem_state [1]),
	.F(\core/n2528_11 )
);
defparam \core/n2528_s7 .INIT=4'h1;
LUT4 \core/n5772_s4  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n5332_4 ),
	.I3(\core/n5317_4 ),
	.F(\core/n5772_7 )
);
defparam \core/n5772_s4 .INIT=16'h0100;
LUT4 \core/n5772_s5  (
	.I0(\core/n5771_8 ),
	.I1(\core/n2222_11 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n5772_11 ),
	.F(\core/n5772_8 )
);
defparam \core/n5772_s5 .INIT=16'h1000;
LUT2 \core/n5769_s3  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5752_4 ),
	.F(\core/n5769_6 )
);
defparam \core/n5769_s3 .INIT=4'h4;
LUT4 \core/n5769_s4  (
	.I0(\core/mem_rdata_latched_0_5 ),
	.I1(\core/n5332_13 ),
	.I2(\core/n5332_8 ),
	.I3(\core/mem_rdata_latched_0_6 ),
	.F(\core/n5769_7 )
);
defparam \core/n5769_s4 .INIT=16'h0100;
LUT2 \core/wr_dcsr_ena_s4  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.F(\core/wr_dcsr_ena_6 )
);
defparam \core/wr_dcsr_ena_s4 .INIT=4'h1;
LUT2 \core/n15970_s5  (
	.I0(\core/next_irq_pending [0]),
	.I1(\core/next_irq_pending [2]),
	.F(\core/n15970_9 )
);
defparam \core/n15970_s5 .INIT=4'h1;
LUT4 \core/mem_do_prefetch_s3  (
	.I0(\core/instr_waitirq ),
	.I1(\core/instr_jal ),
	.I2(\core/decoder_trigger ),
	.I3(\core/n23373_8 ),
	.F(\core/mem_do_prefetch_7 )
);
defparam \core/mem_do_prefetch_s3 .INIT=16'h1000;
LUT4 \core/mem_16bit_buffer_15_s4  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/n2421_16 ),
	.I2(\core/mem_16bit_buffer_15_9 ),
	.I3(\core/mem_la_read_4 ),
	.F(\core/mem_16bit_buffer_15_8 )
);
defparam \core/mem_16bit_buffer_15_s4 .INIT=16'hBBF0;
LUT4 \core/csr_mepc_31_s4  (
	.I0(\core/instr_ecall_ebreak ),
	.I1(\core/next_irq_pending [2]),
	.I2(\core/n15195_9 ),
	.I3(\core/n11326_3 ),
	.F(\core/csr_mepc_31_9 )
);
defparam \core/csr_mepc_31_s4 .INIT=16'h001F;
LUT4 \core/csr_mepc_31_s5  (
	.I0(\core/n12745_10 ),
	.I1(\core/n15970_9 ),
	.I2(\core/csr_mepc_31_11 ),
	.I3(\core/cpu_state.cpu_state_trap ),
	.F(\core/csr_mepc_31_10 )
);
defparam \core/csr_mepc_31_s5 .INIT=16'h007F;
LUT2 \core/mem_wordsize_1_s4  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.F(\core/mem_wordsize_1_8 )
);
defparam \core/mem_wordsize_1_s4 .INIT=4'h1;
LUT2 \core/reg_op2_31_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/reg_op2_31_7 )
);
defparam \core/reg_op2_31_s3 .INIT=4'h1;
LUT2 \core/n6160_s6  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.F(\core/n6160_10 )
);
defparam \core/n6160_s6 .INIT=4'h1;
LUT3 \core/n6160_s7  (
	.I0(\core/decoded_imm_uj [31]),
	.I1(\core/instr_jal ),
	.I2(\core/n6193_13 ),
	.F(\core/n6160_11 )
);
defparam \core/n6160_s7 .INIT=8'h07;
LUT2 \core/n6193_s7  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [19]),
	.F(\core/n6193_11 )
);
defparam \core/n6193_s7 .INIT=4'h8;
LUT2 \core/n6196_s6  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [18]),
	.F(\core/n6196_10 )
);
defparam \core/n6196_s6 .INIT=4'h8;
LUT2 \core/n6199_s6  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [17]),
	.F(\core/n6199_10 )
);
defparam \core/n6199_s6 .INIT=4'h8;
LUT2 \core/n6202_s6  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [16]),
	.F(\core/n6202_10 )
);
defparam \core/n6202_s6 .INIT=4'h8;
LUT2 \core/n6205_s6  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [15]),
	.F(\core/n6205_10 )
);
defparam \core/n6205_s6 .INIT=4'h8;
LUT2 \core/n6208_s6  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [14]),
	.F(\core/n6208_10 )
);
defparam \core/n6208_s6 .INIT=4'h8;
LUT2 \core/n6211_s6  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [13]),
	.F(\core/n6211_10 )
);
defparam \core/n6211_s6 .INIT=4'h8;
LUT2 \core/n6214_s6  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [12]),
	.F(\core/n6214_10 )
);
defparam \core/n6214_s6 .INIT=4'h8;
LUT3 \core/n6217_s6  (
	.I0(\core/instr_jalr ),
	.I1(\core/is_lb_lh_lw_lbu_lhu ),
	.I2(\core/is_alu_reg_imm ),
	.F(\core/n6217_10 )
);
defparam \core/n6217_s6 .INIT=8'h01;
LUT4 \core/n6217_s7  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [11]),
	.I2(\core/mem_rdata_q [7]),
	.I3(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.F(\core/n6217_11 )
);
defparam \core/n6217_s7 .INIT=16'h0777;
LUT4 \core/n6249_s7  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/mem_rdata_q [7]),
	.I2(\core/mem_rdata_q [15]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6249_11 )
);
defparam \core/n6249_s7 .INIT=16'h0777;
LUT4 \core/alu_out_31_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [31]),
	.I2(\core/reg_op1 [31]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_31_12 )
);
defparam \core/alu_out_31_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_31_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [31]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [31]),
	.F(\core/alu_out_31_13 )
);
defparam \core/alu_out_31_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_30_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [30]),
	.I2(\core/reg_op1 [30]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_30_12 )
);
defparam \core/alu_out_30_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_30_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [30]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [30]),
	.F(\core/alu_out_30_13 )
);
defparam \core/alu_out_30_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_29_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [29]),
	.I2(\core/reg_op1 [29]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_29_12 )
);
defparam \core/alu_out_29_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_29_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [29]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [29]),
	.F(\core/alu_out_29_13 )
);
defparam \core/alu_out_29_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_28_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [28]),
	.I2(\core/reg_op1 [28]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_28_12 )
);
defparam \core/alu_out_28_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_28_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [28]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [28]),
	.F(\core/alu_out_28_13 )
);
defparam \core/alu_out_28_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_27_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [27]),
	.I2(\core/reg_op1 [27]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_27_12 )
);
defparam \core/alu_out_27_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_27_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [27]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [27]),
	.F(\core/alu_out_27_13 )
);
defparam \core/alu_out_27_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_26_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [26]),
	.I2(\core/reg_op1 [26]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_26_12 )
);
defparam \core/alu_out_26_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_26_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [26]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [26]),
	.F(\core/alu_out_26_13 )
);
defparam \core/alu_out_26_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_25_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [25]),
	.I2(\core/reg_op1 [25]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_25_12 )
);
defparam \core/alu_out_25_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_25_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [25]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [25]),
	.F(\core/alu_out_25_13 )
);
defparam \core/alu_out_25_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_24_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [24]),
	.I2(\core/reg_op1 [24]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_24_12 )
);
defparam \core/alu_out_24_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_24_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [24]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [24]),
	.F(\core/alu_out_24_13 )
);
defparam \core/alu_out_24_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_23_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [23]),
	.I2(\core/reg_op1 [23]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_23_12 )
);
defparam \core/alu_out_23_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_23_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [23]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [23]),
	.F(\core/alu_out_23_13 )
);
defparam \core/alu_out_23_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_22_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [22]),
	.I2(\core/reg_op1 [22]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_22_12 )
);
defparam \core/alu_out_22_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_22_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [22]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [22]),
	.F(\core/alu_out_22_13 )
);
defparam \core/alu_out_22_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_21_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [21]),
	.I2(\core/reg_op1 [21]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_21_12 )
);
defparam \core/alu_out_21_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_21_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [21]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [21]),
	.F(\core/alu_out_21_13 )
);
defparam \core/alu_out_21_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_20_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [20]),
	.I2(\core/reg_op1 [20]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_20_12 )
);
defparam \core/alu_out_20_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_20_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [20]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [20]),
	.F(\core/alu_out_20_13 )
);
defparam \core/alu_out_20_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_19_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [19]),
	.I2(\core/reg_op1 [19]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_19_12 )
);
defparam \core/alu_out_19_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_19_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [19]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [19]),
	.F(\core/alu_out_19_13 )
);
defparam \core/alu_out_19_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_18_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [18]),
	.I2(\core/reg_op1 [18]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_18_12 )
);
defparam \core/alu_out_18_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_18_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [18]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [18]),
	.F(\core/alu_out_18_13 )
);
defparam \core/alu_out_18_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_17_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [17]),
	.I2(\core/reg_op1 [17]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_17_12 )
);
defparam \core/alu_out_17_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_17_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [17]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [17]),
	.F(\core/alu_out_17_13 )
);
defparam \core/alu_out_17_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_16_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [16]),
	.I2(\core/reg_op1 [16]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_16_12 )
);
defparam \core/alu_out_16_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_16_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [16]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [16]),
	.F(\core/alu_out_16_13 )
);
defparam \core/alu_out_16_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_15_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [15]),
	.I2(\core/reg_op1 [15]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_15_12 )
);
defparam \core/alu_out_15_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_15_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [15]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [15]),
	.F(\core/alu_out_15_13 )
);
defparam \core/alu_out_15_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_14_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [14]),
	.I2(\core/reg_op1 [14]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_14_12 )
);
defparam \core/alu_out_14_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_14_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [14]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [14]),
	.F(\core/alu_out_14_13 )
);
defparam \core/alu_out_14_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_13_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [13]),
	.I2(\core/reg_op1 [13]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_13_12 )
);
defparam \core/alu_out_13_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_13_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [13]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [13]),
	.F(\core/alu_out_13_13 )
);
defparam \core/alu_out_13_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_12_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [12]),
	.I2(\core/reg_op1 [12]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_12_12 )
);
defparam \core/alu_out_12_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_12_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [12]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [12]),
	.F(\core/alu_out_12_13 )
);
defparam \core/alu_out_12_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_11_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [11]),
	.I2(\core/reg_op1 [11]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_11_12 )
);
defparam \core/alu_out_11_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_11_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [11]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [11]),
	.F(\core/alu_out_11_13 )
);
defparam \core/alu_out_11_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_10_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [10]),
	.I2(\core/reg_op1 [10]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_10_12 )
);
defparam \core/alu_out_10_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_10_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [10]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [10]),
	.F(\core/alu_out_10_13 )
);
defparam \core/alu_out_10_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_9_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [9]),
	.I2(\core/reg_op1 [9]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_9_12 )
);
defparam \core/alu_out_9_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_9_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [9]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [9]),
	.F(\core/alu_out_9_13 )
);
defparam \core/alu_out_9_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_8_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [8]),
	.I2(\core/reg_op1 [8]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_8_12 )
);
defparam \core/alu_out_8_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_8_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [8]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [8]),
	.F(\core/alu_out_8_13 )
);
defparam \core/alu_out_8_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_7_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [7]),
	.I2(\core/reg_op1 [7]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_7_12 )
);
defparam \core/alu_out_7_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_7_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [7]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [7]),
	.F(\core/alu_out_7_13 )
);
defparam \core/alu_out_7_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_6_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [6]),
	.I2(\core/reg_op1 [6]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_6_12 )
);
defparam \core/alu_out_6_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_6_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [6]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [6]),
	.F(\core/alu_out_6_13 )
);
defparam \core/alu_out_6_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_5_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [5]),
	.I2(\core/reg_op1 [5]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_5_12 )
);
defparam \core/alu_out_5_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_5_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [5]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [5]),
	.F(\core/alu_out_5_13 )
);
defparam \core/alu_out_5_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_4_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [4]),
	.I2(\core/reg_op1 [4]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_4_12 )
);
defparam \core/alu_out_4_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_4_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [4]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [4]),
	.F(\core/alu_out_4_13 )
);
defparam \core/alu_out_4_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_3_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [3]),
	.I2(\core/reg_op1 [3]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_3_12 )
);
defparam \core/alu_out_3_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_3_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [3]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [3]),
	.F(\core/alu_out_3_13 )
);
defparam \core/alu_out_3_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_2_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [2]),
	.I2(\core/reg_op1 [2]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_2_12 )
);
defparam \core/alu_out_2_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_2_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [2]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [2]),
	.F(\core/alu_out_2_13 )
);
defparam \core/alu_out_2_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_1_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op1 [1]),
	.I2(\core/reg_op2 [1]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_1_12 )
);
defparam \core/alu_out_1_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_1_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [1]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [1]),
	.F(\core/alu_out_1_13 )
);
defparam \core/alu_out_1_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_0_s8  (
	.I0(\core/instr_beq ),
	.I1(\core/instr_bne ),
	.I2(\core/n7124_1_COUT ),
	.I3(\core/alu_out_0_14 ),
	.F(\core/alu_out_0_12 )
);
defparam \core/alu_out_0_s8 .INIT=16'h3500;
LUT4 \core/alu_out_0_s9  (
	.I0(\core/alu_add_sub [0]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_0_15 ),
	.I3(\core/alu_out_0_16 ),
	.F(\core/alu_out_0_13 )
);
defparam \core/alu_out_0_s9 .INIT=16'h0007;
LUT2 \core/cpuregs_wrdata_31_s6  (
	.I0(\core/latched_branch ),
	.I1(\core/latched_store ),
	.F(\core/cpuregs_wrdata_31_10 )
);
defparam \core/cpuregs_wrdata_31_s6 .INIT=4'h4;
LUT3 \core/cpuregs_wrdata_31_s7  (
	.I0(\core/alu_out_q [31]),
	.I1(\core/reg_out [31]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_31_11 )
);
defparam \core/cpuregs_wrdata_31_s7 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_31_s8  (
	.I0(irq_mask_o_Z[31]),
	.I1(\core/next_irq_pending [31]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_31_12 )
);
defparam \core/cpuregs_wrdata_31_s8 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_31_s9  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [31]),
	.I2(\core/latched_branch ),
	.I3(\core/n7360_1 ),
	.F(\core/cpuregs_wrdata_31_13 )
);
defparam \core/cpuregs_wrdata_31_s9 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_30_s6  (
	.I0(\core/alu_out_q [30]),
	.I1(\core/reg_out [30]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_30_10 )
);
defparam \core/cpuregs_wrdata_30_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_30_s7  (
	.I0(irq_mask_o_Z[30]),
	.I1(\core/next_irq_pending [30]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_30_11 )
);
defparam \core/cpuregs_wrdata_30_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_30_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [30]),
	.I2(\core/latched_branch ),
	.I3(\core/n7361_1 ),
	.F(\core/cpuregs_wrdata_30_12 )
);
defparam \core/cpuregs_wrdata_30_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_29_s6  (
	.I0(\core/alu_out_q [29]),
	.I1(\core/reg_out [29]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_29_10 )
);
defparam \core/cpuregs_wrdata_29_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_29_s7  (
	.I0(irq_mask_o_Z[29]),
	.I1(\core/next_irq_pending [29]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_29_11 )
);
defparam \core/cpuregs_wrdata_29_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_29_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [29]),
	.I2(\core/latched_branch ),
	.I3(\core/n7362_1 ),
	.F(\core/cpuregs_wrdata_29_12 )
);
defparam \core/cpuregs_wrdata_29_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_28_s6  (
	.I0(\core/alu_out_q [28]),
	.I1(\core/reg_out [28]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_28_10 )
);
defparam \core/cpuregs_wrdata_28_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_28_s7  (
	.I0(irq_mask_o_Z[28]),
	.I1(\core/next_irq_pending [28]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_28_11 )
);
defparam \core/cpuregs_wrdata_28_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_28_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [28]),
	.I2(\core/latched_branch ),
	.I3(\core/n7363_1 ),
	.F(\core/cpuregs_wrdata_28_12 )
);
defparam \core/cpuregs_wrdata_28_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_27_s6  (
	.I0(\core/alu_out_q [27]),
	.I1(\core/reg_out [27]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_27_10 )
);
defparam \core/cpuregs_wrdata_27_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_27_s7  (
	.I0(irq_mask_o_Z[27]),
	.I1(\core/next_irq_pending [27]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_27_11 )
);
defparam \core/cpuregs_wrdata_27_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_27_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [27]),
	.I2(\core/latched_branch ),
	.I3(\core/n7364_1 ),
	.F(\core/cpuregs_wrdata_27_12 )
);
defparam \core/cpuregs_wrdata_27_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_26_s6  (
	.I0(\core/alu_out_q [26]),
	.I1(\core/reg_out [26]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_26_10 )
);
defparam \core/cpuregs_wrdata_26_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_26_s7  (
	.I0(irq_mask_o_Z[26]),
	.I1(\core/next_irq_pending [26]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_26_11 )
);
defparam \core/cpuregs_wrdata_26_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_26_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [26]),
	.I2(\core/latched_branch ),
	.I3(\core/n7365_1 ),
	.F(\core/cpuregs_wrdata_26_12 )
);
defparam \core/cpuregs_wrdata_26_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_25_s6  (
	.I0(\core/alu_out_q [25]),
	.I1(\core/reg_out [25]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_25_10 )
);
defparam \core/cpuregs_wrdata_25_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_25_s7  (
	.I0(irq_mask_o_Z[25]),
	.I1(\core/next_irq_pending [25]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_25_11 )
);
defparam \core/cpuregs_wrdata_25_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_25_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [25]),
	.I2(\core/latched_branch ),
	.I3(\core/n7366_1 ),
	.F(\core/cpuregs_wrdata_25_12 )
);
defparam \core/cpuregs_wrdata_25_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_24_s6  (
	.I0(\core/alu_out_q [24]),
	.I1(\core/reg_out [24]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_24_10 )
);
defparam \core/cpuregs_wrdata_24_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_24_s7  (
	.I0(irq_mask_o_Z[24]),
	.I1(\core/next_irq_pending [24]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_24_11 )
);
defparam \core/cpuregs_wrdata_24_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_24_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [24]),
	.I2(\core/latched_branch ),
	.I3(\core/n7367_1 ),
	.F(\core/cpuregs_wrdata_24_12 )
);
defparam \core/cpuregs_wrdata_24_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_23_s6  (
	.I0(\core/alu_out_q [23]),
	.I1(\core/reg_out [23]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_23_10 )
);
defparam \core/cpuregs_wrdata_23_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_23_s7  (
	.I0(irq_mask_o_Z[23]),
	.I1(\core/next_irq_pending [23]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_23_11 )
);
defparam \core/cpuregs_wrdata_23_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_23_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [23]),
	.I2(\core/latched_branch ),
	.I3(\core/n7368_1 ),
	.F(\core/cpuregs_wrdata_23_12 )
);
defparam \core/cpuregs_wrdata_23_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_22_s6  (
	.I0(\core/alu_out_q [22]),
	.I1(\core/reg_out [22]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_22_10 )
);
defparam \core/cpuregs_wrdata_22_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_22_s7  (
	.I0(irq_mask_o_Z[22]),
	.I1(\core/next_irq_pending [22]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_22_11 )
);
defparam \core/cpuregs_wrdata_22_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_22_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [22]),
	.I2(\core/latched_branch ),
	.I3(\core/n7369_1 ),
	.F(\core/cpuregs_wrdata_22_12 )
);
defparam \core/cpuregs_wrdata_22_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_21_s6  (
	.I0(\core/alu_out_q [21]),
	.I1(\core/reg_out [21]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_21_10 )
);
defparam \core/cpuregs_wrdata_21_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_21_s7  (
	.I0(irq_mask_o_Z[21]),
	.I1(\core/next_irq_pending [21]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_21_11 )
);
defparam \core/cpuregs_wrdata_21_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_21_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [21]),
	.I2(\core/latched_branch ),
	.I3(\core/n7370_1 ),
	.F(\core/cpuregs_wrdata_21_12 )
);
defparam \core/cpuregs_wrdata_21_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_20_s6  (
	.I0(\core/alu_out_q [20]),
	.I1(\core/reg_out [20]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_20_10 )
);
defparam \core/cpuregs_wrdata_20_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_20_s7  (
	.I0(irq_mask_o_Z[20]),
	.I1(\core/next_irq_pending [20]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_20_11 )
);
defparam \core/cpuregs_wrdata_20_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_20_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [20]),
	.I2(\core/latched_branch ),
	.I3(\core/n7371_1 ),
	.F(\core/cpuregs_wrdata_20_12 )
);
defparam \core/cpuregs_wrdata_20_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_19_s6  (
	.I0(\core/alu_out_q [19]),
	.I1(\core/reg_out [19]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_19_10 )
);
defparam \core/cpuregs_wrdata_19_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_19_s7  (
	.I0(\core/irq_mask_o_Z_0 [19]),
	.I1(\core/next_irq_pending [19]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_19_11 )
);
defparam \core/cpuregs_wrdata_19_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_19_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [19]),
	.I2(\core/latched_branch ),
	.I3(\core/n7372_1 ),
	.F(\core/cpuregs_wrdata_19_12 )
);
defparam \core/cpuregs_wrdata_19_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_18_s6  (
	.I0(\core/alu_out_q [18]),
	.I1(\core/reg_out [18]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_18_10 )
);
defparam \core/cpuregs_wrdata_18_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_18_s7  (
	.I0(\core/irq_mask_o_Z_0 [18]),
	.I1(\core/next_irq_pending [18]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_18_11 )
);
defparam \core/cpuregs_wrdata_18_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_18_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [18]),
	.I2(\core/latched_branch ),
	.I3(\core/n7373_1 ),
	.F(\core/cpuregs_wrdata_18_12 )
);
defparam \core/cpuregs_wrdata_18_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_17_s6  (
	.I0(\core/alu_out_q [17]),
	.I1(\core/reg_out [17]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_17_10 )
);
defparam \core/cpuregs_wrdata_17_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_17_s7  (
	.I0(\core/irq_mask_o_Z_0 [17]),
	.I1(\core/next_irq_pending [17]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_17_11 )
);
defparam \core/cpuregs_wrdata_17_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_17_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [17]),
	.I2(\core/latched_branch ),
	.I3(\core/n7374_1 ),
	.F(\core/cpuregs_wrdata_17_12 )
);
defparam \core/cpuregs_wrdata_17_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_16_s6  (
	.I0(\core/alu_out_q [16]),
	.I1(\core/reg_out [16]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_16_10 )
);
defparam \core/cpuregs_wrdata_16_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_16_s7  (
	.I0(\core/irq_mask_o_Z_0 [16]),
	.I1(\core/next_irq_pending [16]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_16_11 )
);
defparam \core/cpuregs_wrdata_16_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_16_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [16]),
	.I2(\core/latched_branch ),
	.I3(\core/n7375_1 ),
	.F(\core/cpuregs_wrdata_16_12 )
);
defparam \core/cpuregs_wrdata_16_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_15_s6  (
	.I0(\core/alu_out_q [15]),
	.I1(\core/reg_out [15]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_15_10 )
);
defparam \core/cpuregs_wrdata_15_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_15_s7  (
	.I0(\core/irq_mask_o_Z_0 [15]),
	.I1(\core/next_irq_pending [15]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_15_11 )
);
defparam \core/cpuregs_wrdata_15_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_15_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [15]),
	.I2(\core/latched_branch ),
	.I3(\core/n7376_1 ),
	.F(\core/cpuregs_wrdata_15_12 )
);
defparam \core/cpuregs_wrdata_15_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_14_s6  (
	.I0(\core/alu_out_q [14]),
	.I1(\core/reg_out [14]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_14_10 )
);
defparam \core/cpuregs_wrdata_14_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_14_s7  (
	.I0(\core/irq_mask_o_Z_0 [14]),
	.I1(\core/next_irq_pending [14]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_14_11 )
);
defparam \core/cpuregs_wrdata_14_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_14_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [14]),
	.I2(\core/latched_branch ),
	.I3(\core/n7377_1 ),
	.F(\core/cpuregs_wrdata_14_12 )
);
defparam \core/cpuregs_wrdata_14_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_13_s6  (
	.I0(\core/alu_out_q [13]),
	.I1(\core/reg_out [13]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_13_10 )
);
defparam \core/cpuregs_wrdata_13_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_13_s7  (
	.I0(\core/irq_mask_o_Z_0 [13]),
	.I1(\core/next_irq_pending [13]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_13_11 )
);
defparam \core/cpuregs_wrdata_13_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_13_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [13]),
	.I2(\core/latched_branch ),
	.I3(\core/n7378_1 ),
	.F(\core/cpuregs_wrdata_13_12 )
);
defparam \core/cpuregs_wrdata_13_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_12_s6  (
	.I0(\core/alu_out_q [12]),
	.I1(\core/reg_out [12]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_12_10 )
);
defparam \core/cpuregs_wrdata_12_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_12_s7  (
	.I0(\core/irq_mask_o_Z_0 [12]),
	.I1(\core/next_irq_pending [12]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_12_11 )
);
defparam \core/cpuregs_wrdata_12_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_12_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [12]),
	.I2(\core/latched_branch ),
	.I3(\core/n7379_1 ),
	.F(\core/cpuregs_wrdata_12_12 )
);
defparam \core/cpuregs_wrdata_12_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_11_s6  (
	.I0(\core/alu_out_q [11]),
	.I1(\core/reg_out [11]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_11_10 )
);
defparam \core/cpuregs_wrdata_11_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_11_s7  (
	.I0(\core/irq_mask_o_Z_0 [11]),
	.I1(\core/next_irq_pending [11]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_11_11 )
);
defparam \core/cpuregs_wrdata_11_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_11_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [11]),
	.I2(\core/latched_branch ),
	.I3(\core/n7380_1 ),
	.F(\core/cpuregs_wrdata_11_12 )
);
defparam \core/cpuregs_wrdata_11_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_10_s6  (
	.I0(\core/alu_out_q [10]),
	.I1(\core/reg_out [10]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_10_10 )
);
defparam \core/cpuregs_wrdata_10_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_10_s7  (
	.I0(\core/irq_mask_o_Z_0 [10]),
	.I1(\core/next_irq_pending [10]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_10_11 )
);
defparam \core/cpuregs_wrdata_10_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_10_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [10]),
	.I2(\core/latched_branch ),
	.I3(\core/n7381_1 ),
	.F(\core/cpuregs_wrdata_10_12 )
);
defparam \core/cpuregs_wrdata_10_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_9_s6  (
	.I0(\core/alu_out_q [9]),
	.I1(\core/reg_out [9]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_9_10 )
);
defparam \core/cpuregs_wrdata_9_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_9_s7  (
	.I0(\core/irq_mask_o_Z_0 [9]),
	.I1(\core/next_irq_pending [9]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_9_11 )
);
defparam \core/cpuregs_wrdata_9_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_9_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [9]),
	.I2(\core/latched_branch ),
	.I3(\core/n7382_1 ),
	.F(\core/cpuregs_wrdata_9_12 )
);
defparam \core/cpuregs_wrdata_9_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_8_s6  (
	.I0(\core/alu_out_q [8]),
	.I1(\core/reg_out [8]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_8_10 )
);
defparam \core/cpuregs_wrdata_8_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_8_s7  (
	.I0(\core/irq_mask_o_Z_0 [8]),
	.I1(\core/next_irq_pending [8]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_8_11 )
);
defparam \core/cpuregs_wrdata_8_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_8_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [8]),
	.I2(\core/latched_branch ),
	.I3(\core/n7383_1 ),
	.F(\core/cpuregs_wrdata_8_12 )
);
defparam \core/cpuregs_wrdata_8_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_7_s6  (
	.I0(\core/alu_out_q [7]),
	.I1(\core/reg_out [7]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_7_10 )
);
defparam \core/cpuregs_wrdata_7_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_7_s7  (
	.I0(\core/irq_mask_o_Z_0 [7]),
	.I1(\core/next_irq_pending [7]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_7_11 )
);
defparam \core/cpuregs_wrdata_7_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_7_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [7]),
	.I2(\core/latched_branch ),
	.I3(\core/n7384_1 ),
	.F(\core/cpuregs_wrdata_7_12 )
);
defparam \core/cpuregs_wrdata_7_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_6_s6  (
	.I0(\core/alu_out_q [6]),
	.I1(\core/reg_out [6]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_6_10 )
);
defparam \core/cpuregs_wrdata_6_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_6_s7  (
	.I0(\core/irq_mask_o_Z_0 [6]),
	.I1(\core/next_irq_pending [6]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_6_11 )
);
defparam \core/cpuregs_wrdata_6_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_6_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [6]),
	.I2(\core/latched_branch ),
	.I3(\core/n7385_1 ),
	.F(\core/cpuregs_wrdata_6_12 )
);
defparam \core/cpuregs_wrdata_6_s8 .INIT=16'h0777;
LUT4 \core/cpuregs_wrdata_5_s6  (
	.I0(\core/alu_out_q [5]),
	.I1(\core/reg_out [5]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_5_10 )
);
defparam \core/cpuregs_wrdata_5_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_5_s7  (
	.I0(\core/reg_next_pc [5]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_5_11 )
);
defparam \core/cpuregs_wrdata_5_s7 .INIT=4'h8;
LUT3 \core/cpuregs_wrdata_4_s6  (
	.I0(\core/alu_out_q [4]),
	.I1(\core/reg_out [4]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_4_10 )
);
defparam \core/cpuregs_wrdata_4_s6 .INIT=8'hAC;
LUT2 \core/cpuregs_wrdata_4_s7  (
	.I0(\core/irq_state [1]),
	.I1(\core/next_irq_pending [4]),
	.F(\core/cpuregs_wrdata_4_11 )
);
defparam \core/cpuregs_wrdata_4_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_4_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [4]),
	.I2(\core/latched_branch ),
	.I3(\core/n7387_1 ),
	.F(\core/cpuregs_wrdata_4_12 )
);
defparam \core/cpuregs_wrdata_4_s8 .INIT=16'h0777;
LUT4 \core/cpuregs_wrdata_3_s7  (
	.I0(\core/cpuregs_wrdata_3_13 ),
	.I1(\core/cpuregs_wrdata_31_10 ),
	.I2(\core/reg_next_pc [3]),
	.I3(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_3_11 )
);
defparam \core/cpuregs_wrdata_3_s7 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_2_s6  (
	.I0(\core/alu_out_q [2]),
	.I1(\core/reg_out [2]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_2_10 )
);
defparam \core/cpuregs_wrdata_2_s6 .INIT=8'hAC;
LUT3 \core/cpuregs_wrdata_2_s7  (
	.I0(\core/irq_mask [2]),
	.I1(\core/next_irq_pending [2]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_2_11 )
);
defparam \core/cpuregs_wrdata_2_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_2_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [2]),
	.I2(\core/latched_branch ),
	.I3(\core/n7389_4 ),
	.F(\core/cpuregs_wrdata_2_12 )
);
defparam \core/cpuregs_wrdata_2_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_1_s6  (
	.I0(\core/alu_out_q [1]),
	.I1(\core/reg_out [1]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_1_10 )
);
defparam \core/cpuregs_wrdata_1_s6 .INIT=8'hAC;
LUT2 \core/cpuregs_wrdata_1_s7  (
	.I0(\core/irq_state [1]),
	.I1(\core/irq_pending [1]),
	.F(\core/cpuregs_wrdata_1_11 )
);
defparam \core/cpuregs_wrdata_1_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_1_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [1]),
	.I2(\core/latched_branch ),
	.I3(\core/n7390_1 ),
	.F(\core/cpuregs_wrdata_1_12 )
);
defparam \core/cpuregs_wrdata_1_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_0_s6  (
	.I0(\core/reg_out [0]),
	.I1(\core/alu_out_q [0]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_0_10 )
);
defparam \core/cpuregs_wrdata_0_s6 .INIT=8'hCA;
LUT3 \core/cpuregs_wrdata_0_s7  (
	.I0(\core/irq_mask [0]),
	.I1(\core/next_irq_pending [0]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_0_11 )
);
defparam \core/cpuregs_wrdata_0_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_0_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/latched_compr ),
	.I2(\core/latched_branch ),
	.I3(\core/reg_pc [0]),
	.F(\core/cpuregs_wrdata_0_12 )
);
defparam \core/cpuregs_wrdata_0_s8 .INIT=16'h0777;
LUT2 \core/n12634_s6  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.F(\core/n12634_10 )
);
defparam \core/n12634_s6 .INIT=4'h4;
LUT4 \core/n12634_s7  (
	.I0(\core/cpuregs_wrdata_31_11 ),
	.I1(\core/next_pc_31_4 ),
	.I2(dpc_r[31]),
	.I3(\core/n12634_15 ),
	.F(\core/n12634_11 )
);
defparam \core/n12634_s7 .INIT=16'h0777;
LUT4 \core/n12636_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[30]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [30]),
	.F(\core/n12636_10 )
);
defparam \core/n12636_s6 .INIT=16'h7077;
LUT4 \core/n12638_s6  (
	.I0(\core/cpuregs_wrdata_29_10 ),
	.I1(\core/next_pc_31_4 ),
	.I2(dpc_r[29]),
	.I3(\core/n12634_15 ),
	.F(\core/n12638_10 )
);
defparam \core/n12638_s6 .INIT=16'h0777;
LUT4 \core/n12640_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[28]),
	.I2(\core/n12640_13 ),
	.I3(\core/irq_active_12 ),
	.F(\core/n12640_10 )
);
defparam \core/n12640_s6 .INIT=16'h0007;
LUT4 \core/n12642_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[27]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [27]),
	.F(\core/n12642_10 )
);
defparam \core/n12642_s6 .INIT=16'h7077;
LUT4 \core/n12644_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[26]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [26]),
	.F(\core/n12644_10 )
);
defparam \core/n12644_s6 .INIT=16'h7077;
LUT4 \core/n12646_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[25]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [25]),
	.F(\core/n12646_10 )
);
defparam \core/n12646_s6 .INIT=16'h7077;
LUT4 \core/n12648_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[24]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [24]),
	.F(\core/n12648_10 )
);
defparam \core/n12648_s6 .INIT=16'h7077;
LUT4 \core/n12650_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[23]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [23]),
	.F(\core/n12650_10 )
);
defparam \core/n12650_s6 .INIT=16'h7077;
LUT4 \core/n12652_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[22]),
	.I2(\core/irq_active_12 ),
	.I3(\core/n12652_13 ),
	.F(\core/n12652_10 )
);
defparam \core/n12652_s6 .INIT=16'h0007;
LUT4 \core/n12654_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[21]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [21]),
	.F(\core/n12654_10 )
);
defparam \core/n12654_s6 .INIT=16'h7077;
LUT4 \core/n12656_s6  (
	.I0(\core/cpuregs_wrdata_20_10 ),
	.I1(\core/next_pc_31_4 ),
	.I2(dpc_r[20]),
	.I3(\core/n12634_15 ),
	.F(\core/n12656_10 )
);
defparam \core/n12656_s6 .INIT=16'h0777;
LUT4 \core/n12658_s6  (
	.I0(\core/cpuregs_wrdata_19_10 ),
	.I1(\core/next_pc_31_4 ),
	.I2(dpc_r[19]),
	.I3(\core/n12634_15 ),
	.F(\core/n12658_10 )
);
defparam \core/n12658_s6 .INIT=16'h0777;
LUT4 \core/n12660_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[18]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [18]),
	.F(\core/n12660_10 )
);
defparam \core/n12660_s6 .INIT=16'h7077;
LUT4 \core/n12662_s6  (
	.I0(\core/cpuregs_wrdata_17_10 ),
	.I1(\core/next_pc_31_4 ),
	.I2(dpc_r[17]),
	.I3(\core/n12634_15 ),
	.F(\core/n12662_10 )
);
defparam \core/n12662_s6 .INIT=16'h0777;
LUT4 \core/n12664_s6  (
	.I0(\core/cpuregs_wrdata_16_10 ),
	.I1(\core/next_pc_31_4 ),
	.I2(dpc_r[16]),
	.I3(\core/n12634_15 ),
	.F(\core/n12664_10 )
);
defparam \core/n12664_s6 .INIT=16'h0777;
LUT4 \core/n12666_s6  (
	.I0(\core/cpuregs_wrdata_15_10 ),
	.I1(\core/next_pc_31_4 ),
	.I2(dpc_r[15]),
	.I3(\core/n12634_15 ),
	.F(\core/n12666_10 )
);
defparam \core/n12666_s6 .INIT=16'h0777;
LUT4 \core/n12668_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[14]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [14]),
	.F(\core/n12668_10 )
);
defparam \core/n12668_s6 .INIT=16'h7077;
LUT4 \core/n12670_s6  (
	.I0(\core/cpuregs_wrdata_13_10 ),
	.I1(\core/next_pc_31_4 ),
	.I2(dpc_r[13]),
	.I3(\core/n12634_15 ),
	.F(\core/n12670_10 )
);
defparam \core/n12670_s6 .INIT=16'h0777;
LUT4 \core/n12672_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[12]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [12]),
	.F(\core/n12672_10 )
);
defparam \core/n12672_s6 .INIT=16'h7077;
LUT4 \core/n12674_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[11]),
	.I2(\core/n12674_13 ),
	.I3(\core/dbg_active_12 ),
	.F(\core/n12674_10 )
);
defparam \core/n12674_s6 .INIT=16'h0007;
LUT4 \core/n12676_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[10]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [10]),
	.F(\core/n12676_10 )
);
defparam \core/n12676_s6 .INIT=16'h7077;
LUT4 \core/n12678_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[9]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [9]),
	.F(\core/n12678_10 )
);
defparam \core/n12678_s6 .INIT=16'h7077;
LUT4 \core/n12680_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[8]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [8]),
	.F(\core/n12680_10 )
);
defparam \core/n12680_s6 .INIT=16'h7077;
LUT4 \core/n12682_s6  (
	.I0(\core/cpuregs_wrdata_7_10 ),
	.I1(\core/next_pc_31_4 ),
	.I2(dpc_r[7]),
	.I3(\core/n12634_15 ),
	.F(\core/n12682_10 )
);
defparam \core/n12682_s6 .INIT=16'h0777;
LUT4 \core/n12684_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[6]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [6]),
	.F(\core/n12684_10 )
);
defparam \core/n12684_s6 .INIT=16'h7077;
LUT4 \core/n12686_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[5]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_5_10 ),
	.F(\core/n12686_10 )
);
defparam \core/n12686_s6 .INIT=16'h0777;
LUT4 \core/n12688_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[4]),
	.I2(\core/irq_active_12 ),
	.I3(\core/n12688_13 ),
	.F(\core/n12688_10 )
);
defparam \core/n12688_s6 .INIT=16'h0007;
LUT4 \core/n12690_s6  (
	.I0(\core/cpuregs_wrdata_3_13 ),
	.I1(\core/next_pc_31_4 ),
	.I2(dpc_r[3]),
	.I3(\core/n12634_15 ),
	.F(\core/n12690_10 )
);
defparam \core/n12690_s6 .INIT=16'h0777;
LUT4 \core/n12692_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[2]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [2]),
	.F(\core/n12692_10 )
);
defparam \core/n12692_s6 .INIT=16'h7077;
LUT4 \core/n12694_s6  (
	.I0(\core/n12634_15 ),
	.I1(dpc_r[1]),
	.I2(\core/n12634_10 ),
	.I3(\core/reg_next_pc [1]),
	.F(\core/n12694_10 )
);
defparam \core/n12694_s6 .INIT=16'h7077;
LUT4 \core/n15087_s13  (
	.I0(\core/cpu_state.cpu_state_trap ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/reg_op1_31_12 ),
	.F(\core/n15087_21 )
);
defparam \core/n15087_s13 .INIT=16'h0100;
LUT4 \core/n15196_s8  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [31]),
	.I2(\core/n15196_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15196_12 )
);
defparam \core/n15196_s8 .INIT=16'h4F00;
LUT4 \core/n15196_s9  (
	.I0(mem_rdata[31]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15196_13 )
);
defparam \core/n15196_s9 .INIT=16'h8F00;
LUT4 \core/n15196_s10  (
	.I0(\core/n14361_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15196_19 ),
	.I3(\core/n15196_20 ),
	.F(\core/n15196_14 )
);
defparam \core/n15196_s10 .INIT=16'h0700;
LUT4 \core/n15197_s8  (
	.I0(mem_rdata[30]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15197_12 )
);
defparam \core/n15197_s8 .INIT=16'h8F00;
LUT4 \core/n15197_s9  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [30]),
	.I2(\core/reg_op1 [30]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15197_13 )
);
defparam \core/n15197_s9 .INIT=16'h0777;
LUT4 \core/n15197_s10  (
	.I0(\core/n14362_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15197_15 ),
	.I3(\core/n15197_16 ),
	.F(\core/n15197_14 )
);
defparam \core/n15197_s10 .INIT=16'h0007;
LUT4 \core/n15198_s8  (
	.I0(mem_rdata[29]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15198_12 )
);
defparam \core/n15198_s8 .INIT=16'h8F00;
LUT4 \core/n15198_s9  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [29]),
	.I2(\core/n15198_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15198_13 )
);
defparam \core/n15198_s9 .INIT=16'h4F00;
LUT4 \core/n15198_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [29]),
	.I2(\core/n15198_16 ),
	.I3(\core/n15198_17 ),
	.F(\core/n15198_14 )
);
defparam \core/n15198_s10 .INIT=16'h0700;
LUT4 \core/n15199_s8  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [28]),
	.I2(\core/n15199_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15199_12 )
);
defparam \core/n15199_s8 .INIT=16'h4F00;
LUT4 \core/n15199_s9  (
	.I0(mem_rdata[28]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15199_13 )
);
defparam \core/n15199_s9 .INIT=16'h8F00;
LUT4 \core/n15199_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [28]),
	.I2(\core/n15199_16 ),
	.I3(\core/n15199_17 ),
	.F(\core/n15199_14 )
);
defparam \core/n15199_s10 .INIT=16'h0700;
LUT4 \core/n15200_s8  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [27]),
	.I2(\core/n15200_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15200_12 )
);
defparam \core/n15200_s8 .INIT=16'h4F00;
LUT4 \core/n15200_s9  (
	.I0(mem_rdata[27]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15200_13 )
);
defparam \core/n15200_s9 .INIT=16'h8F00;
LUT4 \core/n15200_s10  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [27]),
	.I2(\core/n15200_16 ),
	.I3(\core/n15200_17 ),
	.F(\core/n15200_14 )
);
defparam \core/n15200_s10 .INIT=16'h0700;
LUT4 \core/n15201_s8  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [26]),
	.I2(\core/n15201_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15201_12 )
);
defparam \core/n15201_s8 .INIT=16'h4F00;
LUT4 \core/n15201_s9  (
	.I0(mem_rdata[26]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15201_13 )
);
defparam \core/n15201_s9 .INIT=16'h8F00;
LUT4 \core/n15202_s8  (
	.I0(mem_rdata[25]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15202_12 )
);
defparam \core/n15202_s8 .INIT=16'h8F00;
LUT4 \core/n15202_s9  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [25]),
	.I2(\core/n15202_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15202_13 )
);
defparam \core/n15202_s9 .INIT=16'h4F00;
LUT4 \core/n15202_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [25]),
	.I2(\core/n15202_16 ),
	.I3(\core/n15202_17 ),
	.F(\core/n15202_14 )
);
defparam \core/n15202_s10 .INIT=16'h0700;
LUT4 \core/n15203_s8  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [24]),
	.I2(\core/n15203_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15203_12 )
);
defparam \core/n15203_s8 .INIT=16'h4F00;
LUT4 \core/n15203_s9  (
	.I0(mem_rdata[24]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15203_13 )
);
defparam \core/n15203_s9 .INIT=16'h8F00;
LUT4 \core/n15204_s8  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [23]),
	.I2(\core/n15204_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15204_12 )
);
defparam \core/n15204_s8 .INIT=16'h4F00;
LUT4 \core/n15204_s9  (
	.I0(mem_rdata[23]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15204_13 )
);
defparam \core/n15204_s9 .INIT=16'h8F00;
LUT4 \core/n15204_s10  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [23]),
	.I2(\core/n15204_16 ),
	.I3(\core/n15204_17 ),
	.F(\core/n15204_14 )
);
defparam \core/n15204_s10 .INIT=16'h0700;
LUT4 \core/n15205_s8  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [22]),
	.I2(\core/n15205_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15205_12 )
);
defparam \core/n15205_s8 .INIT=16'h4F00;
LUT4 \core/n15205_s9  (
	.I0(mem_rdata[22]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15205_13 )
);
defparam \core/n15205_s9 .INIT=16'h8F00;
LUT4 \core/n15205_s10  (
	.I0(\core/n14370_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15205_16 ),
	.I3(\core/n15205_17 ),
	.F(\core/n15205_14 )
);
defparam \core/n15205_s10 .INIT=16'h0700;
LUT4 \core/n15206_s8  (
	.I0(mem_rdata[21]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15206_12 )
);
defparam \core/n15206_s8 .INIT=16'h8F00;
LUT4 \core/n15206_s9  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [21]),
	.I2(\core/n15206_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15206_13 )
);
defparam \core/n15206_s9 .INIT=16'h4F00;
LUT4 \core/n15206_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [21]),
	.I2(\core/n15206_16 ),
	.I3(\core/n15206_17 ),
	.F(\core/n15206_14 )
);
defparam \core/n15206_s10 .INIT=16'h0700;
LUT4 \core/n15207_s8  (
	.I0(mem_rdata[20]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15207_12 )
);
defparam \core/n15207_s8 .INIT=16'h8F00;
LUT4 \core/n15207_s9  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [20]),
	.I2(\core/n15207_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15207_13 )
);
defparam \core/n15207_s9 .INIT=16'h4F00;
LUT4 \core/n15207_s10  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [20]),
	.I2(\core/n15207_16 ),
	.I3(\core/n15207_17 ),
	.F(\core/n15207_14 )
);
defparam \core/n15207_s10 .INIT=16'h0700;
LUT4 \core/n15208_s8  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [19]),
	.I2(\core/n15208_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15208_12 )
);
defparam \core/n15208_s8 .INIT=16'h4F00;
LUT4 \core/n15208_s9  (
	.I0(mem_rdata[19]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15208_13 )
);
defparam \core/n15208_s9 .INIT=16'h8F00;
LUT4 \core/n15208_s10  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [19]),
	.I2(\core/n15208_16 ),
	.I3(\core/n15208_17 ),
	.F(\core/n15208_14 )
);
defparam \core/n15208_s10 .INIT=16'h0700;
LUT4 \core/n15209_s8  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [18]),
	.I2(\core/n15209_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15209_12 )
);
defparam \core/n15209_s8 .INIT=16'h4F00;
LUT4 \core/n15209_s9  (
	.I0(mem_rdata[18]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15209_13 )
);
defparam \core/n15209_s9 .INIT=16'h8F00;
LUT4 \core/n15209_s10  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [18]),
	.I2(\core/n15209_16 ),
	.I3(\core/n15209_17 ),
	.F(\core/n15209_14 )
);
defparam \core/n15209_s10 .INIT=16'h0700;
LUT4 \core/n15210_s8  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [17]),
	.I2(\core/n15210_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15210_12 )
);
defparam \core/n15210_s8 .INIT=16'h4F00;
LUT4 \core/n15210_s9  (
	.I0(mem_rdata[17]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15210_13 )
);
defparam \core/n15210_s9 .INIT=16'h8F00;
LUT4 \core/n15210_s10  (
	.I0(\core/n14375_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15210_16 ),
	.I3(\core/n15210_17 ),
	.F(\core/n15210_14 )
);
defparam \core/n15210_s10 .INIT=16'h0700;
LUT4 \core/n15211_s8  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/n15211_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15211_12 )
);
defparam \core/n15211_s8 .INIT=16'h4F00;
LUT4 \core/n15211_s9  (
	.I0(mem_rdata[16]),
	.I1(\core/n15196_17 ),
	.I2(\core/n15196_18 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15211_13 )
);
defparam \core/n15211_s9 .INIT=16'h8F00;
LUT4 \core/n15211_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [16]),
	.I2(\core/n15211_16 ),
	.I3(\core/n15211_17 ),
	.F(\core/n15211_14 )
);
defparam \core/n15211_s10 .INIT=16'h0700;
LUT4 \core/n15212_s8  (
	.I0(\core/n15212_15 ),
	.I1(\core/n15220_12 ),
	.I2(\core/latched_is_lb ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15212_12 )
);
defparam \core/n15212_s8 .INIT=16'h3A00;
LUT4 \core/n15212_s9  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [15]),
	.I2(\core/n15212_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15212_13 )
);
defparam \core/n15212_s9 .INIT=16'h4F00;
LUT4 \core/n15212_s10  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [15]),
	.I2(\core/n15212_17 ),
	.I3(\core/n15212_18 ),
	.F(\core/n15212_14 )
);
defparam \core/n15212_s10 .INIT=16'h0700;
LUT4 \core/n15213_s9  (
	.I0(\core/mem_rdata_latched_30_7 ),
	.I1(mem_rdata[30]),
	.I2(\core/n15213_15 ),
	.I3(\core/n15213_16 ),
	.F(\core/n15213_13 )
);
defparam \core/n15213_s9 .INIT=16'hCA00;
LUT2 \core/n15213_s10  (
	.I0(\core/n15213_17 ),
	.I1(\core/n15213_18 ),
	.F(\core/n15213_14 )
);
defparam \core/n15213_s10 .INIT=4'h4;
LUT4 \core/n15214_s8  (
	.I0(\core/mem_rdata_latched_29_21 ),
	.I1(mem_rdata[29]),
	.I2(\core/n15213_15 ),
	.I3(\core/n15213_16 ),
	.F(\core/n15214_12 )
);
defparam \core/n15214_s8 .INIT=16'hC500;
LUT2 \core/n15214_s9  (
	.I0(\core/n15214_14 ),
	.I1(\core/n15214_15 ),
	.F(\core/n15214_13 )
);
defparam \core/n15214_s9 .INIT=4'h4;
LUT4 \core/n15215_s8  (
	.I0(\core/mem_rdata_latched_28_14 ),
	.I1(mem_rdata[28]),
	.I2(\core/n15213_15 ),
	.I3(\core/n15213_16 ),
	.F(\core/n15215_12 )
);
defparam \core/n15215_s8 .INIT=16'hCA00;
LUT2 \core/n15215_s9  (
	.I0(\core/n15215_14 ),
	.I1(\core/n15215_15 ),
	.F(\core/n15215_13 )
);
defparam \core/n15215_s9 .INIT=4'h4;
LUT4 \core/n15216_s8  (
	.I0(\core/mem_rdata_latched_27_6 ),
	.I1(mem_rdata[27]),
	.I2(\core/n15213_15 ),
	.I3(\core/n15213_16 ),
	.F(\core/n15216_12 )
);
defparam \core/n15216_s8 .INIT=16'hCA00;
LUT2 \core/n15216_s9  (
	.I0(\core/n15216_14 ),
	.I1(\core/n15216_15 ),
	.F(\core/n15216_13 )
);
defparam \core/n15216_s9 .INIT=4'h4;
LUT4 \core/n15217_s8  (
	.I0(\core/mem_rdata_latched_26_7 ),
	.I1(mem_rdata[26]),
	.I2(\core/n15213_15 ),
	.I3(\core/n15213_16 ),
	.F(\core/n15217_12 )
);
defparam \core/n15217_s8 .INIT=16'hCA00;
LUT2 \core/n15217_s9  (
	.I0(\core/n15217_14 ),
	.I1(\core/n15217_15 ),
	.F(\core/n15217_13 )
);
defparam \core/n15217_s9 .INIT=4'h4;
LUT4 \core/n15218_s8  (
	.I0(\core/mem_rdata_latched_25_4 ),
	.I1(mem_rdata[25]),
	.I2(\core/n15213_15 ),
	.I3(\core/n15213_16 ),
	.F(\core/n15218_12 )
);
defparam \core/n15218_s8 .INIT=16'hCA00;
LUT2 \core/n15218_s9  (
	.I0(\core/n15218_14 ),
	.I1(\core/n15218_15 ),
	.F(\core/n15218_13 )
);
defparam \core/n15218_s9 .INIT=4'h4;
LUT4 \core/n15219_s8  (
	.I0(\core/mem_rdata_latched_24_6 ),
	.I1(mem_rdata[24]),
	.I2(\core/n15213_15 ),
	.I3(\core/n15213_16 ),
	.F(\core/n15219_12 )
);
defparam \core/n15219_s8 .INIT=16'hCA00;
LUT2 \core/n15219_s9  (
	.I0(\core/n15219_14 ),
	.I1(\core/n15219_15 ),
	.F(\core/n15219_13 )
);
defparam \core/n15219_s9 .INIT=4'h4;
LUT2 \core/n15220_s8  (
	.I0(\core/n15220_15 ),
	.I1(\core/n15220_16 ),
	.F(\core/n15220_12 )
);
defparam \core/n15220_s8 .INIT=4'h4;
LUT4 \core/n15220_s9  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [7]),
	.I2(\core/n15220_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15220_13 )
);
defparam \core/n15220_s9 .INIT=16'h4F00;
LUT4 \core/n15220_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [7]),
	.I2(\core/n15220_18 ),
	.I3(\core/n15220_19 ),
	.F(\core/n15220_14 )
);
defparam \core/n15220_s10 .INIT=16'h0700;
LUT4 \core/n15221_s8  (
	.I0(\core/n15221_15 ),
	.I1(mem_rdata[22]),
	.I2(\core/n15221_16 ),
	.I3(\core/n15221_17 ),
	.F(\core/n15221_12 )
);
defparam \core/n15221_s8 .INIT=16'h0007;
LUT4 \core/n15221_s9  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [6]),
	.I2(\core/n15221_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15221_13 )
);
defparam \core/n15221_s9 .INIT=16'hF800;
LUT4 \core/n15221_s10  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [6]),
	.I2(\core/n15221_19 ),
	.I3(\core/n15221_20 ),
	.F(\core/n15221_14 )
);
defparam \core/n15221_s10 .INIT=16'h0700;
LUT4 \core/n15222_s8  (
	.I0(\core/mem_rdata_latched_29_21 ),
	.I1(mem_rdata[29]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15222_15 ),
	.F(\core/n15222_12 )
);
defparam \core/n15222_s8 .INIT=16'hC500;
LUT4 \core/n15222_s9  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_21_20 ),
	.I2(mem_rdata[21]),
	.I3(\core/n15221_15 ),
	.F(\core/n15222_13 )
);
defparam \core/n15222_s9 .INIT=16'h0BBB;
LUT3 \core/n15222_s10  (
	.I0(\core/n15222_16 ),
	.I1(\core/n15222_17 ),
	.I2(\core/n15222_18 ),
	.F(\core/n15222_14 )
);
defparam \core/n15222_s10 .INIT=8'h10;
LUT4 \core/n15223_s8  (
	.I0(\core/mem_rdata_latched_28_14 ),
	.I1(mem_rdata[28]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15222_15 ),
	.F(\core/n15223_12 )
);
defparam \core/n15223_s8 .INIT=16'hCA00;
LUT4 \core/n15223_s9  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_20_6 ),
	.I2(mem_rdata[20]),
	.I3(\core/n15221_15 ),
	.F(\core/n15223_13 )
);
defparam \core/n15223_s9 .INIT=16'h0EEE;
LUT2 \core/n15223_s10  (
	.I0(\core/n15223_15 ),
	.I1(\core/n15223_16 ),
	.F(\core/n15223_14 )
);
defparam \core/n15223_s10 .INIT=4'h4;
LUT4 \core/n15224_s8  (
	.I0(\core/mem_rdata_latched_27_6 ),
	.I1(mem_rdata[27]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15222_15 ),
	.F(\core/n15224_12 )
);
defparam \core/n15224_s8 .INIT=16'hCA00;
LUT4 \core/n15224_s9  (
	.I0(\core/n2314_4 ),
	.I1(\core/n15224_15 ),
	.I2(mem_rdata[19]),
	.I3(\core/n15221_15 ),
	.F(\core/n15224_13 )
);
defparam \core/n15224_s9 .INIT=16'h0BBB;
LUT2 \core/n15224_s10  (
	.I0(\core/n15224_16 ),
	.I1(\core/n15224_17 ),
	.F(\core/n15224_14 )
);
defparam \core/n15224_s10 .INIT=4'h4;
LUT4 \core/n15225_s8  (
	.I0(\core/n2314_4 ),
	.I1(\core/n15225_15 ),
	.I2(\core/n15225_16 ),
	.I3(\core/n15225_17 ),
	.F(\core/n15225_12 )
);
defparam \core/n15225_s8 .INIT=16'h000E;
LUT4 \core/n15225_s9  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [2]),
	.I2(\core/n15225_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15225_13 )
);
defparam \core/n15225_s9 .INIT=16'h4F00;
LUT4 \core/n15225_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [2]),
	.I2(\core/n15225_19 ),
	.I3(\core/n15225_20 ),
	.F(\core/n15225_14 )
);
defparam \core/n15225_s10 .INIT=16'h0700;
LUT4 \core/n15226_s8  (
	.I0(\core/n15221_15 ),
	.I1(mem_rdata[17]),
	.I2(\core/n15226_15 ),
	.I3(\core/n15226_22 ),
	.F(\core/n15226_12 )
);
defparam \core/n15226_s8 .INIT=16'h0007;
LUT4 \core/n15226_s9  (
	.I0(\core/n15196_15 ),
	.I1(\core/n12434_4 ),
	.I2(\core/n15226_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15226_13 )
);
defparam \core/n15226_s9 .INIT=16'h4F00;
LUT4 \core/n15226_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/irq_pending [1]),
	.I2(\core/n15226_18 ),
	.I3(\core/n15226_19 ),
	.F(\core/n15226_14 )
);
defparam \core/n15226_s10 .INIT=16'h0700;
LUT4 \core/n15227_s8  (
	.I0(\core/instr_getq ),
	.I1(\core/instr_setq ),
	.I2(\core/cpuregs_rs1 [0]),
	.I3(\core/n15227_15 ),
	.F(\core/n15227_12 )
);
defparam \core/n15227_s8 .INIT=16'h1F00;
LUT4 \core/n15227_s9  (
	.I0(\core/n2314_4 ),
	.I1(\core/n2421_5 ),
	.I2(\core/n15227_22 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15227_13 )
);
defparam \core/n15227_s9 .INIT=16'h4F00;
LUT4 \core/n15227_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [0]),
	.I2(\core/n15227_17 ),
	.I3(\core/n15227_18 ),
	.F(\core/n15227_14 )
);
defparam \core/n15227_s10 .INIT=16'h0700;
LUT4 \core/n15527_s5  (
	.I0(\core/n15527_10 ),
	.I1(\core/cpu_state.cpu_state_shift ),
	.I2(\core/decoded_rs2 [4]),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15527_9 )
);
defparam \core/n15527_s5 .INIT=16'h0BBB;
LUT4 \core/n15528_s5  (
	.I0(\core/n15529_9 ),
	.I1(\core/reg_sh [3]),
	.I2(\core/reg_sh [2]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15528_9 )
);
defparam \core/n15528_s5 .INIT=16'hC100;
LUT2 \core/n15528_s6  (
	.I0(\core/decoded_rs2 [3]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15528_10 )
);
defparam \core/n15528_s6 .INIT=4'h8;
LUT3 \core/n15529_s5  (
	.I0(\core/reg_sh [1]),
	.I1(\core/reg_sh [0]),
	.I2(\core/n14428_24 ),
	.F(\core/n15529_9 )
);
defparam \core/n15529_s5 .INIT=8'h0E;
LUT4 \core/n15529_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_rs2 [2]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs_rs1 [2]),
	.F(\core/n15529_10 )
);
defparam \core/n15529_s6 .INIT=16'h0777;
LUT3 \core/n15530_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_rs2 [1]),
	.I2(\core/n15530_11 ),
	.F(\core/n15530_10 )
);
defparam \core/n15530_s6 .INIT=8'h07;
LUT4 \core/n15531_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs_rs1 [0]),
	.F(\core/n15531_10 )
);
defparam \core/n15531_s6 .INIT=16'h0777;
LUT3 \core/n15162_s10  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/instr_jalr ),
	.I2(\core/n15158_21 ),
	.F(\core/n15162_15 )
);
defparam \core/n15162_s10 .INIT=8'hE0;
LUT4 \core/n15162_s11  (
	.I0(\core/instr_dret ),
	.I1(\core/latched_branch ),
	.I2(\core/instr_retirq ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15162_16 )
);
defparam \core/n15162_s11 .INIT=16'hFE00;
LUT3 \core/n15158_s16  (
	.I0(\core/alu_out_0_12 ),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/cpu_state.cpu_state_exec ),
	.F(\core/n15158_21 )
);
defparam \core/n15158_s16 .INIT=8'h70;
LUT4 \core/n15158_s17  (
	.I0(\core/n15087_22 ),
	.I1(\core/n23160_20 ),
	.I2(\core/n15158_23 ),
	.I3(\core/n15158_24 ),
	.F(\core/n15158_22 )
);
defparam \core/n15158_s17 .INIT=16'h0B00;
LUT4 \core/n15170_s10  (
	.I0(\core/n15170_15 ),
	.I1(\core/instr_setq ),
	.I2(\core/latched_rd [5]),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15170_14 )
);
defparam \core/n15170_s10 .INIT=16'hFCA0;
LUT3 \core/n15305_s15  (
	.I0(\core/n15305_20 ),
	.I1(\core/reg_op1 [31]),
	.I2(\core/n15305_21 ),
	.F(\core/n15305_19 )
);
defparam \core/n15305_s15 .INIT=8'h70;
LUT2 \core/n15307_s13  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.F(\core/n15307_17 )
);
defparam \core/n15307_s13 .INIT=4'h1;
LUT4 \core/n15307_s14  (
	.I0(\core/n15307_29 ),
	.I1(\core/n15305_32 ),
	.I2(\core/n15307_20 ),
	.I3(\core/n15307_21 ),
	.F(\core/n15307_18 )
);
defparam \core/n15307_s14 .INIT=16'h0007;
LUT4 \core/n15309_s13  (
	.I0(\core/n15309_27 ),
	.I1(\core/reg_op1 [29]),
	.I2(\core/n15309_19 ),
	.I3(\core/n15309_20 ),
	.F(\core/n15309_17 )
);
defparam \core/n15309_s13 .INIT=16'h000B;
LUT4 \core/n15311_s13  (
	.I0(\core/n15311_25 ),
	.I1(\core/n15305_32 ),
	.I2(\core/n15311_19 ),
	.I3(\core/n15311_20 ),
	.F(\core/n15311_17 )
);
defparam \core/n15311_s13 .INIT=16'h0007;
LUT4 \core/n15313_s13  (
	.I0(\core/n15305_20 ),
	.I1(\core/reg_op1 [27]),
	.I2(\core/n15313_18 ),
	.I3(\core/n15313_19 ),
	.F(\core/n15313_17 )
);
defparam \core/n15313_s13 .INIT=16'h0700;
LUT4 \core/n15315_s13  (
	.I0(\core/n15305_20 ),
	.I1(\core/reg_op1 [26]),
	.I2(\core/n15315_18 ),
	.I3(\core/n15315_19 ),
	.F(\core/n15315_17 )
);
defparam \core/n15315_s13 .INIT=16'h0700;
LUT3 \core/n15317_s13  (
	.I0(\core/n15305_20 ),
	.I1(\core/reg_op1 [25]),
	.I2(\core/n15317_18 ),
	.F(\core/n15317_17 )
);
defparam \core/n15317_s13 .INIT=8'h70;
LUT3 \core/n15319_s13  (
	.I0(\core/n15305_20 ),
	.I1(\core/reg_op1 [24]),
	.I2(\core/n15319_18 ),
	.F(\core/n15319_17 )
);
defparam \core/n15319_s13 .INIT=8'h70;
LUT3 \core/n15321_s13  (
	.I0(\core/n15309_27 ),
	.I1(\core/reg_op1 [23]),
	.I2(\core/n15321_18 ),
	.F(\core/n15321_17 )
);
defparam \core/n15321_s13 .INIT=8'hB0;
LUT3 \core/n15323_s14  (
	.I0(\core/n15323_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15323_20 ),
	.F(\core/n15323_18 )
);
defparam \core/n15323_s14 .INIT=8'hB0;
LUT4 \core/n15325_s13  (
	.I0(\core/n15305_20 ),
	.I1(\core/reg_op1 [21]),
	.I2(\core/n15325_18 ),
	.I3(\core/n15325_19 ),
	.F(\core/n15325_17 )
);
defparam \core/n15325_s13 .INIT=16'h0700;
LUT3 \core/n15327_s13  (
	.I0(\core/n15309_27 ),
	.I1(\core/reg_op1 [20]),
	.I2(\core/n15327_18 ),
	.F(\core/n15327_17 )
);
defparam \core/n15327_s13 .INIT=8'hB0;
LUT3 \core/n15329_s13  (
	.I0(\core/n15309_27 ),
	.I1(\core/reg_op1 [19]),
	.I2(\core/n15329_18 ),
	.F(\core/n15329_17 )
);
defparam \core/n15329_s13 .INIT=8'hB0;
LUT3 \core/n15331_s14  (
	.I0(\core/n15331_23 ),
	.I1(\core/n14641_3 ),
	.I2(\core/n15331_20 ),
	.F(\core/n15331_18 )
);
defparam \core/n15331_s14 .INIT=8'h07;
LUT3 \core/n15333_s14  (
	.I0(\core/n15331_23 ),
	.I1(\core/n14642_3 ),
	.I2(\core/n15333_19 ),
	.F(\core/n15333_18 )
);
defparam \core/n15333_s14 .INIT=8'h07;
LUT3 \core/n15335_s13  (
	.I0(\core/n15305_20 ),
	.I1(\core/reg_op1 [16]),
	.I2(\core/n15335_18 ),
	.F(\core/n15335_17 )
);
defparam \core/n15335_s13 .INIT=8'h70;
LUT3 \core/n15337_s13  (
	.I0(\core/n15305_20 ),
	.I1(\core/reg_op1 [15]),
	.I2(\core/n15337_18 ),
	.F(\core/n15337_17 )
);
defparam \core/n15337_s13 .INIT=8'h70;
LUT3 \core/n15339_s13  (
	.I0(\core/n15309_27 ),
	.I1(\core/reg_op1 [14]),
	.I2(\core/n15339_18 ),
	.F(\core/n15339_17 )
);
defparam \core/n15339_s13 .INIT=8'hB0;
LUT3 \core/n15341_s13  (
	.I0(\core/n15305_20 ),
	.I1(\core/reg_op1 [13]),
	.I2(\core/n15341_18 ),
	.F(\core/n15341_17 )
);
defparam \core/n15341_s13 .INIT=8'h70;
LUT3 \core/n15343_s13  (
	.I0(\core/n15309_27 ),
	.I1(\core/reg_op1 [12]),
	.I2(\core/n15343_18 ),
	.F(\core/n15343_17 )
);
defparam \core/n15343_s13 .INIT=8'hB0;
LUT4 \core/n15345_s13  (
	.I0(\core/n15345_19 ),
	.I1(\core/n15305_32 ),
	.I2(\core/mem_wordsize_1_8 ),
	.I3(\core/reg_op1 [11]),
	.F(\core/n15345_17 )
);
defparam \core/n15345_s13 .INIT=16'h0D00;
LUT2 \core/n15345_s14  (
	.I0(\core/n15345_20 ),
	.I1(\core/n15345_21 ),
	.F(\core/n15345_18 )
);
defparam \core/n15345_s14 .INIT=4'h1;
LUT3 \core/n15347_s13  (
	.I0(\core/n15305_20 ),
	.I1(\core/reg_op1 [10]),
	.I2(\core/n15347_18 ),
	.F(\core/n15347_17 )
);
defparam \core/n15347_s13 .INIT=8'h70;
LUT3 \core/n15349_s13  (
	.I0(\core/n15309_27 ),
	.I1(\core/reg_op1 [9]),
	.I2(\core/n15349_18 ),
	.F(\core/n15349_17 )
);
defparam \core/n15349_s13 .INIT=8'hB0;
LUT3 \core/n15351_s13  (
	.I0(\core/n15309_27 ),
	.I1(\core/reg_op1 [8]),
	.I2(\core/n15351_18 ),
	.F(\core/n15351_17 )
);
defparam \core/n15351_s13 .INIT=8'hB0;
LUT3 \core/n15353_s14  (
	.I0(\core/n15331_23 ),
	.I1(\core/n14652_3 ),
	.I2(\core/n15353_19 ),
	.F(\core/n15353_18 )
);
defparam \core/n15353_s14 .INIT=8'h07;
LUT4 \core/n15355_s13  (
	.I0(\core/n15305_20 ),
	.I1(\core/reg_op1 [6]),
	.I2(\core/n15355_18 ),
	.I3(\core/n15355_19 ),
	.F(\core/n15355_17 )
);
defparam \core/n15355_s13 .INIT=16'h0700;
LUT3 \core/n15357_s13  (
	.I0(\core/n15309_27 ),
	.I1(\core/reg_op1 [5]),
	.I2(\core/n15357_18 ),
	.F(\core/n15357_17 )
);
defparam \core/n15357_s13 .INIT=8'hB0;
LUT3 \core/n15359_s13  (
	.I0(\core/n15309_27 ),
	.I1(\core/reg_op1 [4]),
	.I2(\core/n15359_18 ),
	.F(\core/n15359_17 )
);
defparam \core/n15359_s13 .INIT=8'hB0;
LUT4 \core/n15361_s13  (
	.I0(\core/n15305_20 ),
	.I1(\core/reg_op1 [3]),
	.I2(\core/n15361_18 ),
	.I3(\core/n15361_19 ),
	.F(\core/n15361_17 )
);
defparam \core/n15361_s13 .INIT=16'h0700;
LUT3 \core/n15363_s13  (
	.I0(\core/n15309_27 ),
	.I1(\core/reg_op1 [2]),
	.I2(\core/n15363_18 ),
	.F(\core/n15363_17 )
);
defparam \core/n15363_s13 .INIT=8'hB0;
LUT3 \core/n15365_s13  (
	.I0(\core/n15309_27 ),
	.I1(\core/reg_op1 [1]),
	.I2(\core/n15365_18 ),
	.F(\core/n15365_17 )
);
defparam \core/n15365_s13 .INIT=8'hB0;
LUT3 \core/n15367_s13  (
	.I0(\core/n15309_27 ),
	.I1(\core/reg_op1 [0]),
	.I2(\core/n15367_18 ),
	.F(\core/n15367_17 )
);
defparam \core/n15367_s13 .INIT=8'hB0;
LUT4 \core/n15298_s23  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/n15331_23 ),
	.I2(\core/n15299_36 ),
	.I3(\core/n15301_25 ),
	.F(\core/n15298_28 )
);
defparam \core/n15298_s23 .INIT=16'h0100;
LUT4 \core/n15299_s23  (
	.I0(\core/n15331_23 ),
	.I1(\core/n15299_30 ),
	.I2(\core/n15301_25 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15299_27 )
);
defparam \core/n15299_s23 .INIT=16'hEF00;
LUT4 \core/n15300_s21  (
	.I0(\core/is_sll_srl_sra ),
	.I1(\core/n23160_4 ),
	.I2(\core/is_sb_sh_sw ),
	.I3(\core/alu_out_31_20 ),
	.F(\core/n15300_25 )
);
defparam \core/n15300_s21 .INIT=16'hFE00;
LUT3 \core/n15300_s22  (
	.I0(\core/is_lui_auipc_jal ),
	.I1(\core/is_jalr_addi_slti_sltiu_xori_ori_andi ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15300_26 )
);
defparam \core/n15300_s22 .INIT=8'hE0;
LUT4 \core/n15300_s23  (
	.I0(\core/n15300_36 ),
	.I1(\core/n15300_34 ),
	.I2(\core/n15300_32 ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/n15300_27 )
);
defparam \core/n15300_s23 .INIT=16'hEF00;
LUT4 \core/n15301_s21  (
	.I0(\core/n16135_6 ),
	.I1(\core/mem_wordsize_1_8 ),
	.I2(\core/n5306_4 ),
	.I3(\core/n15300_36 ),
	.F(\core/n15301_25 )
);
defparam \core/n15301_s21 .INIT=16'h00F4;
LUT4 \core/n15301_s23  (
	.I0(\core/is_slli_srli_srai ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/is_sll_srl_sra ),
	.F(\core/n15301_27 )
);
defparam \core/n15301_s23 .INIT=16'h0777;
LUT3 \core/n15302_s21  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/n5306_4 ),
	.I2(\core/n15300_32 ),
	.F(\core/n15302_25 )
);
defparam \core/n15302_s21 .INIT=8'h40;
LUT2 \core/n15019_s11  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15345_19 ),
	.F(\core/n15019_16 )
);
defparam \core/n15019_s11 .INIT=4'h4;
LUT4 \core/n15019_s12  (
	.I0(\core/n16136_6 ),
	.I1(\core/instr_sb ),
	.I2(\core/n15019_20 ),
	.I3(\core/n15305_32 ),
	.F(\core/n15019_17 )
);
defparam \core/n15019_s12 .INIT=16'h00F8;
LUT4 \core/n15021_s11  (
	.I0(\core/n16136_6 ),
	.I1(\core/instr_sh ),
	.I2(\core/n15021_19 ),
	.I3(\core/n15305_32 ),
	.F(\core/n15021_16 )
);
defparam \core/n15021_s11 .INIT=16'h00F8;
LUT4 \core/n15369_s7  (
	.I0(\core/n15369_13 ),
	.I1(\core/cpuregs_rs1 [31]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15369_12 )
);
defparam \core/n15369_s7 .INIT=16'h5C00;
LUT4 \core/n15371_s7  (
	.I0(\core/n15371_13 ),
	.I1(\core/cpuregs_rs1 [30]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15371_12 )
);
defparam \core/n15371_s7 .INIT=16'h5C00;
LUT4 \core/n15373_s7  (
	.I0(\core/n15373_13 ),
	.I1(\core/cpuregs_rs1 [29]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15373_12 )
);
defparam \core/n15373_s7 .INIT=16'h5C00;
LUT4 \core/n15375_s7  (
	.I0(\core/n15375_13 ),
	.I1(\core/cpuregs_rs1 [28]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15375_12 )
);
defparam \core/n15375_s7 .INIT=16'h5C00;
LUT4 \core/n15377_s7  (
	.I0(\core/n15377_13 ),
	.I1(\core/cpuregs_rs1 [27]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15377_12 )
);
defparam \core/n15377_s7 .INIT=16'h5C00;
LUT4 \core/n15379_s7  (
	.I0(\core/n15379_13 ),
	.I1(\core/cpuregs_rs1 [26]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15379_12 )
);
defparam \core/n15379_s7 .INIT=16'h5C00;
LUT2 \core/n15381_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [25]),
	.F(\core/n15381_12 )
);
defparam \core/n15381_s7 .INIT=4'h8;
LUT4 \core/n15381_s8  (
	.I0(\core/n15381_14 ),
	.I1(\core/cpuregs_rs1 [25]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15381_13 )
);
defparam \core/n15381_s8 .INIT=16'h5C00;
LUT2 \core/n15383_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [24]),
	.F(\core/n15383_12 )
);
defparam \core/n15383_s7 .INIT=4'h8;
LUT4 \core/n15383_s8  (
	.I0(\core/n15383_14 ),
	.I1(\core/cpuregs_rs1 [24]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15383_13 )
);
defparam \core/n15383_s8 .INIT=16'h5C00;
LUT4 \core/n15385_s7  (
	.I0(\core/n15385_13 ),
	.I1(\core/cpuregs_rs1 [23]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15385_12 )
);
defparam \core/n15385_s7 .INIT=16'h5C00;
LUT2 \core/n15387_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [22]),
	.F(\core/n15387_12 )
);
defparam \core/n15387_s7 .INIT=4'h8;
LUT4 \core/n15387_s8  (
	.I0(\core/n15387_14 ),
	.I1(\core/cpuregs_rs1 [22]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15387_13 )
);
defparam \core/n15387_s8 .INIT=16'h5C00;
LUT4 \core/n15389_s7  (
	.I0(\core/n15389_13 ),
	.I1(\core/cpuregs_rs1 [21]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15389_12 )
);
defparam \core/n15389_s7 .INIT=16'h5C00;
LUT2 \core/n15391_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [20]),
	.F(\core/n15391_12 )
);
defparam \core/n15391_s7 .INIT=4'h8;
LUT4 \core/n15391_s8  (
	.I0(\core/n15391_14 ),
	.I1(\core/cpuregs_rs1 [20]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15391_13 )
);
defparam \core/n15391_s8 .INIT=16'h5C00;
LUT2 \core/n15393_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [19]),
	.F(\core/n15393_12 )
);
defparam \core/n15393_s7 .INIT=4'h8;
LUT4 \core/n15393_s8  (
	.I0(\core/n15393_14 ),
	.I1(\core/cpuregs_rs1 [19]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15393_13 )
);
defparam \core/n15393_s8 .INIT=16'h5C00;
LUT4 \core/n15395_s7  (
	.I0(\core/n15395_13 ),
	.I1(\core/cpuregs_rs1 [18]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15395_12 )
);
defparam \core/n15395_s7 .INIT=16'h5C00;
LUT4 \core/n15397_s7  (
	.I0(\core/n15397_13 ),
	.I1(\core/cpuregs_rs1 [17]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15397_12 )
);
defparam \core/n15397_s7 .INIT=16'h5C00;
LUT2 \core/n15399_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [16]),
	.F(\core/n15399_12 )
);
defparam \core/n15399_s7 .INIT=4'h8;
LUT4 \core/n15399_s8  (
	.I0(\core/n15399_14 ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15399_13 )
);
defparam \core/n15399_s8 .INIT=16'h5C00;
LUT2 \core/n15401_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [15]),
	.F(\core/n15401_12 )
);
defparam \core/n15401_s7 .INIT=4'h8;
LUT4 \core/n15401_s8  (
	.I0(\core/n15401_14 ),
	.I1(\core/cpuregs_rs1 [15]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15401_13 )
);
defparam \core/n15401_s8 .INIT=16'h5C00;
LUT2 \core/n15403_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [14]),
	.F(\core/n15403_12 )
);
defparam \core/n15403_s7 .INIT=4'h8;
LUT4 \core/n15403_s8  (
	.I0(\core/n15403_14 ),
	.I1(\core/cpuregs_rs1 [14]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15403_13 )
);
defparam \core/n15403_s8 .INIT=16'h5C00;
LUT4 \core/n15405_s7  (
	.I0(\core/n15405_13 ),
	.I1(\core/cpuregs_rs1 [13]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15405_12 )
);
defparam \core/n15405_s7 .INIT=16'h5C00;
LUT4 \core/n15407_s7  (
	.I0(\core/n15407_13 ),
	.I1(\core/cpuregs_rs1 [12]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15407_12 )
);
defparam \core/n15407_s7 .INIT=16'h5C00;
LUT4 \core/n15409_s7  (
	.I0(\core/n15409_13 ),
	.I1(\core/cpuregs_rs1 [11]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15409_12 )
);
defparam \core/n15409_s7 .INIT=16'h5C00;
LUT2 \core/n15411_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [10]),
	.F(\core/n15411_12 )
);
defparam \core/n15411_s7 .INIT=4'h8;
LUT4 \core/n15411_s8  (
	.I0(\core/n15411_14 ),
	.I1(\core/cpuregs_rs1 [10]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15411_13 )
);
defparam \core/n15411_s8 .INIT=16'h5C00;
LUT2 \core/n15413_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [9]),
	.F(\core/n15413_12 )
);
defparam \core/n15413_s7 .INIT=4'h8;
LUT4 \core/n15413_s8  (
	.I0(\core/n15413_14 ),
	.I1(\core/cpuregs_rs1 [9]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15413_13 )
);
defparam \core/n15413_s8 .INIT=16'h5C00;
LUT2 \core/n15415_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [8]),
	.F(\core/n15415_12 )
);
defparam \core/n15415_s7 .INIT=4'h8;
LUT4 \core/n15415_s8  (
	.I0(\core/n15415_14 ),
	.I1(\core/cpuregs_rs1 [8]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15415_13 )
);
defparam \core/n15415_s8 .INIT=16'h5C00;
LUT4 \core/n15417_s7  (
	.I0(\core/n15417_13 ),
	.I1(\core/cpuregs_rs1 [7]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15417_12 )
);
defparam \core/n15417_s7 .INIT=16'h5C00;
LUT4 \core/n15419_s7  (
	.I0(\core/n15419_13 ),
	.I1(\core/cpuregs_rs1 [6]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15419_12 )
);
defparam \core/n15419_s7 .INIT=16'h5C00;
LUT4 \core/n15421_s7  (
	.I0(\core/n15421_13 ),
	.I1(\core/cpuregs_rs1 [5]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15421_12 )
);
defparam \core/n15421_s7 .INIT=16'h5C00;
LUT2 \core/n15423_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [4]),
	.F(\core/n15423_12 )
);
defparam \core/n15423_s7 .INIT=4'h8;
LUT4 \core/n15423_s8  (
	.I0(\core/n15423_14 ),
	.I1(\core/n12431_4 ),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15423_13 )
);
defparam \core/n15423_s8 .INIT=16'h5C00;
LUT4 \core/n15425_s7  (
	.I0(\core/n15425_13 ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15425_12 )
);
defparam \core/n15425_s7 .INIT=16'h5C00;
LUT2 \core/n15427_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [2]),
	.F(\core/n15427_12 )
);
defparam \core/n15427_s7 .INIT=4'h8;
LUT4 \core/n15427_s8  (
	.I0(\core/n15427_14 ),
	.I1(\core/cpuregs_rs1 [2]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15427_13 )
);
defparam \core/n15427_s8 .INIT=16'h5C00;
LUT4 \core/n15429_s7  (
	.I0(\core/n15429_13 ),
	.I1(\core/n12434_4 ),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15429_12 )
);
defparam \core/n15429_s7 .INIT=16'h5C00;
LUT4 \core/n15431_s7  (
	.I0(\core/n15431_13 ),
	.I1(\core/cpuregs_rs1 [0]),
	.I2(\core/n15369_14 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15431_12 )
);
defparam \core/n15431_s7 .INIT=16'h5C00;
LUT4 \core/n15533_s8  (
	.I0(\core/n15369_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [31]),
	.F(\core/n15533_13 )
);
defparam \core/n15533_s8 .INIT=16'h0305;
LUT4 \core/n15533_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[31]),
	.I2(\core/n15533_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15533_14 )
);
defparam \core/n15533_s9 .INIT=16'h4F00;
LUT4 \core/n15535_s8  (
	.I0(\core/n15371_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [30]),
	.F(\core/n15535_13 )
);
defparam \core/n15535_s8 .INIT=16'h0305;
LUT4 \core/n15535_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[30]),
	.I2(\core/n15535_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15535_14 )
);
defparam \core/n15535_s9 .INIT=16'h4F00;
LUT4 \core/n15537_s8  (
	.I0(\core/n15373_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [29]),
	.F(\core/n15537_13 )
);
defparam \core/n15537_s8 .INIT=16'h0305;
LUT4 \core/n15537_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[29]),
	.I2(\core/n15537_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15537_14 )
);
defparam \core/n15537_s9 .INIT=16'h4F00;
LUT4 \core/n15539_s8  (
	.I0(\core/n15375_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [28]),
	.F(\core/n15539_13 )
);
defparam \core/n15539_s8 .INIT=16'h0305;
LUT4 \core/n15539_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[28]),
	.I2(\core/n15539_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15539_14 )
);
defparam \core/n15539_s9 .INIT=16'h4F00;
LUT4 \core/n15541_s8  (
	.I0(\core/n15377_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [27]),
	.F(\core/n15541_13 )
);
defparam \core/n15541_s8 .INIT=16'h0305;
LUT4 \core/n15541_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[27]),
	.I2(\core/n15541_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15541_14 )
);
defparam \core/n15541_s9 .INIT=16'h4F00;
LUT4 \core/n15543_s8  (
	.I0(\core/n15379_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [26]),
	.F(\core/n15543_13 )
);
defparam \core/n15543_s8 .INIT=16'h0305;
LUT4 \core/n15543_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[26]),
	.I2(\core/n15543_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15543_14 )
);
defparam \core/n15543_s9 .INIT=16'h4F00;
LUT4 \core/n15545_s8  (
	.I0(\core/n15381_14 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [25]),
	.F(\core/n15545_13 )
);
defparam \core/n15545_s8 .INIT=16'h0305;
LUT4 \core/n15545_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[25]),
	.I2(\core/n15545_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15545_14 )
);
defparam \core/n15545_s9 .INIT=16'h4F00;
LUT4 \core/n15547_s8  (
	.I0(\core/n15383_14 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [24]),
	.F(\core/n15547_13 )
);
defparam \core/n15547_s8 .INIT=16'h0305;
LUT4 \core/n15547_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[24]),
	.I2(\core/n15547_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15547_14 )
);
defparam \core/n15547_s9 .INIT=16'h4F00;
LUT4 \core/n15549_s8  (
	.I0(\core/n15385_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [23]),
	.F(\core/n15549_13 )
);
defparam \core/n15549_s8 .INIT=16'h0305;
LUT4 \core/n15549_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[23]),
	.I2(\core/n15549_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15549_14 )
);
defparam \core/n15549_s9 .INIT=16'h4F00;
LUT4 \core/n15551_s8  (
	.I0(\core/n15387_14 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [22]),
	.F(\core/n15551_13 )
);
defparam \core/n15551_s8 .INIT=16'h0305;
LUT4 \core/n15551_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[22]),
	.I2(\core/n15551_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15551_14 )
);
defparam \core/n15551_s9 .INIT=16'h4F00;
LUT4 \core/n15553_s8  (
	.I0(\core/n15389_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [21]),
	.F(\core/n15553_13 )
);
defparam \core/n15553_s8 .INIT=16'h0305;
LUT4 \core/n15553_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[21]),
	.I2(\core/n15553_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15553_14 )
);
defparam \core/n15553_s9 .INIT=16'h4F00;
LUT4 \core/n15555_s8  (
	.I0(\core/n15391_14 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [20]),
	.F(\core/n15555_13 )
);
defparam \core/n15555_s8 .INIT=16'h0305;
LUT4 \core/n15555_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[20]),
	.I2(\core/n15555_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15555_14 )
);
defparam \core/n15555_s9 .INIT=16'h4F00;
LUT4 \core/n15557_s8  (
	.I0(\core/n15393_14 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [19]),
	.F(\core/n15557_13 )
);
defparam \core/n15557_s8 .INIT=16'h0305;
LUT4 \core/n15557_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[19]),
	.I2(\core/n15557_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15557_14 )
);
defparam \core/n15557_s9 .INIT=16'h4F00;
LUT4 \core/n15559_s8  (
	.I0(\core/n15395_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [18]),
	.F(\core/n15559_13 )
);
defparam \core/n15559_s8 .INIT=16'h0305;
LUT4 \core/n15559_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[18]),
	.I2(\core/n15559_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15559_14 )
);
defparam \core/n15559_s9 .INIT=16'h4F00;
LUT4 \core/n15561_s8  (
	.I0(\core/n15397_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [17]),
	.F(\core/n15561_13 )
);
defparam \core/n15561_s8 .INIT=16'h0305;
LUT4 \core/n15561_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[17]),
	.I2(\core/n15561_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15561_14 )
);
defparam \core/n15561_s9 .INIT=16'h4F00;
LUT4 \core/n15563_s8  (
	.I0(\core/n15399_14 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [16]),
	.F(\core/n15563_13 )
);
defparam \core/n15563_s8 .INIT=16'h0305;
LUT4 \core/n15563_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[16]),
	.I2(\core/n15563_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15563_14 )
);
defparam \core/n15563_s9 .INIT=16'h4F00;
LUT4 \core/n15565_s8  (
	.I0(\core/n15401_14 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [15]),
	.F(\core/n15565_13 )
);
defparam \core/n15565_s8 .INIT=16'h0305;
LUT4 \core/n15565_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[15]),
	.I2(\core/n15565_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15565_14 )
);
defparam \core/n15565_s9 .INIT=16'h4F00;
LUT4 \core/n15567_s8  (
	.I0(\core/n15403_14 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [14]),
	.F(\core/n15567_13 )
);
defparam \core/n15567_s8 .INIT=16'h0305;
LUT4 \core/n15567_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[14]),
	.I2(\core/n15567_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15567_14 )
);
defparam \core/n15567_s9 .INIT=16'h4F00;
LUT4 \core/n15569_s8  (
	.I0(\core/n15405_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [13]),
	.F(\core/n15569_13 )
);
defparam \core/n15569_s8 .INIT=16'h0305;
LUT4 \core/n15569_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[13]),
	.I2(\core/n15569_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15569_14 )
);
defparam \core/n15569_s9 .INIT=16'h4F00;
LUT4 \core/n15571_s8  (
	.I0(\core/n15407_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [12]),
	.F(\core/n15571_13 )
);
defparam \core/n15571_s8 .INIT=16'h0305;
LUT4 \core/n15571_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[12]),
	.I2(\core/n15571_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15571_14 )
);
defparam \core/n15571_s9 .INIT=16'h4F00;
LUT4 \core/n15573_s8  (
	.I0(\core/n15409_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [11]),
	.F(\core/n15573_13 )
);
defparam \core/n15573_s8 .INIT=16'h0305;
LUT4 \core/n15573_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[11]),
	.I2(\core/n15573_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15573_14 )
);
defparam \core/n15573_s9 .INIT=16'h4F00;
LUT4 \core/n15575_s8  (
	.I0(\core/n15411_14 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [10]),
	.F(\core/n15575_13 )
);
defparam \core/n15575_s8 .INIT=16'h0305;
LUT4 \core/n15575_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[10]),
	.I2(\core/n15575_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15575_14 )
);
defparam \core/n15575_s9 .INIT=16'h4F00;
LUT4 \core/n15577_s8  (
	.I0(\core/n15413_14 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [9]),
	.F(\core/n15577_13 )
);
defparam \core/n15577_s8 .INIT=16'h0305;
LUT4 \core/n15577_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[9]),
	.I2(\core/n15577_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15577_14 )
);
defparam \core/n15577_s9 .INIT=16'h4F00;
LUT4 \core/n15579_s8  (
	.I0(\core/n15415_14 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [8]),
	.F(\core/n15579_13 )
);
defparam \core/n15579_s8 .INIT=16'h0305;
LUT4 \core/n15579_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[8]),
	.I2(\core/n15579_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15579_14 )
);
defparam \core/n15579_s9 .INIT=16'h4F00;
LUT4 \core/n15581_s8  (
	.I0(\core/n15417_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [7]),
	.F(\core/n15581_13 )
);
defparam \core/n15581_s8 .INIT=16'h0305;
LUT4 \core/n15581_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[7]),
	.I2(\core/n15581_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15581_14 )
);
defparam \core/n15581_s9 .INIT=16'h4F00;
LUT4 \core/n15583_s8  (
	.I0(\core/n15419_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [6]),
	.F(\core/n15583_13 )
);
defparam \core/n15583_s8 .INIT=16'h0305;
LUT4 \core/n15583_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[6]),
	.I2(\core/n15583_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15583_14 )
);
defparam \core/n15583_s9 .INIT=16'h4F00;
LUT4 \core/n15585_s8  (
	.I0(\core/n15421_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [5]),
	.F(\core/n15585_13 )
);
defparam \core/n15585_s8 .INIT=16'h0305;
LUT4 \core/n15585_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[5]),
	.I2(\core/n15585_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15585_14 )
);
defparam \core/n15585_s9 .INIT=16'h4F00;
LUT4 \core/n15587_s8  (
	.I0(\core/n15423_14 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [4]),
	.F(\core/n15587_13 )
);
defparam \core/n15587_s8 .INIT=16'h0305;
LUT4 \core/n15587_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[4]),
	.I2(\core/n15587_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15587_14 )
);
defparam \core/n15587_s9 .INIT=16'h4F00;
LUT4 \core/n15589_s8  (
	.I0(\core/n15425_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [3]),
	.F(\core/n15589_13 )
);
defparam \core/n15589_s8 .INIT=16'h0305;
LUT4 \core/n15589_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[3]),
	.I2(\core/n15589_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15589_14 )
);
defparam \core/n15589_s9 .INIT=16'h4F00;
LUT4 \core/n15591_s8  (
	.I0(\core/n15427_14 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [2]),
	.F(\core/n15591_13 )
);
defparam \core/n15591_s8 .INIT=16'h0305;
LUT4 \core/n15591_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[2]),
	.I2(\core/n15591_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15591_14 )
);
defparam \core/n15591_s9 .INIT=16'h4F00;
LUT4 \core/n15593_s8  (
	.I0(\core/n15429_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [1]),
	.F(\core/n15593_13 )
);
defparam \core/n15593_s8 .INIT=16'h0305;
LUT4 \core/n15593_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[1]),
	.I2(\core/n15593_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15593_14 )
);
defparam \core/n15593_s9 .INIT=16'h4F00;
LUT4 \core/n15595_s8  (
	.I0(\core/n15431_13 ),
	.I1(\core/n15533_16 ),
	.I2(\core/n15533_27 ),
	.I3(\core/reg_op1 [0]),
	.F(\core/n15595_13 )
);
defparam \core/n15595_s8 .INIT=16'h0305;
LUT4 \core/n15595_s9  (
	.I0(\core/n15533_23 ),
	.I1(wr_csr_nxt_Z[0]),
	.I2(\core/n15595_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15595_14 )
);
defparam \core/n15595_s9 .INIT=16'h4F00;
LUT2 \core/n15087_s14  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_mul_ready ),
	.F(\core/n15087_22 )
);
defparam \core/n15087_s14 .INIT=4'h1;
LUT4 \core/n15087_s15  (
	.I0(\core/cpuregs_wrdata_3_12 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/irq_pending [3]),
	.F(\core/n15087_23 )
);
defparam \core/n15087_s15 .INIT=16'hF400;
LUT4 \core/n15090_s13  (
	.I0(\core/irq_state [1]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/irq_pending [1]),
	.F(\core/n15090_20 )
);
defparam \core/n15090_s13 .INIT=16'hF400;
LUT4 \core/mem_state_1_s6  (
	.I0(\core/mem_la_read_4 ),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_state [1]),
	.I3(\core/mem_state [0]),
	.F(\core/mem_state_1_11 )
);
defparam \core/mem_state_1_s6 .INIT=16'h0700;
LUT3 \core/mem_state_1_s7  (
	.I0(\core/mem_state_1_13 ),
	.I1(\core/mem_state_1_14 ),
	.I2(\core/trap ),
	.F(\core/mem_state_1_12 )
);
defparam \core/mem_state_1_s7 .INIT=8'h0E;
LUT4 \core/mem_valid_s6  (
	.I0(\core/mem_valid_13 ),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_state [0]),
	.I3(\core/mem_state [1]),
	.F(\core/mem_valid_8 )
);
defparam \core/mem_valid_s6 .INIT=16'hF33A;
LUT4 \core/n2534_s6  (
	.I0(\core/mem_state [0]),
	.I1(\core/mem_do_wdata ),
	.I2(\core/mem_16bit_buffer_15_9 ),
	.I3(\core/n2533_13 ),
	.F(\core/n2534_10 )
);
defparam \core/n2534_s6 .INIT=16'hEF00;
LUT2 \core/n2533_s6  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/mem_do_rdata ),
	.F(\core/n2533_10 )
);
defparam \core/n2533_s6 .INIT=4'h1;
LUT4 \core/n15922_s2  (
	.I0(\core/n15970_10 ),
	.I1(\core/n13435_6 ),
	.I2(\core/irq_state [0]),
	.I3(\core/n15299_30 ),
	.F(\core/n15922_6 )
);
defparam \core/n15922_s2 .INIT=16'hFE00;
LUT4 \core/n15922_s3  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/n15922_9 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15922_10 ),
	.F(\core/n15922_7 )
);
defparam \core/n15922_s3 .INIT=16'h1F00;
LUT4 \core/n15922_s4  (
	.I0(\core/n15922_11 ),
	.I1(\core/mem_do_rinst ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15303_28 ),
	.F(\core/n15922_8 )
);
defparam \core/n15922_s4 .INIT=16'h00BF;
LUT4 \core/n15913_s2  (
	.I0(\core/irq_active ),
	.I1(\core/irq_mask [3]),
	.I2(\core/pcpi_timeout ),
	.I3(\core/n15087_22 ),
	.F(\core/n15913_6 )
);
defparam \core/n15913_s2 .INIT=16'hE000;
LUT2 \core/n16136_s2  (
	.I0(\core/mem_do_wdata ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.F(\core/n16136_6 )
);
defparam \core/n16136_s2 .INIT=4'h4;
LUT2 \core/n16135_s2  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.F(\core/n16135_6 )
);
defparam \core/n16135_s2 .INIT=4'h8;
LUT4 \core/cpuregs_rs1_0_s2  (
	.I0(\core/decoded_rs1 [4]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/decoded_rs1 [5]),
	.I3(\core/cpuregs_rs1_0_17 ),
	.F(\core/cpuregs_rs1_0_6 )
);
defparam \core/cpuregs_rs1_0_s2 .INIT=16'h1000;
LUT4 \core/cpuregs_rs1_0_s4  (
	.I0(\core/decoded_rs [0]),
	.I1(\core/cpuregs_rs1_0_10 ),
	.I2(\core/cpuregs_rs1_0_17 ),
	.I3(\core/cpuregs_rs1_0_15 ),
	.F(\core/cpuregs_rs1_0_8 )
);
defparam \core/cpuregs_rs1_0_s4 .INIT=16'h1000;
LUT3 \core/n5768_s3  (
	.I0(\core/n5766_7 ),
	.I1(\core/n5710_7 ),
	.I2(\core/n5712_9 ),
	.F(\core/n5768_7 )
);
defparam \core/n5768_s3 .INIT=8'h40;
LUT3 \core/n5766_s3  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/n5332_4 ),
	.I2(\core/n5317_4 ),
	.F(\core/n5766_7 )
);
defparam \core/n5766_s3 .INIT=8'h10;
LUT4 \core/n5766_s4  (
	.I0(\core/n5359_11 ),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n5769_7 ),
	.I3(\core/n2212_10 ),
	.F(\core/n5766_8 )
);
defparam \core/n5766_s4 .INIT=16'h7000;
LUT4 \core/n15914_s2  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/n5306_4 ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/n15914_6 )
);
defparam \core/n15914_s2 .INIT=16'hEF00;
LUT4 \core/mem_xfer_s4  (
	.I0(itcm_valid_7),
	.I1(itcm_valid_6),
	.I2(vld_set_6),
	.I3(mem_rdata_31_14),
	.F(\core/mem_xfer_7 )
);
defparam \core/mem_xfer_s4 .INIT=16'h7F00;
LUT3 \core/mem_xfer_s6  (
	.I0(send_pattern_8_9),
	.I1(send_dummy),
	.I2(mem_wstrb_Z[0]),
	.F(\core/mem_xfer_9 )
);
defparam \core/mem_xfer_s6 .INIT=8'hD0;
LUT4 \core/mem_la_read_s2  (
	.I0(\core/mem_la_firstword_4 ),
	.I1(\core/mem_do_rdata ),
	.I2(\core/mem_16bit_buffer_15_9 ),
	.I3(\core/n2528_11 ),
	.F(\core/mem_la_read_5 )
);
defparam \core/mem_la_read_s2 .INIT=16'h0D00;
LUT4 \core/mem_rdata_latched_31_s3  (
	.I0(mem_rdata_19_17),
	.I1(mem_rdata_22_5),
	.I2(\core/mem_rdata_latched_31_9 ),
	.I3(\core/mem_rdata_latched_31_10 ),
	.F(\core/mem_rdata_latched_31_6 )
);
defparam \core/mem_rdata_latched_31_s3 .INIT=16'hFE00;
LUT4 \core/mem_rdata_latched_31_s5  (
	.I0(dtcm_rdata[15]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[15]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_31_8 )
);
defparam \core/mem_rdata_latched_31_s5 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_30_s4  (
	.I0(\core/mem_rdata_latched_30_8 ),
	.I1(mem_rdata_31_5),
	.I2(\core/mem_rdata_latched_30_9 ),
	.I3(\core/mem_rdata_latched_30_10 ),
	.F(\core/mem_rdata_latched_30_7 )
);
defparam \core/mem_rdata_latched_30_s4 .INIT=16'h0007;
LUT4 \core/mem_rdata_latched_29_s4  (
	.I0(mem_rdata_22_5),
	.I1(\core/mem_rdata_latched_29_10 ),
	.I2(\core/mem_rdata_latched_29_11 ),
	.I3(\core/mem_rdata_latched_29_12 ),
	.F(\core/mem_rdata_latched_29_7 )
);
defparam \core/mem_rdata_latched_29_s4 .INIT=16'h1F00;
LUT2 \core/mem_rdata_latched_29_s5  (
	.I0(itcm_ready),
	.I1(itcm_rdata[13]),
	.F(\core/mem_rdata_latched_29_8 )
);
defparam \core/mem_rdata_latched_29_s5 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_28_s3  (
	.I0(\core/mem_rdata_latched_28_8 ),
	.I1(mem_rdata_18_8),
	.I2(\core/mem_rdata_latched_28_9 ),
	.I3(mem_rdata_31_5),
	.F(\core/mem_rdata_latched_28_6 )
);
defparam \core/mem_rdata_latched_28_s3 .INIT=16'h0B00;
LUT3 \core/mem_rdata_latched_28_s4  (
	.I0(\core/mem_rdata_latched_28_16 ),
	.I1(\core/mem_rdata_latched_28_11 ),
	.I2(\core/mem_rdata_latched_28_12 ),
	.F(\core/mem_rdata_latched_28_7 )
);
defparam \core/mem_rdata_latched_28_s4 .INIT=8'hD0;
LUT4 \core/mem_rdata_latched_27_s5  (
	.I0(mem_rdata_22_5),
	.I1(\core/mem_rdata_latched_27_11 ),
	.I2(\core/mem_rdata_latched_27_12 ),
	.I3(\core/mem_rdata_latched_27_13 ),
	.F(\core/mem_rdata_latched_27_8 )
);
defparam \core/mem_rdata_latched_27_s5 .INIT=16'hFE00;
LUT4 \core/mem_rdata_latched_27_s7  (
	.I0(dtcm_rdata[11]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[11]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_27_10 )
);
defparam \core/mem_rdata_latched_27_s7 .INIT=16'hF0BB;
LUT3 \core/mem_rdata_latched_26_s4  (
	.I0(\core/mem_rdata_latched_10_10 ),
	.I1(\core/mem_rdata_latched_10_21 ),
	.I2(\core/mem_rdata_latched_10_12 ),
	.F(\core/mem_rdata_latched_26_7 )
);
defparam \core/mem_rdata_latched_26_s4 .INIT=8'hB0;
LUT4 \core/mem_rdata_latched_25_s3  (
	.I0(mem_rdata_22_5),
	.I1(\core/mem_rdata_latched_25_9 ),
	.I2(\core/mem_rdata_latched_25_10 ),
	.I3(\core/mem_rdata_latched_25_15 ),
	.F(\core/mem_rdata_latched_25_6 )
);
defparam \core/mem_rdata_latched_25_s3 .INIT=16'h1F00;
LUT4 \core/mem_rdata_latched_25_s4  (
	.I0(dtcm_rdata[9]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[9]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_25_7 )
);
defparam \core/mem_rdata_latched_25_s4 .INIT=16'hF0BB;
LUT3 \core/mem_rdata_latched_25_s5  (
	.I0(\core/mem_rdata_q [9]),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_25_8 )
);
defparam \core/mem_rdata_latched_25_s5 .INIT=8'hE0;
LUT4 \core/mem_rdata_latched_24_s3  (
	.I0(\core/mem_rdata_latched_24_7 ),
	.I1(mem_rdata_31_5),
	.I2(\core/mem_rdata_latched_24_8 ),
	.I3(\core/mem_rdata_latched_24_9 ),
	.F(\core/mem_rdata_latched_24_6 )
);
defparam \core/mem_rdata_latched_24_s3 .INIT=16'h0B00;
LUT4 \core/mem_rdata_latched_23_s3  (
	.I0(\core/mem_rdata_latched_23_10 ),
	.I1(mem_rdata_31_13),
	.I2(\core/mem_rdata_latched_23_11 ),
	.I3(\core/mem_rdata_latched_23_12 ),
	.F(\core/mem_rdata_latched_23_6 )
);
defparam \core/mem_rdata_latched_23_s3 .INIT=16'h0007;
LUT4 \core/mem_rdata_latched_23_s4  (
	.I0(wbmem_ready),
	.I1(send_dummy_9),
	.I2(simpleuart_reg_div_do[7]),
	.I3(\core/mem_rdata_latched_23_17 ),
	.F(\core/mem_rdata_latched_23_7 )
);
defparam \core/mem_rdata_latched_23_s4 .INIT=16'hBF00;
LUT4 \core/mem_rdata_latched_23_s5  (
	.I0(dtcm_rdata[7]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[7]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_23_8 )
);
defparam \core/mem_rdata_latched_23_s5 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_23_s6  (
	.I0(\core/mem_rdata_q [7]),
	.I1(\core/mem_rdata_q [23]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_23_9 )
);
defparam \core/mem_rdata_latched_23_s6 .INIT=16'hFA0C;
LUT3 \core/mem_rdata_latched_22_s3  (
	.I0(\core/mem_rdata_latched_22_9 ),
	.I1(\core/mem_rdata_latched_22_10 ),
	.I2(mem_rdata_20_17),
	.F(\core/mem_rdata_latched_22_6 )
);
defparam \core/mem_rdata_latched_22_s3 .INIT=8'h40;
LUT4 \core/mem_rdata_latched_22_s4  (
	.I0(\core/mem_rdata_latched_22_11 ),
	.I1(recv_buf_valid_9),
	.I2(\core/mem_rdata_latched_22_10 ),
	.I3(\core/mem_rdata_latched_22_12 ),
	.F(\core/mem_rdata_latched_22_7 )
);
defparam \core/mem_rdata_latched_22_s4 .INIT=16'hBF00;
LUT2 \core/mem_rdata_latched_22_s5  (
	.I0(itcm_rdata[6]),
	.I1(itcm_ready),
	.F(\core/mem_rdata_latched_22_8 )
);
defparam \core/mem_rdata_latched_22_s5 .INIT=4'h4;
LUT3 \core/mem_rdata_latched_21_s3  (
	.I0(dtcm_rdata[5]),
	.I1(dtcm_ready),
	.I2(itcm_ready),
	.F(\core/mem_rdata_latched_21_6 )
);
defparam \core/mem_rdata_latched_21_s3 .INIT=8'h07;
LUT4 \core/mem_rdata_latched_21_s4  (
	.I0(\core/mem_rdata_latched_21_10 ),
	.I1(\core/mem_rdata_latched_21_11 ),
	.I2(\core/mem_rdata_latched_21_12 ),
	.I3(\core/mem_rdata_latched_21_13 ),
	.F(\core/mem_rdata_latched_21_7 )
);
defparam \core/mem_rdata_latched_21_s4 .INIT=16'hEF00;
LUT2 \core/mem_rdata_latched_21_s5  (
	.I0(itcm_rdata[5]),
	.I1(itcm_ready),
	.F(\core/mem_rdata_latched_21_8 )
);
defparam \core/mem_rdata_latched_21_s5 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_21_s6  (
	.I0(\core/mem_rdata_q [21]),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_rdata_q [5]),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_21_9 )
);
defparam \core/mem_rdata_latched_21_s6 .INIT=16'hF0EE;
LUT4 \core/mem_rdata_latched_20_s3  (
	.I0(\core/mem_rdata_latched_20_7 ),
	.I1(\core/mem_rdata_latched_20_8 ),
	.I2(mem_rdata_31_14),
	.I3(\core/mem_rdata_latched_20_9 ),
	.F(\core/mem_rdata_latched_20_6 )
);
defparam \core/mem_rdata_latched_20_s3 .INIT=16'h004F;
LUT3 \core/mem_rdata_latched_12_s6  (
	.I0(\core/mem_xfer_6 ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_rdata_latched_4_6 ),
	.F(\core/mem_rdata_latched_12_9 )
);
defparam \core/mem_rdata_latched_12_s6 .INIT=8'hE0;
LUT3 \core/mem_rdata_latched_12_s7  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [28]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_12_10 )
);
defparam \core/mem_rdata_latched_12_s7 .INIT=8'hCA;
LUT3 \core/mem_rdata_latched_12_s8  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_6 ),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_12_11 )
);
defparam \core/mem_rdata_latched_12_s8 .INIT=8'hE0;
LUT3 \core/mem_rdata_latched_12_s9  (
	.I0(\core/mem_xfer_6 ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_12_12 )
);
defparam \core/mem_rdata_latched_12_s9 .INIT=8'h0E;
LUT2 \core/mem_rdata_latched_11_s6  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_6 ),
	.F(\core/mem_rdata_latched_11_9 )
);
defparam \core/mem_rdata_latched_11_s6 .INIT=4'h1;
LUT4 \core/mem_rdata_latched_10_s7  (
	.I0(mem_rdata_22_5),
	.I1(\core/mem_rdata_latched_10_13 ),
	.I2(\core/mem_rdata_latched_10_14 ),
	.I3(\core/mem_rdata_latched_10_15 ),
	.F(\core/mem_rdata_latched_10_10 )
);
defparam \core/mem_rdata_latched_10_s7 .INIT=16'hFE00;
LUT4 \core/mem_rdata_latched_10_s9  (
	.I0(dtcm_rdata[10]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[10]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_10_12 )
);
defparam \core/mem_rdata_latched_10_s9 .INIT=16'hF0BB;
LUT2 \core/mem_rdata_latched_6_s4  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_6_7 )
);
defparam \core/mem_rdata_latched_6_s4 .INIT=4'h1;
LUT4 \core/mem_rdata_latched_6_s5  (
	.I0(mem_rdata[22]),
	.I1(\core/mem_rdata_q [22]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_2_6 ),
	.F(\core/mem_rdata_latched_6_8 )
);
defparam \core/mem_rdata_latched_6_s5 .INIT=16'h5300;
LUT3 \core/mem_rdata_latched_5_s4  (
	.I0(\core/mem_rdata_latched_21_7 ),
	.I1(\core/mem_rdata_latched_12_12 ),
	.I2(\core/mem_rdata_latched_21_6 ),
	.F(\core/mem_rdata_latched_5_7 )
);
defparam \core/mem_rdata_latched_5_s4 .INIT=8'h40;
LUT4 \core/mem_rdata_latched_5_s5  (
	.I0(\core/mem_rdata_latched_21_8 ),
	.I1(\core/mem_rdata_q [5]),
	.I2(\core/mem_la_firstword ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_5_8 )
);
defparam \core/mem_rdata_latched_5_s5 .INIT=16'h0A03;
LUT4 \core/mem_rdata_latched_3_s5  (
	.I0(\core/mem_rdata_q [19]),
	.I1(\core/mem_rdata_q [3]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_3_8 )
);
defparam \core/mem_rdata_latched_3_s5 .INIT=16'hF503;
LUT3 \core/mem_rdata_latched_2_s5  (
	.I0(\core/n15225_15 ),
	.I1(\core/mem_rdata_q [2]),
	.I2(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_2_8 )
);
defparam \core/mem_rdata_latched_2_s5 .INIT=8'hA3;
LUT4 \core/mem_rdata_latched_1_s4  (
	.I0(\core/mem_rdata_latched_1_10 ),
	.I1(\core/mem_rdata_latched_1_11 ),
	.I2(\core/mem_rdata_latched_1_12 ),
	.I3(\core/mem_rdata_latched_1_19 ),
	.F(\core/mem_rdata_latched_1_7 )
);
defparam \core/mem_rdata_latched_1_s4 .INIT=16'hEF00;
LUT4 \core/mem_rdata_latched_1_s5  (
	.I0(dtcm_ready),
	.I1(dtcm_rdata[1]),
	.I2(itcm_rdata[1]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_1_8 )
);
defparam \core/mem_rdata_latched_1_s5 .INIT=16'h0F77;
LUT3 \core/mem_rdata_latched_1_s6  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_6 ),
	.I2(\core/mem_rdata_latched_1_14 ),
	.F(\core/mem_rdata_latched_1_9 )
);
defparam \core/mem_rdata_latched_1_s6 .INIT=8'h01;
LUT4 \core/mem_rdata_latched_0_s4  (
	.I0(mem_rdata_16_4),
	.I1(mem_rdata_16_5),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_2_6 ),
	.F(\core/mem_rdata_latched_0_7 )
);
defparam \core/mem_rdata_latched_0_s4 .INIT=16'h4000;
LUT4 \core/mem_rdata_latched_0_s5  (
	.I0(\core/mem_xfer ),
	.I1(\core/mem_rdata_latched_0_9 ),
	.I2(\core/mem_rdata_latched_0_10 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_0_8 )
);
defparam \core/mem_rdata_latched_0_s5 .INIT=16'hF400;
LUT4 \core/n1860_s3  (
	.I0(\core/mem_rdata_q [3]),
	.I1(\core/mem_rdata_q [19]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/n1860_6 )
);
defparam \core/n1860_s3 .INIT=16'hFA0C;
LUT3 \core/n1863_s3  (
	.I0(\core/n2421_5 ),
	.I1(\core/mem_rdata_q [0]),
	.I2(\core/mem_xfer ),
	.F(\core/n1863_6 )
);
defparam \core/n1863_s3 .INIT=8'h53;
LUT4 \core/n1864_s2  (
	.I0(\core/n1864_7 ),
	.I1(\core/n1864_8 ),
	.I2(mem_rdata[31]),
	.I3(\core/mem_xfer ),
	.F(\core/n1864_5 )
);
defparam \core/n1864_s2 .INIT=16'h0EEE;
LUT4 \core/n1864_s3  (
	.I0(\core/mem_rdata_latched_31_6 ),
	.I1(\core/mem_rdata_latched_31_12 ),
	.I2(\core/mem_rdata_latched_31_8 ),
	.I3(\core/mem_rdata_latched_12_12 ),
	.F(\core/n1864_6 )
);
defparam \core/n1864_s3 .INIT=16'h4F00;
LUT4 \core/n1952_s9  (
	.I0(\core/n1952_16 ),
	.I1(\core/n1952_17 ),
	.I2(mem_rdata_25_5),
	.I3(\core/n1952_18 ),
	.F(\core/n1952_12 )
);
defparam \core/n1952_s9 .INIT=16'hEEE0;
LUT4 \core/n1952_s10  (
	.I0(\core/mem_rdata_latched_25_6 ),
	.I1(\core/n1952_17 ),
	.I2(\core/mem_rdata_latched_12_9 ),
	.I3(\core/mem_rdata_latched_25_7 ),
	.F(\core/n1952_13 )
);
defparam \core/n1952_s10 .INIT=16'h1000;
LUT4 \core/n1952_s11  (
	.I0(\core/mem_rdata_latched_0_5 ),
	.I1(\core/mem_rdata_latched_0_6 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/mem_xfer ),
	.F(\core/n1952_14 )
);
defparam \core/n1952_s11 .INIT=16'h4F00;
LUT2 \core/n2203_s5  (
	.I0(\core/n2206_11 ),
	.I1(\core/n2206_12 ),
	.F(\core/n2203_8 )
);
defparam \core/n2203_s5 .INIT=4'h8;
LUT4 \core/n2203_s6  (
	.I0(\core/n1952_14 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/n1952_22 ),
	.I3(\core/n5769_7 ),
	.F(\core/n2203_9 )
);
defparam \core/n2203_s6 .INIT=16'hB000;
LUT3 \core/n2203_s8  (
	.I0(\core/n5332_13 ),
	.I1(\core/n5332_8 ),
	.I2(\core/n1864_4 ),
	.F(\core/n2203_11 )
);
defparam \core/n2203_s8 .INIT=8'h10;
LUT3 \core/n2203_s9  (
	.I0(\core/n2212_7 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n2227_14 ),
	.F(\core/n2203_12 )
);
defparam \core/n2203_s9 .INIT=8'hD0;
LUT4 \core/n2204_s4  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n5332_13 ),
	.I3(\core/n5332_8 ),
	.F(\core/n2204_7 )
);
defparam \core/n2204_s4 .INIT=16'h000E;
LUT4 \core/n2204_s5  (
	.I0(\core/n2203_13 ),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/n2204_16 ),
	.I3(\core/n5718_8 ),
	.F(\core/n2204_8 )
);
defparam \core/n2204_s5 .INIT=16'h0E00;
LUT4 \core/n2204_s8  (
	.I0(\core/n2204_20 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2211_6 ),
	.I3(\core/n2226_8 ),
	.F(\core/n2204_11 )
);
defparam \core/n2204_s8 .INIT=16'hE000;
LUT3 \core/n2205_s3  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/n5765_10 ),
	.I2(\core/n5708_10 ),
	.F(\core/n2205_6 )
);
defparam \core/n2205_s3 .INIT=8'h80;
LUT4 \core/n2206_s5  (
	.I0(\core/n2222_11 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n5753_4 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2206_8 )
);
defparam \core/n2206_s5 .INIT=16'h0B33;
LUT3 \core/n2206_s6  (
	.I0(\core/n2206_6 ),
	.I1(\core/n2204_7 ),
	.I2(\core/n2206_13 ),
	.F(\core/n2206_9 )
);
defparam \core/n2206_s6 .INIT=8'hE0;
LUT3 \core/n2206_s7  (
	.I0(\core/n2206_14 ),
	.I1(\core/n2206_6 ),
	.I2(\core/n2206_19 ),
	.F(\core/n2206_10 )
);
defparam \core/n2206_s7 .INIT=8'hAC;
LUT4 \core/n2206_s8  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/n5332_4 ),
	.I2(\core/n5317_4 ),
	.I3(\core/n5710_7 ),
	.F(\core/n2206_11 )
);
defparam \core/n2206_s8 .INIT=16'h1000;
LUT4 \core/n2206_s9  (
	.I0(\core/mem_rdata_latched [11]),
	.I1(\core/n2226_9 ),
	.I2(\core/n2206_16 ),
	.I3(\core/mem_rdata_latched [12]),
	.F(\core/n2206_12 )
);
defparam \core/n2206_s9 .INIT=16'h1000;
LUT3 \core/n2207_s5  (
	.I0(\core/n2207_31 ),
	.I1(\core/n2207_15 ),
	.I2(\core/n2203_17 ),
	.F(\core/n2207_8 )
);
defparam \core/n2207_s5 .INIT=8'hE0;
LUT2 \core/n2207_s6  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/n5752_4 ),
	.F(\core/n2207_9 )
);
defparam \core/n2207_s6 .INIT=4'h8;
LUT4 \core/n2207_s8  (
	.I0(\core/n5765_10 ),
	.I1(\core/n2226_9 ),
	.I2(\core/n2207_23 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2207_11 )
);
defparam \core/n2207_s8 .INIT=16'h8F00;
LUT3 \core/n2207_s9  (
	.I0(\core/n2207_15 ),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n5752_4 ),
	.F(\core/n2207_12 )
);
defparam \core/n2207_s9 .INIT=8'hCA;
LUT3 \core/n2207_s12  (
	.I0(\core/mem_rdata_latched [27]),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/mem_xfer ),
	.F(\core/n2207_15 )
);
defparam \core/n2207_s12 .INIT=8'hAC;
LUT3 \core/n2207_s13  (
	.I0(\core/n2226_9 ),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n1864_4 ),
	.F(\core/n2207_16 )
);
defparam \core/n2207_s13 .INIT=8'hCA;
LUT3 \core/n2208_s5  (
	.I0(\core/n2208_13 ),
	.I1(\core/n2207_31 ),
	.I2(\core/n2203_17 ),
	.F(\core/n2208_8 )
);
defparam \core/n2208_s5 .INIT=8'hE0;
LUT4 \core/n2208_s7  (
	.I0(\core/n2208_13 ),
	.I1(\core/n2204_7 ),
	.I2(\core/n2208_22 ),
	.I3(\core/n2208_15 ),
	.F(\core/n2208_10 )
);
defparam \core/n2208_s7 .INIT=16'h0D00;
LUT4 \core/n2208_s10  (
	.I0(\core/mem_rdata_latched_26_9 ),
	.I1(\core/mem_la_secondword ),
	.I2(\core/mem_rdata_latched_26_5 ),
	.I3(\core/n2208_18 ),
	.F(\core/n2208_13 )
);
defparam \core/n2208_s10 .INIT=16'h000D;
LUT3 \core/n2209_s4  (
	.I0(\core/n2209_12 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n5752_4 ),
	.F(\core/n2209_7 )
);
defparam \core/n2209_s4 .INIT=8'hC5;
LUT3 \core/n2209_s6  (
	.I0(\core/n2209_12 ),
	.I1(\core/n2207_31 ),
	.I2(\core/n2203_17 ),
	.F(\core/n2209_9 )
);
defparam \core/n2209_s6 .INIT=8'hD0;
LUT4 \core/n2209_s7  (
	.I0(\core/n2209_13 ),
	.I1(\core/n5714_14 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2209_10 )
);
defparam \core/n2209_s7 .INIT=16'h0C05;
LUT4 \core/n2209_s8  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5708_10 ),
	.I2(\core/n2209_13 ),
	.I3(\core/n2211_6 ),
	.F(\core/n2209_11 )
);
defparam \core/n2209_s8 .INIT=16'hFE00;
LUT3 \core/n2209_s9  (
	.I0(\core/mem_rdata_latched [25]),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/mem_xfer ),
	.F(\core/n2209_12 )
);
defparam \core/n2209_s9 .INIT=8'h53;
LUT3 \core/n2210_s6  (
	.I0(\core/mem_rdata_latched [24]),
	.I1(\core/mem_rdata_q [24]),
	.I2(\core/mem_xfer ),
	.F(\core/n2210_9 )
);
defparam \core/n2210_s6 .INIT=8'hAC;
LUT4 \core/n2210_s7  (
	.I0(\core/n2206_12 ),
	.I1(\core/n5766_7 ),
	.I2(\core/n5710_7 ),
	.I3(\core/n2210_12 ),
	.F(\core/n2210_10 )
);
defparam \core/n2210_s7 .INIT=16'h4F00;
LUT4 \core/n2211_s5  (
	.I0(\core/mem_rdata_latched [5]),
	.I1(\core/n5752_4 ),
	.I2(\core/n5707_8 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2211_8 )
);
defparam \core/n2211_s5 .INIT=16'h7F00;
LUT4 \core/n2211_s7  (
	.I0(\core/n2211_13 ),
	.I1(\core/n2222_11 ),
	.I2(\core/n2212_7 ),
	.I3(\core/n2226_8 ),
	.F(\core/n2211_10 )
);
defparam \core/n2211_s7 .INIT=16'hD000;
LUT4 \core/n2211_s8  (
	.I0(\core/n2211_7 ),
	.I1(\core/n2211_18 ),
	.I2(\core/n2203_11 ),
	.I3(\core/n5708_10 ),
	.F(\core/n2211_11 )
);
defparam \core/n2211_s8 .INIT=16'h3500;
LUT4 \core/n2211_s9  (
	.I0(\core/mem_rdata_latched [5]),
	.I1(\core/n2212_7 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n2211_6 ),
	.F(\core/n2211_12 )
);
defparam \core/n2211_s9 .INIT=16'hEF00;
LUT4 \core/n2212_s4  (
	.I0(\core/n5752_4 ),
	.I1(\core/n5753_4 ),
	.I2(\core/n2212_12 ),
	.I3(\core/n2203_11 ),
	.F(\core/n2212_7 )
);
defparam \core/n2212_s4 .INIT=16'h00BF;
LUT3 \core/n2212_s5  (
	.I0(\core/n2212_9 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n2203_11 ),
	.F(\core/n2212_8 )
);
defparam \core/n2212_s5 .INIT=8'hCA;
LUT3 \core/n2212_s6  (
	.I0(\core/mem_rdata_latched [22]),
	.I1(\core/mem_rdata_q [22]),
	.I2(\core/mem_xfer ),
	.F(\core/n2212_9 )
);
defparam \core/n2212_s6 .INIT=8'hAC;
LUT2 \core/n2212_s7  (
	.I0(\core/n5752_4 ),
	.I1(\core/n1864_4 ),
	.F(\core/n2212_10 )
);
defparam \core/n2212_s7 .INIT=4'h8;
LUT4 \core/n2213_s4  (
	.I0(\core/n2212_10 ),
	.I1(\core/n2213_5 ),
	.I2(\core/n2222_11 ),
	.I3(\core/n2211_13 ),
	.F(\core/n2213_7 )
);
defparam \core/n2213_s4 .INIT=16'hE0EE;
LUT4 \core/n2213_s6  (
	.I0(\core/n2213_5 ),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/n5707_8 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2213_9 )
);
defparam \core/n2213_s6 .INIT=16'h0D00;
LUT4 \core/n2214_s4  (
	.I0(\core/n2212_10 ),
	.I1(\core/n2214_6 ),
	.I2(\core/n2222_11 ),
	.I3(\core/n2211_13 ),
	.F(\core/n2214_7 )
);
defparam \core/n2214_s4 .INIT=16'hE0EE;
LUT4 \core/n2220_s4  (
	.I0(\core/n5317_4 ),
	.I1(\core/n2220_6 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n2222_7 ),
	.F(\core/n2220_7 )
);
defparam \core/n2220_s4 .INIT=16'h3A00;
LUT4 \core/n2220_s5  (
	.I0(\core/n5708_4 ),
	.I1(\core/n2222_11 ),
	.I2(\core/n2206_19 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2220_8 )
);
defparam \core/n2220_s5 .INIT=16'hD000;
LUT4 \core/n2220_s6  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_xfer ),
	.I2(\core/n5753_4 ),
	.I3(\core/n2220_11 ),
	.F(\core/n2220_9 )
);
defparam \core/n2220_s6 .INIT=16'h4F00;
LUT4 \core/n2220_s7  (
	.I0(\core/n5753_4 ),
	.I1(\core/n2207_27 ),
	.I2(\core/n5752_4 ),
	.I3(\core/n2220_12 ),
	.F(\core/n2220_10 )
);
defparam \core/n2220_s7 .INIT=16'h1F00;
LUT4 \core/n2221_s5  (
	.I0(\core/n5709_4 ),
	.I1(\core/n2222_11 ),
	.I2(\core/n2221_11 ),
	.I3(\core/n2221_12 ),
	.F(\core/n2221_8 )
);
defparam \core/n2221_s5 .INIT=16'h000D;
LUT4 \core/n2221_s6  (
	.I0(\core/n5771_8 ),
	.I1(\core/n5769_6 ),
	.I2(\core/n2203_11 ),
	.I3(\core/n2226_8 ),
	.F(\core/n2221_9 )
);
defparam \core/n2221_s6 .INIT=16'h0100;
LUT2 \core/n2221_s7  (
	.I0(\core/n5752_4 ),
	.I1(\core/n5769_7 ),
	.F(\core/n2221_10 )
);
defparam \core/n2221_s7 .INIT=4'h8;
LUT2 \core/n2222_s4  (
	.I0(\core/mem_rdata_latched [11]),
	.I1(\core/mem_rdata_latched [10]),
	.F(\core/n2222_7 )
);
defparam \core/n2222_s4 .INIT=4'h8;
LUT4 \core/n2222_s5  (
	.I0(\core/mem_xfer ),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/n5393_6 ),
	.I3(\core/mem_rdata_latched [12]),
	.F(\core/n2222_8 )
);
defparam \core/n2222_s5 .INIT=16'hEEF0;
LUT4 \core/n2222_s7  (
	.I0(\core/n2204_7 ),
	.I1(\core/n2222_18 ),
	.I2(\core/n2222_14 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2222_10 )
);
defparam \core/n2222_s7 .INIT=16'hFE00;
LUT3 \core/n2222_s8  (
	.I0(\core/mem_rdata_latched [11]),
	.I1(\core/n2206_16 ),
	.I2(\core/n2226_9 ),
	.F(\core/n2222_11 )
);
defparam \core/n2222_s8 .INIT=8'h40;
LUT2 \core/n2222_s9  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/n5752_4 ),
	.F(\core/n2222_12 )
);
defparam \core/n2222_s9 .INIT=4'h8;
LUT3 \core/n2222_s11  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_xfer ),
	.F(\core/n2222_14 )
);
defparam \core/n2222_s11 .INIT=8'h53;
LUT4 \core/n2222_s12  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/n2211_6 ),
	.I2(\core/n5765_10 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2222_15 )
);
defparam \core/n2222_s12 .INIT=16'h00BF;
LUT4 \core/n2226_s7  (
	.I0(\core/mem_rdata_latched_24_6 ),
	.I1(\core/mem_rdata_latched_12_12 ),
	.I2(\core/mem_rdata_latched_4_6 ),
	.I3(\core/n2226_13 ),
	.F(\core/n2226_11 )
);
defparam \core/n2226_s7 .INIT=16'h4070;
LUT4 \core/n2227_s5  (
	.I0(\core/mem_xfer ),
	.I1(mem_rdata[23]),
	.I2(\core/mem_rdata_latched_4_6 ),
	.I3(\core/n2227_10 ),
	.F(\core/n2227_8 )
);
defparam \core/n2227_s5 .INIT=16'h00D0;
LUT4 \core/n2227_s6  (
	.I0(\core/mem_rdata_latched_23_4 ),
	.I1(\core/mem_rdata_latched_4_6 ),
	.I2(\core/mem_16bit_buffer [7]),
	.I3(\core/mem_rdata_latched_12_12 ),
	.F(\core/n2227_9 )
);
defparam \core/n2227_s6 .INIT=16'h8BCF;
LUT4 \core/n2421_s3  (
	.I0(\core/n2421_8 ),
	.I1(\core/n2421_9 ),
	.I2(\core/n2421_10 ),
	.I3(\core/n2421_11 ),
	.F(\core/n2421_6 )
);
defparam \core/n2421_s3 .INIT=16'hEF00;
LUT4 \core/n2421_s4  (
	.I0(wbmem_ready),
	.I1(wbmem_rdata[0]),
	.I2(dtcm_rdata[0]),
	.I3(dtcm_ready),
	.F(\core/n2421_7 )
);
defparam \core/n2421_s4 .INIT=16'h0F77;
LUT4 \core/n5306_s2  (
	.I0(\core/mem_xfer ),
	.I1(\core/n5306_8 ),
	.I2(\core/mem_state_1_14 ),
	.I3(n519_5),
	.F(\core/n5306_5 )
);
defparam \core/n5306_s2 .INIT=16'h00F8;
LUT3 \core/n5332_s3  (
	.I0(\core/mem_16bit_buffer [4]),
	.I1(\core/mem_16bit_buffer [3]),
	.I2(\core/mem_rdata_latched_4_6 ),
	.F(\core/n5332_6 )
);
defparam \core/n5332_s3 .INIT=8'h01;
LUT4 \core/n5332_s5  (
	.I0(\core/n5332_9 ),
	.I1(\core/n5332_10 ),
	.I2(\core/n5332_11 ),
	.I3(\core/mem_rdata_latched_4_6 ),
	.F(\core/n5332_8 )
);
defparam \core/n5332_s5 .INIT=16'h0D00;
LUT4 \core/n5359_s5  (
	.I0(\core/mem_rdata_latched [26]),
	.I1(\core/mem_rdata_latched [27]),
	.I2(\core/mem_rdata_latched [25]),
	.I3(\core/mem_rdata_latched [24]),
	.F(\core/n5359_8 )
);
defparam \core/n5359_s5 .INIT=16'h4000;
LUT3 \core/n5359_s6  (
	.I0(\core/mem_rdata_latched [23]),
	.I1(\core/mem_rdata_latched [20]),
	.I2(\core/n1860_4 ),
	.F(\core/n5359_9 )
);
defparam \core/n5359_s6 .INIT=8'h10;
LUT4 \core/n5359_s7  (
	.I0(\core/mem_rdata_latched [31]),
	.I1(\core/mem_rdata_latched [30]),
	.I2(\core/mem_rdata_latched [28]),
	.I3(\core/mem_rdata_latched [21]),
	.F(\core/n5359_10 )
);
defparam \core/n5359_s7 .INIT=16'h4000;
LUT3 \core/n5359_s8  (
	.I0(\core/mem_rdata_latched [11]),
	.I1(\core/n2226_9 ),
	.I2(\core/n2206_16 ),
	.F(\core/n5359_11 )
);
defparam \core/n5359_s8 .INIT=8'h10;
LUT4 \core/n5359_s9  (
	.I0(\core/n1861_4 ),
	.I1(\core/n1862_10 ),
	.I2(\core/mem_rdata_latched [29]),
	.I3(\core/n1863_4 ),
	.F(\core/n5359_12 )
);
defparam \core/n5359_s9 .INIT=16'h0020;
LUT3 \core/n5707_s2  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/mem_rdata_latched [12]),
	.F(\core/n5707_5 )
);
defparam \core/n5707_s2 .INIT=8'hB0;
LUT4 \core/n5710_s4  (
	.I0(\core/n5332_13 ),
	.I1(\core/n5332_8 ),
	.I2(\core/n5752_4 ),
	.I3(\core/n1864_4 ),
	.F(\core/n5710_7 )
);
defparam \core/n5710_s4 .INIT=16'h0001;
LUT4 \core/n5710_s5  (
	.I0(\core/n5752_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2203_11 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n5710_8 )
);
defparam \core/n5710_s5 .INIT=16'h004F;
LUT4 \core/n5710_s6  (
	.I0(\core/n5753_4 ),
	.I1(\core/n5772_7 ),
	.I2(\core/n5708_14 ),
	.I3(\core/n1864_4 ),
	.F(\core/n5710_9 )
);
defparam \core/n5710_s6 .INIT=16'hBBF0;
LUT4 \core/n5710_s8  (
	.I0(\core/n2207_25 ),
	.I1(\core/n5771_8 ),
	.I2(\core/mem_rdata_latched [2]),
	.I3(\core/n5707_8 ),
	.F(\core/n5710_11 )
);
defparam \core/n5710_s8 .INIT=16'h0777;
LUT4 \core/n5712_s3  (
	.I0(\core/n5359_11 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5766_7 ),
	.I3(\core/n5710_7 ),
	.F(\core/n5712_6 )
);
defparam \core/n5712_s3 .INIT=16'h5C00;
LUT4 \core/n5712_s4  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n5765_10 ),
	.F(\core/n5712_7 )
);
defparam \core/n5712_s4 .INIT=16'h1C00;
LUT4 \core/n5713_s4  (
	.I0(\core/n5752_4 ),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/n1864_4 ),
	.I3(\core/n2222_18 ),
	.F(\core/n5713_7 )
);
defparam \core/n5713_s4 .INIT=16'h4F00;
LUT3 \core/n5713_s5  (
	.I0(\core/n5752_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5707_5 ),
	.F(\core/n5713_8 )
);
defparam \core/n5713_s5 .INIT=8'h10;
LUT2 \core/n5713_s6  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5332_5 ),
	.F(\core/n5713_9 )
);
defparam \core/n5713_s6 .INIT=4'h8;
LUT4 \core/n5715_s4  (
	.I0(\core/n5753_4 ),
	.I1(\core/n5772_7 ),
	.I2(\core/n2222_11 ),
	.I3(\core/n5752_4 ),
	.F(\core/n5715_7 )
);
defparam \core/n5715_s4 .INIT=16'h1000;
LUT4 \core/n5715_s5  (
	.I0(\core/n2206_11 ),
	.I1(\core/n5715_9 ),
	.I2(\core/n5713_9 ),
	.I3(\core/n2226_9 ),
	.F(\core/n5715_8 )
);
defparam \core/n5715_s5 .INIT=16'hFE00;
LUT3 \core/n5718_s2  (
	.I0(\core/mem_rdata_latched [11]),
	.I1(\core/n2226_8 ),
	.I2(\core/n5332_5 ),
	.F(\core/n5718_5 )
);
defparam \core/n5718_s2 .INIT=8'h40;
LUT4 \core/n5720_s2  (
	.I0(\core/n5714_14 ),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/n1864_4 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5720_5 )
);
defparam \core/n5720_s2 .INIT=16'h000E;
LUT3 \core/n5752_s2  (
	.I0(mem_rdata_30_5),
	.I1(mem_rdata_30_4),
	.I2(\core/mem_rdata_latched_12_9 ),
	.F(\core/n5752_5 )
);
defparam \core/n5752_s2 .INIT=8'hD0;
LUT3 \core/n5752_s3  (
	.I0(\core/mem_rdata_latched_30_7 ),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_rdata_latched_4_6 ),
	.F(\core/n5752_6 )
);
defparam \core/n5752_s3 .INIT=8'h70;
LUT4 \core/n5752_s5  (
	.I0(\core/mem_rdata_q [30]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_firstword ),
	.F(\core/n5752_8 )
);
defparam \core/n5752_s5 .INIT=16'hFA0C;
LUT4 \core/n5765_s4  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5359_11 ),
	.I2(\core/n5317_4 ),
	.I3(\core/n5708_10 ),
	.F(\core/n5765_7 )
);
defparam \core/n5765_s4 .INIT=16'hBF00;
LUT4 \core/n5921_s2  (
	.I0(\core/mem_rdata_q [28]),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/mem_rdata_q [26]),
	.I3(\core/mem_rdata_q [25]),
	.F(\core/n5921_5 )
);
defparam \core/n5921_s2 .INIT=16'h0001;
LUT3 \core/n5921_s3  (
	.I0(\core/mem_rdata_q [31]),
	.I1(\core/mem_rdata_q [30]),
	.I2(\core/mem_rdata_q [29]),
	.F(\core/n5921_6 )
);
defparam \core/n5921_s3 .INIT=8'h01;
LUT4 \core/n6005_s4  (
	.I0(\core/n5853_4 ),
	.I1(\core/n6005_10 ),
	.I2(\core/n6005_11 ),
	.I3(\core/n6005_12 ),
	.F(\core/n6005_7 )
);
defparam \core/n6005_s4 .INIT=16'h8000;
LUT4 \core/n6005_s5  (
	.I0(\core/mem_rdata_q [5]),
	.I1(\core/mem_rdata_q [4]),
	.I2(\core/mem_rdata_q [2]),
	.I3(\core/mem_rdata_q [1]),
	.F(\core/n6005_8 )
);
defparam \core/n6005_s5 .INIT=16'h0100;
LUT4 \core/n6005_s6  (
	.I0(\core/mem_rdata_q [6]),
	.I1(\core/mem_rdata_q [3]),
	.I2(\core/mem_rdata_q [0]),
	.I3(\core/n5856_4 ),
	.F(\core/n6005_9 )
);
defparam \core/n6005_s6 .INIT=16'h0100;
LUT4 \core/n6015_s2  (
	.I0(\core/mem_rdata_q [3]),
	.I1(\core/mem_rdata_q [5]),
	.I2(\core/mem_rdata_q [4]),
	.I3(\core/mem_rdata_q [6]),
	.F(\core/n6015_5 )
);
defparam \core/n6015_s2 .INIT=16'h4000;
LUT3 \core/n6015_s3  (
	.I0(\core/mem_rdata_q [2]),
	.I1(\core/mem_rdata_q [1]),
	.I2(\core/mem_rdata_q [0]),
	.F(\core/n6015_6 )
);
defparam \core/n6015_s3 .INIT=8'h40;
LUT4 \core/n6093_s2  (
	.I0(\core/mem_rdata_q [6]),
	.I1(\core/mem_rdata_q [5]),
	.I2(\core/mem_rdata_q [4]),
	.I3(\core/mem_rdata_q [3]),
	.F(\core/n6093_5 )
);
defparam \core/n6093_s2 .INIT=16'h0100;
LUT4 \core/n21128_s3  (
	.I0(\core/latched_branch ),
	.I1(\core/latched_store ),
	.I2(\core/n15195_9 ),
	.I3(\core/n23188_5 ),
	.F(\core/n21128_6 )
);
defparam \core/n21128_s3 .INIT=16'hEF00;
LUT4 \core/n11111_s3  (
	.I0(\core/latched_csr [6]),
	.I1(\core/latched_csr [11]),
	.I2(\core/latched_csr [10]),
	.I3(\core/latched_csr [7]),
	.F(\core/n11111_6 )
);
defparam \core/n11111_s3 .INIT=16'h1000;
LUT2 \core/n11111_s4  (
	.I0(\core/latched_csr [8]),
	.I1(\core/latched_csr [9]),
	.F(\core/n11111_7 )
);
defparam \core/n11111_s4 .INIT=4'h8;
LUT4 \core/n11234_s3  (
	.I0(\core/latched_csr [10]),
	.I1(\core/latched_csr [11]),
	.I2(\core/n11111_7 ),
	.I3(\core/csrregs_write ),
	.F(\core/n11234_6 )
);
defparam \core/n11234_s3 .INIT=16'h1000;
LUT2 \core/n11340_s2  (
	.I0(\core/latched_csr [4]),
	.I1(\core/latched_csr [5]),
	.F(\core/n11340_5 )
);
defparam \core/n11340_s2 .INIT=4'h1;
LUT4 \core/n11457_s5  (
	.I0(\core/next_irq_pending [6]),
	.I1(\core/next_irq_pending [7]),
	.I2(\core/next_irq_pending [8]),
	.I3(\core/next_irq_pending [11]),
	.F(\core/n11457_8 )
);
defparam \core/n11457_s5 .INIT=16'h0001;
LUT4 \core/n11457_s6  (
	.I0(\core/next_irq_pending [16]),
	.I1(\core/next_irq_pending [17]),
	.I2(\core/next_irq_pending [18]),
	.I3(\core/next_irq_pending [19]),
	.F(\core/n11457_9 )
);
defparam \core/n11457_s6 .INIT=16'h0001;
LUT4 \core/n11457_s7  (
	.I0(\core/next_irq_pending [28]),
	.I1(\core/next_irq_pending [29]),
	.I2(\core/next_irq_pending [30]),
	.I3(\core/next_irq_pending [31]),
	.F(\core/n11457_10 )
);
defparam \core/n11457_s7 .INIT=16'h0001;
LUT4 \core/n11457_s8  (
	.I0(\core/next_irq_pending [24]),
	.I1(\core/next_irq_pending [25]),
	.I2(\core/next_irq_pending [26]),
	.I3(\core/next_irq_pending [27]),
	.F(\core/n11457_11 )
);
defparam \core/n11457_s8 .INIT=16'h0001;
LUT3 \core/n11539_s4  (
	.I0(\core/n1952_14 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/n11539_12 ),
	.F(\core/n11539_7 )
);
defparam \core/n11539_s4 .INIT=8'hB0;
LUT2 \core/n11539_s5  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/mem_do_wdata ),
	.F(\core/n11539_8 )
);
defparam \core/n11539_s5 .INIT=4'h1;
LUT4 \core/n11540_s3  (
	.I0(\core/n11539_14 ),
	.I1(\core/n11509_19 ),
	.I2(\core/csr_mtval_31_11 ),
	.I3(\core/csr_mcause_30_11 ),
	.F(\core/n11540_6 )
);
defparam \core/n11540_s3 .INIT=16'h0001;
LUT4 \core/n11639_s4  (
	.I0(\core/latched_csr [2]),
	.I1(\core/latched_csr [3]),
	.I2(\core/latched_csr [0]),
	.I3(\core/latched_csr [1]),
	.F(\core/n11639_7 )
);
defparam \core/n11639_s4 .INIT=16'h1000;
LUT4 \core/n12232_s3  (
	.I0(\core/csr_cycle [4]),
	.I1(\core/csr_cycle [5]),
	.I2(\core/csr_cycle [6]),
	.I3(\core/csr_cycle [7]),
	.F(\core/n12232_6 )
);
defparam \core/n12232_s3 .INIT=16'h8000;
LUT4 \core/n12232_s4  (
	.I0(\core/csr_cycle [0]),
	.I1(\core/csr_cycle [1]),
	.I2(\core/csr_cycle [2]),
	.I3(\core/csr_cycle [3]),
	.F(\core/n12232_7 )
);
defparam \core/n12232_s4 .INIT=16'h8000;
LUT4 \core/n12232_s5  (
	.I0(\core/csr_cycle [12]),
	.I1(\core/csr_cycle [13]),
	.I2(\core/csr_cycle [14]),
	.I3(\core/csr_cycle [15]),
	.F(\core/n12232_8 )
);
defparam \core/n12232_s5 .INIT=16'h8000;
LUT4 \core/n12232_s6  (
	.I0(\core/csr_cycle [8]),
	.I1(\core/csr_cycle [9]),
	.I2(\core/csr_cycle [10]),
	.I3(\core/csr_cycle [11]),
	.F(\core/n12232_9 )
);
defparam \core/n12232_s6 .INIT=16'h8000;
LUT4 \core/n12232_s7  (
	.I0(\core/csr_cycle [20]),
	.I1(\core/csr_cycle [21]),
	.I2(\core/csr_cycle [22]),
	.I3(\core/csr_cycle [23]),
	.F(\core/n12232_10 )
);
defparam \core/n12232_s7 .INIT=16'h8000;
LUT4 \core/n12232_s8  (
	.I0(\core/csr_cycle [16]),
	.I1(\core/csr_cycle [17]),
	.I2(\core/csr_cycle [18]),
	.I3(\core/csr_cycle [19]),
	.F(\core/n12232_11 )
);
defparam \core/n12232_s8 .INIT=16'h8000;
LUT4 \core/n12232_s9  (
	.I0(\core/csr_cycle [28]),
	.I1(\core/csr_cycle [29]),
	.I2(\core/csr_cycle [30]),
	.I3(\core/csr_cycle [31]),
	.F(\core/n12232_12 )
);
defparam \core/n12232_s9 .INIT=16'h8000;
LUT4 \core/n12232_s10  (
	.I0(\core/csr_cycle [24]),
	.I1(\core/csr_cycle [25]),
	.I2(\core/csr_cycle [26]),
	.I3(\core/csr_cycle [27]),
	.F(\core/n12232_13 )
);
defparam \core/n12232_s10 .INIT=16'h8000;
LUT4 \core/n12409_s2  (
	.I0(\core/timer [24]),
	.I1(\core/timer [25]),
	.I2(\core/n12415_5 ),
	.I3(\core/n12410_5 ),
	.F(\core/n12409_5 )
);
defparam \core/n12409_s2 .INIT=16'h1000;
LUT4 \core/n12410_s2  (
	.I0(\core/timer [20]),
	.I1(\core/timer [21]),
	.I2(\core/timer [22]),
	.I3(\core/timer [23]),
	.F(\core/n12410_5 )
);
defparam \core/n12410_s2 .INIT=16'h0001;
LUT2 \core/n12415_s2  (
	.I0(\core/timer [18]),
	.I1(\core/timer [19]),
	.F(\core/n12415_5 )
);
defparam \core/n12415_s2 .INIT=4'h1;
LUT4 \core/n12417_s2  (
	.I0(\core/timer [14]),
	.I1(\core/timer [15]),
	.I2(\core/timer [16]),
	.I3(\core/timer [17]),
	.F(\core/n12417_5 )
);
defparam \core/n12417_s2 .INIT=16'h0001;
LUT4 \core/n12425_s2  (
	.I0(\core/timer [6]),
	.I1(\core/timer [7]),
	.I2(\core/timer [8]),
	.I3(\core/timer [9]),
	.F(\core/n12425_5 )
);
defparam \core/n12425_s2 .INIT=16'h0001;
LUT3 \core/n15091_s2  (
	.I0(\core/n12411_4 ),
	.I1(\core/n15091_6 ),
	.I2(\core/n15091_7 ),
	.F(\core/n15091_5 )
);
defparam \core/n15091_s2 .INIT=8'h40;
LUT3 \core/n23373_s2  (
	.I0(\core/dbg_active ),
	.I1(\core/dbg_delay ),
	.I2(\core/n23373_6 ),
	.F(\core/n23373_5 )
);
defparam \core/n23373_s2 .INIT=8'h10;
LUT4 \core/n22998_s3  (
	.I0(\core/csr_instret [20]),
	.I1(\core/csr_instret [21]),
	.I2(\core/csr_instret [22]),
	.I3(\core/csr_instret [23]),
	.F(\core/n22998_6 )
);
defparam \core/n22998_s3 .INIT=16'h8000;
LUT4 \core/n22998_s4  (
	.I0(\core/csr_instret [16]),
	.I1(\core/csr_instret [17]),
	.I2(\core/csr_instret [18]),
	.I3(\core/csr_instret [19]),
	.F(\core/n22998_7 )
);
defparam \core/n22998_s4 .INIT=16'h8000;
LUT4 \core/n22998_s5  (
	.I0(\core/csr_instret [28]),
	.I1(\core/csr_instret [29]),
	.I2(\core/csr_instret [30]),
	.I3(\core/csr_instret [31]),
	.F(\core/n22998_8 )
);
defparam \core/n22998_s5 .INIT=16'h8000;
LUT4 \core/n22998_s6  (
	.I0(\core/csr_instret [24]),
	.I1(\core/csr_instret [25]),
	.I2(\core/csr_instret [26]),
	.I3(\core/csr_instret [27]),
	.F(\core/n22998_9 )
);
defparam \core/n22998_s6 .INIT=16'h8000;
LUT4 \core/n22998_s7  (
	.I0(\core/csr_instret [4]),
	.I1(\core/csr_instret [5]),
	.I2(\core/csr_instret [6]),
	.I3(\core/csr_instret [7]),
	.F(\core/n22998_10 )
);
defparam \core/n22998_s7 .INIT=16'h8000;
LUT4 \core/n22998_s8  (
	.I0(\core/csr_instret [0]),
	.I1(\core/csr_instret [1]),
	.I2(\core/csr_instret [2]),
	.I3(\core/csr_instret [3]),
	.F(\core/n22998_11 )
);
defparam \core/n22998_s8 .INIT=16'h8000;
LUT4 \core/n22998_s9  (
	.I0(\core/csr_instret [12]),
	.I1(\core/csr_instret [13]),
	.I2(\core/csr_instret [14]),
	.I3(\core/csr_instret [15]),
	.F(\core/n22998_12 )
);
defparam \core/n22998_s9 .INIT=16'h8000;
LUT4 \core/n22998_s10  (
	.I0(\core/csr_instret [8]),
	.I1(\core/csr_instret [9]),
	.I2(\core/csr_instret [10]),
	.I3(\core/csr_instret [11]),
	.F(\core/n22998_13 )
);
defparam \core/n22998_s10 .INIT=16'h8000;
LUT4 \core/n23160_s2  (
	.I0(\core/n23160_18 ),
	.I1(\core/n23160_22 ),
	.I2(\core/n23160_9 ),
	.I3(\core/n23160_10 ),
	.F(\core/n23160_5 )
);
defparam \core/n23160_s2 .INIT=16'h8000;
LUT4 \core/n23160_s3  (
	.I0(\core/n23160_11 ),
	.I1(\core/n23160_12 ),
	.I2(\core/n23160_13 ),
	.I3(\core/n23160_14 ),
	.F(\core/n23160_6 )
);
defparam \core/n23160_s3 .INIT=16'h8000;
LUT3 \core/n23364_s3  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op1 [1]),
	.I2(\core/reg_op1 [0]),
	.F(\core/n23364_6 )
);
defparam \core/n23364_s3 .INIT=8'h0B;
LUT4 \core/n16134_s2  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/cpu_state.cpu_state_trap ),
	.I2(\core/reg_op1_31_12 ),
	.I3(\core/reg_op2_31_7 ),
	.F(\core/n16134_5 )
);
defparam \core/n16134_s2 .INIT=16'h1000;
LUT4 \core/wr_dcsr_ena_s5  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [11]),
	.I2(\core/decoded_csr [10]),
	.I3(\core/decoded_csr [7]),
	.F(\core/wr_dcsr_ena_7 )
);
defparam \core/wr_dcsr_ena_s5 .INIT=16'h1000;
LUT2 \core/wr_dcsr_ena_s6  (
	.I0(\core/decoded_csr [8]),
	.I1(\core/decoded_csr [9]),
	.F(\core/wr_dcsr_ena_8 )
);
defparam \core/wr_dcsr_ena_s6 .INIT=4'h8;
LUT4 \core/wr_dcsr_ena_s7  (
	.I0(\core/decoded_csr [2]),
	.I1(\core/decoded_csr [3]),
	.I2(\core/decoded_csr [4]),
	.I3(\core/decoded_csr [5]),
	.F(\core/wr_dcsr_ena_9 )
);
defparam \core/wr_dcsr_ena_s7 .INIT=16'h1000;
LUT2 \core/n15970_s6  (
	.I0(\core/decoder_trigger ),
	.I1(\core/do_waitirq ),
	.F(\core/n15970_10 )
);
defparam \core/n15970_s6 .INIT=4'h1;
LUT2 \core/mem_16bit_buffer_15_s5  (
	.I0(\core/mem_la_firstword ),
	.I1(\core/mem_xfer_12 ),
	.F(\core/mem_16bit_buffer_15_9 )
);
defparam \core/mem_16bit_buffer_15_s5 .INIT=4'h8;
LUT3 \core/csr_mepc_31_s6  (
	.I0(\core/next_irq_pending [4]),
	.I1(\core/next_irq_pending [1]),
	.I2(\core/next_irq_pending [3]),
	.F(\core/csr_mepc_31_11 )
);
defparam \core/csr_mepc_31_s6 .INIT=8'h01;
LUT4 \core/n6238_s9  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [4]),
	.I2(\core/mem_rdata_q [19]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6238_13 )
);
defparam \core/n6238_s9 .INIT=16'h0777;
LUT4 \core/n6241_s8  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [3]),
	.I2(\core/mem_rdata_q [18]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6241_12 )
);
defparam \core/n6241_s8 .INIT=16'h0777;
LUT4 \core/n6244_s8  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [2]),
	.I2(\core/mem_rdata_q [17]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6244_12 )
);
defparam \core/n6244_s8 .INIT=16'h0777;
LUT4 \core/n6247_s8  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [1]),
	.I2(\core/mem_rdata_q [16]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6247_12 )
);
defparam \core/n6247_s8 .INIT=16'h0777;
LUT2 \core/alu_out_31_s10  (
	.I0(\core/instr_xor ),
	.I1(\core/instr_xori ),
	.F(\core/alu_out_31_14 )
);
defparam \core/alu_out_31_s10 .INIT=4'h1;
LUT2 \core/alu_out_31_s11  (
	.I0(\core/instr_or ),
	.I1(\core/instr_ori ),
	.F(\core/alu_out_31_15 )
);
defparam \core/alu_out_31_s11 .INIT=4'h1;
LUT2 \core/alu_out_31_s12  (
	.I0(\core/instr_and ),
	.I1(\core/instr_andi ),
	.F(\core/alu_out_31_16 )
);
defparam \core/alu_out_31_s12 .INIT=4'h1;
LUT4 \core/alu_out_0_s10  (
	.I0(\core/is_sltiu_bltu_sltu ),
	.I1(\core/instr_bgeu ),
	.I2(\core/alu_out_0_17 ),
	.I3(\core/alu_out_0_18 ),
	.F(\core/alu_out_0_14 )
);
defparam \core/alu_out_0_s10 .INIT=16'h0053;
LUT4 \core/alu_out_0_s11  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op1 [0]),
	.I2(\core/reg_op2 [0]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_0_15 )
);
defparam \core/alu_out_0_s11 .INIT=16'h14FC;
LUT4 \core/alu_out_0_s12  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [0]),
	.I2(\core/alu_out_31_20 ),
	.I3(\core/reg_op2 [0]),
	.F(\core/alu_out_0_16 )
);
defparam \core/alu_out_0_s12 .INIT=16'h4F00;
LUT2 \core/cpuregs_wrdata_3_s8  (
	.I0(\core/irq_mask [3]),
	.I1(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_3_12 )
);
defparam \core/cpuregs_wrdata_3_s8 .INIT=4'h4;
LUT3 \core/cpuregs_wrdata_3_s9  (
	.I0(\core/alu_out_q [3]),
	.I1(\core/reg_out [3]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_3_13 )
);
defparam \core/cpuregs_wrdata_3_s9 .INIT=8'hAC;
LUT4 \core/n12634_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/n12634_15 ),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/n12634_12 )
);
defparam \core/n12634_s8 .INIT=16'hF00E;
LUT3 \core/n15196_s11  (
	.I0(\core/instr_retirq ),
	.I1(\core/instr_setq ),
	.I2(\core/instr_getq ),
	.F(\core/n15196_15 )
);
defparam \core/n15196_s11 .INIT=8'h01;
LUT3 \core/n15196_s12  (
	.I0(dpc_r[31]),
	.I1(\core/instr_dret ),
	.I2(\core/n15196_21 ),
	.F(\core/n15196_16 )
);
defparam \core/n15196_s12 .INIT=8'h70;
LUT3 \core/n15196_s13  (
	.I0(\core/mem_wordsize [1]),
	.I1(\core/mem_wordsize [0]),
	.I2(\core/latched_is_lu ),
	.F(\core/n15196_17 )
);
defparam \core/n15196_s13 .INIT=8'h10;
LUT3 \core/n15196_s14  (
	.I0(\core/n15212_15 ),
	.I1(\core/latched_is_lh ),
	.I2(\core/n15213_25 ),
	.F(\core/n15196_18 )
);
defparam \core/n15196_s14 .INIT=8'h07;
LUT4 \core/n15196_s15  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [31]),
	.I2(\core/n15196_22 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15196_19 )
);
defparam \core/n15196_s15 .INIT=16'hF800;
LUT4 \core/n15196_s16  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [31]),
	.I2(\core/reg_op1 [31]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15196_20 )
);
defparam \core/n15196_s16 .INIT=16'h0777;
LUT4 \core/n15197_s11  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [30]),
	.I2(\core/n15197_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15197_15 )
);
defparam \core/n15197_s11 .INIT=16'h4F00;
LUT4 \core/n15197_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [30]),
	.I2(\core/n15197_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15197_16 )
);
defparam \core/n15197_s12 .INIT=16'hF800;
LUT3 \core/n15198_s11  (
	.I0(dpc_r[29]),
	.I1(\core/instr_dret ),
	.I2(\core/n15198_18 ),
	.F(\core/n15198_15 )
);
defparam \core/n15198_s11 .INIT=8'h70;
LUT4 \core/n15198_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [29]),
	.I2(\core/n15198_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15198_16 )
);
defparam \core/n15198_s12 .INIT=16'hF800;
LUT4 \core/n15198_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14363_1 ),
	.I2(\core/reg_op1 [29]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15198_17 )
);
defparam \core/n15198_s13 .INIT=16'h0777;
LUT3 \core/n15199_s11  (
	.I0(dpc_r[28]),
	.I1(\core/instr_dret ),
	.I2(\core/n15199_18 ),
	.F(\core/n15199_15 )
);
defparam \core/n15199_s11 .INIT=8'h70;
LUT4 \core/n15199_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [28]),
	.I2(\core/n15199_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15199_16 )
);
defparam \core/n15199_s12 .INIT=16'hF800;
LUT4 \core/n15199_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14364_1 ),
	.I2(\core/reg_op1 [28]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15199_17 )
);
defparam \core/n15199_s13 .INIT=16'h0777;
LUT3 \core/n15200_s11  (
	.I0(dpc_r[27]),
	.I1(\core/instr_dret ),
	.I2(\core/n15200_18 ),
	.F(\core/n15200_15 )
);
defparam \core/n15200_s11 .INIT=8'h70;
LUT4 \core/n15200_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [27]),
	.I2(\core/n15200_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15200_16 )
);
defparam \core/n15200_s12 .INIT=16'hF800;
LUT4 \core/n15200_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14365_1 ),
	.I2(\core/next_irq_pending [27]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15200_17 )
);
defparam \core/n15200_s13 .INIT=16'h0777;
LUT3 \core/n15201_s11  (
	.I0(dpc_r[26]),
	.I1(\core/instr_dret ),
	.I2(\core/n15201_19 ),
	.F(\core/n15201_15 )
);
defparam \core/n15201_s11 .INIT=8'h70;
LUT2 \core/n15201_s12  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15201_16 )
);
defparam \core/n15201_s12 .INIT=4'h8;
LUT4 \core/n15201_s13  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [26]),
	.I2(\core/n15201_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15201_17 )
);
defparam \core/n15201_s13 .INIT=16'hF800;
LUT4 \core/n15201_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14366_1 ),
	.I2(\core/next_irq_pending [26]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15201_18 )
);
defparam \core/n15201_s14 .INIT=16'h0777;
LUT3 \core/n15202_s11  (
	.I0(dpc_r[25]),
	.I1(\core/instr_dret ),
	.I2(\core/n15202_18 ),
	.F(\core/n15202_15 )
);
defparam \core/n15202_s11 .INIT=8'h70;
LUT4 \core/n15202_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [25]),
	.I2(\core/n15202_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15202_16 )
);
defparam \core/n15202_s12 .INIT=16'hF800;
LUT4 \core/n15202_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14367_1 ),
	.I2(\core/reg_op1 [25]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15202_17 )
);
defparam \core/n15202_s13 .INIT=16'h0777;
LUT3 \core/n15203_s11  (
	.I0(dpc_r[24]),
	.I1(\core/instr_dret ),
	.I2(\core/n15203_19 ),
	.F(\core/n15203_15 )
);
defparam \core/n15203_s11 .INIT=8'h70;
LUT4 \core/n15203_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [24]),
	.I2(\core/n15203_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15203_16 )
);
defparam \core/n15203_s12 .INIT=16'hF800;
LUT2 \core/n15203_s13  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15203_17 )
);
defparam \core/n15203_s13 .INIT=4'h8;
LUT4 \core/n15203_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14368_1 ),
	.I2(\core/next_irq_pending [24]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15203_18 )
);
defparam \core/n15203_s14 .INIT=16'h0777;
LUT3 \core/n15204_s11  (
	.I0(dpc_r[23]),
	.I1(\core/instr_dret ),
	.I2(\core/n15204_18 ),
	.F(\core/n15204_15 )
);
defparam \core/n15204_s11 .INIT=8'h70;
LUT4 \core/n15204_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [23]),
	.I2(\core/n15204_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15204_16 )
);
defparam \core/n15204_s12 .INIT=16'hF800;
LUT4 \core/n15204_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14369_1 ),
	.I2(\core/next_irq_pending [23]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15204_17 )
);
defparam \core/n15204_s13 .INIT=16'h0777;
LUT3 \core/n15205_s11  (
	.I0(dpc_r[22]),
	.I1(\core/instr_dret ),
	.I2(\core/n15205_18 ),
	.F(\core/n15205_15 )
);
defparam \core/n15205_s11 .INIT=8'h70;
LUT4 \core/n15205_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [22]),
	.I2(\core/n15205_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15205_16 )
);
defparam \core/n15205_s12 .INIT=16'hF800;
LUT4 \core/n15205_s13  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [22]),
	.I2(\core/reg_op1 [22]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15205_17 )
);
defparam \core/n15205_s13 .INIT=16'h0777;
LUT3 \core/n15206_s11  (
	.I0(dpc_r[21]),
	.I1(\core/instr_dret ),
	.I2(\core/n15206_18 ),
	.F(\core/n15206_15 )
);
defparam \core/n15206_s11 .INIT=8'h70;
LUT4 \core/n15206_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [21]),
	.I2(\core/n15206_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15206_16 )
);
defparam \core/n15206_s12 .INIT=16'hF800;
LUT4 \core/n15206_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14371_1 ),
	.I2(\core/reg_op1 [21]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15206_17 )
);
defparam \core/n15206_s13 .INIT=16'h0777;
LUT3 \core/n15207_s11  (
	.I0(dpc_r[20]),
	.I1(\core/instr_dret ),
	.I2(\core/n15207_18 ),
	.F(\core/n15207_15 )
);
defparam \core/n15207_s11 .INIT=8'h70;
LUT4 \core/n15207_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [20]),
	.I2(\core/n15207_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15207_16 )
);
defparam \core/n15207_s12 .INIT=16'hF800;
LUT4 \core/n15207_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14372_1 ),
	.I2(\core/next_irq_pending [20]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15207_17 )
);
defparam \core/n15207_s13 .INIT=16'h0777;
LUT3 \core/n15208_s11  (
	.I0(dpc_r[19]),
	.I1(\core/instr_dret ),
	.I2(\core/n15208_18 ),
	.F(\core/n15208_15 )
);
defparam \core/n15208_s11 .INIT=8'h70;
LUT4 \core/n15208_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [19]),
	.I2(\core/n15208_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15208_16 )
);
defparam \core/n15208_s12 .INIT=16'hF800;
LUT4 \core/n15208_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14373_1 ),
	.I2(\core/next_irq_pending [19]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15208_17 )
);
defparam \core/n15208_s13 .INIT=16'h0777;
LUT3 \core/n15209_s11  (
	.I0(dpc_r[18]),
	.I1(\core/instr_dret ),
	.I2(\core/n15209_18 ),
	.F(\core/n15209_15 )
);
defparam \core/n15209_s11 .INIT=8'h70;
LUT4 \core/n15209_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [18]),
	.I2(\core/n15209_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15209_16 )
);
defparam \core/n15209_s12 .INIT=16'hF800;
LUT4 \core/n15209_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14374_1 ),
	.I2(\core/next_irq_pending [18]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15209_17 )
);
defparam \core/n15209_s13 .INIT=16'h0777;
LUT3 \core/n15210_s11  (
	.I0(dpc_r[17]),
	.I1(\core/instr_dret ),
	.I2(\core/n15210_18 ),
	.F(\core/n15210_15 )
);
defparam \core/n15210_s11 .INIT=8'h70;
LUT4 \core/n15210_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [17]),
	.I2(\core/n15210_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15210_16 )
);
defparam \core/n15210_s12 .INIT=16'hF800;
LUT4 \core/n15210_s13  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [17]),
	.I2(\core/reg_op1 [17]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15210_17 )
);
defparam \core/n15210_s13 .INIT=16'h0777;
LUT3 \core/n15211_s11  (
	.I0(dpc_r[16]),
	.I1(\core/instr_dret ),
	.I2(\core/n15211_18 ),
	.F(\core/n15211_15 )
);
defparam \core/n15211_s11 .INIT=8'h70;
LUT4 \core/n15211_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [16]),
	.I2(\core/n15211_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15211_16 )
);
defparam \core/n15211_s12 .INIT=16'hF800;
LUT4 \core/n15211_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14376_1 ),
	.I2(\core/reg_op1 [16]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15211_17 )
);
defparam \core/n15211_s13 .INIT=16'h0777;
LUT4 \core/n15212_s11  (
	.I0(\core/mem_rdata_latched_31_4 ),
	.I1(mem_rdata[31]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/n15213_15 ),
	.F(\core/n15212_15 )
);
defparam \core/n15212_s11 .INIT=16'h0C0A;
LUT3 \core/n15212_s12  (
	.I0(dpc_r[15]),
	.I1(\core/instr_dret ),
	.I2(\core/n15212_19 ),
	.F(\core/n15212_16 )
);
defparam \core/n15212_s12 .INIT=8'h70;
LUT4 \core/n15212_s13  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [15]),
	.I2(\core/n15212_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15212_17 )
);
defparam \core/n15212_s13 .INIT=16'hF800;
LUT4 \core/n15212_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14377_1 ),
	.I2(\core/next_irq_pending [15]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15212_18 )
);
defparam \core/n15212_s14 .INIT=16'h0777;
LUT2 \core/n15213_s11  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/mem_wordsize [0]),
	.F(\core/n15213_15 )
);
defparam \core/n15213_s11 .INIT=4'h8;
LUT2 \core/n15213_s12  (
	.I0(\core/mem_wordsize [1]),
	.I1(\core/latched_is_lb ),
	.F(\core/n15213_16 )
);
defparam \core/n15213_s12 .INIT=4'h1;
LUT4 \core/n15213_s13  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [14]),
	.I2(\core/n15213_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15213_17 )
);
defparam \core/n15213_s13 .INIT=16'h4F00;
LUT4 \core/n15213_s14  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [14]),
	.I2(\core/n15213_20 ),
	.I3(\core/n15213_21 ),
	.F(\core/n15213_18 )
);
defparam \core/n15213_s14 .INIT=16'h0700;
LUT4 \core/n15214_s10  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [13]),
	.I2(\core/n15214_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15214_14 )
);
defparam \core/n15214_s10 .INIT=16'h4F00;
LUT4 \core/n15214_s11  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [13]),
	.I2(\core/n15214_17 ),
	.I3(\core/n15214_18 ),
	.F(\core/n15214_15 )
);
defparam \core/n15214_s11 .INIT=16'h0700;
LUT4 \core/n15215_s10  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [12]),
	.I2(\core/n15215_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15215_14 )
);
defparam \core/n15215_s10 .INIT=16'h4F00;
LUT4 \core/n15215_s11  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [12]),
	.I2(\core/n15215_17 ),
	.I3(\core/n15215_18 ),
	.F(\core/n15215_15 )
);
defparam \core/n15215_s11 .INIT=16'h0700;
LUT4 \core/n15216_s10  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [11]),
	.I2(\core/n15216_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15216_14 )
);
defparam \core/n15216_s10 .INIT=16'h4F00;
LUT4 \core/n15216_s11  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [11]),
	.I2(\core/n15216_17 ),
	.I3(\core/n15216_18 ),
	.F(\core/n15216_15 )
);
defparam \core/n15216_s11 .INIT=16'h0700;
LUT4 \core/n15217_s10  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [10]),
	.I2(\core/n15217_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15217_14 )
);
defparam \core/n15217_s10 .INIT=16'h4F00;
LUT4 \core/n15217_s11  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [10]),
	.I2(\core/n15217_17 ),
	.I3(\core/n15217_18 ),
	.F(\core/n15217_15 )
);
defparam \core/n15217_s11 .INIT=16'h0700;
LUT4 \core/n15218_s10  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [9]),
	.I2(\core/n15218_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15218_14 )
);
defparam \core/n15218_s10 .INIT=16'h4F00;
LUT4 \core/n15218_s11  (
	.I0(\core/n14383_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15218_17 ),
	.I3(\core/n15218_18 ),
	.F(\core/n15218_15 )
);
defparam \core/n15218_s11 .INIT=16'h0700;
LUT4 \core/n15219_s10  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [8]),
	.I2(\core/n15219_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15219_14 )
);
defparam \core/n15219_s10 .INIT=16'h4F00;
LUT4 \core/n15219_s11  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [8]),
	.I2(\core/n15219_17 ),
	.I3(\core/n15219_18 ),
	.F(\core/n15219_15 )
);
defparam \core/n15219_s11 .INIT=16'h0700;
LUT4 \core/n15220_s11  (
	.I0(\core/mem_rdata_latched_31_4 ),
	.I1(mem_rdata[31]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15222_15 ),
	.F(\core/n15220_15 )
);
defparam \core/n15220_s11 .INIT=16'hCA00;
LUT4 \core/n15220_s12  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_23_4 ),
	.I2(mem_rdata[23]),
	.I3(\core/n15221_15 ),
	.F(\core/n15220_16 )
);
defparam \core/n15220_s12 .INIT=16'h0EEE;
LUT3 \core/n15220_s13  (
	.I0(dpc_r[7]),
	.I1(\core/instr_dret ),
	.I2(\core/n15220_20 ),
	.F(\core/n15220_17 )
);
defparam \core/n15220_s13 .INIT=8'h70;
LUT4 \core/n15220_s14  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [7]),
	.I2(\core/n15220_21 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15220_18 )
);
defparam \core/n15220_s14 .INIT=16'hF800;
LUT4 \core/n15220_s15  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14385_1 ),
	.I2(\core/reg_op1 [7]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15220_19 )
);
defparam \core/n15220_s15 .INIT=16'h0777;
LUT4 \core/n15221_s11  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/mem_wordsize [0]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/reg_op1 [1]),
	.F(\core/n15221_15 )
);
defparam \core/n15221_s11 .INIT=16'h1C00;
LUT4 \core/n15221_s12  (
	.I0(\core/mem_rdata_latched_22_7 ),
	.I1(\core/mem_rdata_latched_22_6 ),
	.I2(\core/mem_rdata_latched_22_8 ),
	.I3(\core/n2314_4 ),
	.F(\core/n15221_16 )
);
defparam \core/n15221_s12 .INIT=16'h000D;
LUT4 \core/n15221_s13  (
	.I0(\core/mem_rdata_latched_30_7 ),
	.I1(mem_rdata[30]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15222_15 ),
	.F(\core/n15221_17 )
);
defparam \core/n15221_s13 .INIT=16'hCA00;
LUT4 \core/n15221_s14  (
	.I0(\core/rd [6]),
	.I1(\core/rd [38]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15221_18 )
);
defparam \core/n15221_s14 .INIT=16'hCA00;
LUT4 \core/n15221_s15  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [6]),
	.I2(\core/n15221_21 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15221_19 )
);
defparam \core/n15221_s15 .INIT=16'h4F00;
LUT4 \core/n15221_s16  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14386_1 ),
	.I2(\core/next_irq_pending [6]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15221_20 )
);
defparam \core/n15221_s16 .INIT=16'h0777;
LUT3 \core/n15222_s11  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op1 [0]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/n15222_15 )
);
defparam \core/n15222_s11 .INIT=8'h40;
LUT4 \core/n15222_s12  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [5]),
	.I2(\core/n15222_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15222_16 )
);
defparam \core/n15222_s12 .INIT=16'h4F00;
LUT4 \core/n15222_s13  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [5]),
	.I2(\core/n15222_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15222_17 )
);
defparam \core/n15222_s13 .INIT=16'hF800;
LUT4 \core/n15222_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14387_1 ),
	.I2(\core/reg_op1 [5]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15222_18 )
);
defparam \core/n15222_s14 .INIT=16'h0777;
LUT4 \core/n15223_s11  (
	.I0(\core/n15196_15 ),
	.I1(\core/n12431_4 ),
	.I2(\core/n15223_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15223_15 )
);
defparam \core/n15223_s11 .INIT=16'h4F00;
LUT4 \core/n15223_s12  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [4]),
	.I2(\core/n15223_18 ),
	.I3(\core/n15223_19 ),
	.F(\core/n15223_16 )
);
defparam \core/n15223_s12 .INIT=16'h0700;
LUT4 \core/n15224_s11  (
	.I0(\core/n15224_18 ),
	.I1(\core/n15224_19 ),
	.I2(\core/n15224_20 ),
	.I3(\core/n15224_21 ),
	.F(\core/n15224_15 )
);
defparam \core/n15224_s11 .INIT=16'h00EF;
LUT4 \core/n15224_s12  (
	.I0(\core/n15196_15 ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/n15224_22 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15224_16 )
);
defparam \core/n15224_s12 .INIT=16'h4F00;
LUT4 \core/n15224_s13  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [3]),
	.I2(\core/n15224_23 ),
	.I3(\core/n15224_24 ),
	.F(\core/n15224_17 )
);
defparam \core/n15224_s13 .INIT=16'h0700;
LUT4 \core/n15225_s11  (
	.I0(\core/n15225_21 ),
	.I1(\core/n15225_22 ),
	.I2(mem_rdata_29_10),
	.I3(\core/n15225_23 ),
	.F(\core/n15225_15 )
);
defparam \core/n15225_s11 .INIT=16'h4F00;
LUT4 \core/n15225_s12  (
	.I0(\core/mem_rdata_latched_26_7 ),
	.I1(mem_rdata[26]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15222_15 ),
	.F(\core/n15225_16 )
);
defparam \core/n15225_s12 .INIT=16'hCA00;
LUT2 \core/n15225_s13  (
	.I0(mem_rdata[18]),
	.I1(\core/n15221_15 ),
	.F(\core/n15225_17 )
);
defparam \core/n15225_s13 .INIT=4'h8;
LUT3 \core/n15225_s14  (
	.I0(dpc_r[2]),
	.I1(\core/instr_dret ),
	.I2(\core/n15225_24 ),
	.F(\core/n15225_18 )
);
defparam \core/n15225_s14 .INIT=8'h70;
LUT4 \core/n15225_s15  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [2]),
	.I2(\core/n15225_25 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15225_19 )
);
defparam \core/n15225_s15 .INIT=16'hF800;
LUT4 \core/n15225_s16  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14390_1 ),
	.I2(\core/reg_op1 [2]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15225_20 )
);
defparam \core/n15225_s16 .INIT=16'h0777;
LUT4 \core/n15226_s11  (
	.I0(\core/mem_rdata_latched_25_4 ),
	.I1(mem_rdata[25]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15222_15 ),
	.F(\core/n15226_15 )
);
defparam \core/n15226_s11 .INIT=16'hCA00;
LUT4 \core/n15226_s13  (
	.I0(\core/instr_dret ),
	.I1(dpc_r[1]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [1]),
	.F(\core/n15226_17 )
);
defparam \core/n15226_s13 .INIT=16'h0777;
LUT4 \core/n15226_s14  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [1]),
	.I2(\core/n15226_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15226_18 )
);
defparam \core/n15226_s14 .INIT=16'hF800;
LUT4 \core/n15226_s15  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14391_1 ),
	.I2(\core/reg_op1 [1]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15226_19 )
);
defparam \core/n15226_s15 .INIT=16'h0777;
LUT4 \core/n15227_s11  (
	.I0(\core/irq_mask [0]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [0]),
	.F(\core/n15227_15 )
);
defparam \core/n15227_s11 .INIT=16'h0777;
LUT4 \core/n15227_s13  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [0]),
	.I2(\core/n15227_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15227_17 )
);
defparam \core/n15227_s13 .INIT=16'hF800;
LUT4 \core/n15227_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14392_1 ),
	.I2(\core/reg_op1 [0]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15227_18 )
);
defparam \core/n15227_s14 .INIT=16'h0777;
LUT4 \core/n15527_s6  (
	.I0(\core/reg_sh [3]),
	.I1(\core/reg_sh [2]),
	.I2(\core/reg_sh [4]),
	.I3(\core/n15301_28 ),
	.F(\core/n15527_10 )
);
defparam \core/n15527_s6 .INIT=16'h001F;
LUT4 \core/n15530_s7  (
	.I0(\core/reg_sh [0]),
	.I1(\core/n14428_24 ),
	.I2(\core/reg_sh [1]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15530_11 )
);
defparam \core/n15530_s7 .INIT=16'hE100;
LUT4 \core/n15158_s18  (
	.I0(\core/instr_dret ),
	.I1(\core/n15158_25 ),
	.I2(\core/n15196_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15158_23 )
);
defparam \core/n15158_s18 .INIT=16'hBF00;
LUT4 \core/n15158_s19  (
	.I0(\core/reg_op2_31_7 ),
	.I1(\core/latched_store ),
	.I2(\core/cpu_state.cpu_state_shift ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15158_24 )
);
defparam \core/n15158_s19 .INIT=16'h000B;
LUT2 \core/n15170_s11  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.F(\core/n15170_15 )
);
defparam \core/n15170_s11 .INIT=4'h4;
LUT4 \core/n15305_s16  (
	.I0(\core/n1952_14 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/n5306_5 ),
	.I3(\core/n15305_34 ),
	.F(\core/n15305_20 )
);
defparam \core/n15305_s16 .INIT=16'h4F00;
LUT4 \core/n15305_s17  (
	.I0(\core/n15305_23 ),
	.I1(\core/n15331_23 ),
	.I2(\core/n15305_24 ),
	.I3(\core/n15305_25 ),
	.F(\core/n15305_21 )
);
defparam \core/n15305_s17 .INIT=16'h0700;
LUT4 \core/n15307_s16  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [30]),
	.I2(\core/n15307_23 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15307_20 )
);
defparam \core/n15307_s16 .INIT=16'h4F00;
LUT4 \core/n15307_s17  (
	.I0(\core/n15345_19 ),
	.I1(\core/n15301_28 ),
	.I2(\core/reg_op1 [30]),
	.I3(\core/n15307_24 ),
	.F(\core/n15307_21 )
);
defparam \core/n15307_s17 .INIT=16'hF350;
LUT4 \core/n15309_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [29]),
	.I2(\core/n15309_22 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15309_19 )
);
defparam \core/n15309_s15 .INIT=16'h4F00;
LUT4 \core/n15309_s16  (
	.I0(\core/n15309_31 ),
	.I1(\core/n15309_24 ),
	.I2(\core/n15309_25 ),
	.I3(\core/n15331_23 ),
	.F(\core/n15309_20 )
);
defparam \core/n15309_s16 .INIT=16'h0D00;
LUT4 \core/n15311_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [28]),
	.I2(\core/n15311_21 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15311_19 )
);
defparam \core/n15311_s15 .INIT=16'h4F00;
LUT4 \core/n15311_s16  (
	.I0(\core/n15345_19 ),
	.I1(\core/n15301_28 ),
	.I2(\core/reg_op1 [28]),
	.I3(\core/n15311_22 ),
	.F(\core/n15311_20 )
);
defparam \core/n15311_s16 .INIT=16'hF350;
LUT4 \core/n15313_s14  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [27]),
	.I2(\core/n15313_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15313_18 )
);
defparam \core/n15313_s14 .INIT=16'h4F00;
LUT4 \core/n15313_s15  (
	.I0(\core/n14632_3 ),
	.I1(\core/n15331_23 ),
	.I2(\core/n15309_21 ),
	.I3(\core/reg_op1 [27]),
	.F(\core/n15313_19 )
);
defparam \core/n15313_s15 .INIT=16'h7077;
LUT4 \core/n15315_s14  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [26]),
	.I2(\core/n15315_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15315_18 )
);
defparam \core/n15315_s14 .INIT=16'h4F00;
LUT4 \core/n15315_s15  (
	.I0(\core/n14633_3 ),
	.I1(\core/n15331_23 ),
	.I2(\core/n15309_21 ),
	.I3(\core/reg_op1 [26]),
	.F(\core/n15315_19 )
);
defparam \core/n15315_s15 .INIT=16'h7077;
LUT3 \core/n15317_s14  (
	.I0(\core/n15317_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15317_23 ),
	.F(\core/n15317_18 )
);
defparam \core/n15317_s14 .INIT=8'hB0;
LUT3 \core/n15319_s14  (
	.I0(\core/n15319_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15319_23 ),
	.F(\core/n15319_18 )
);
defparam \core/n15319_s14 .INIT=8'hB0;
LUT3 \core/n15321_s14  (
	.I0(\core/n15331_23 ),
	.I1(\core/n14636_3 ),
	.I2(\core/n15321_19 ),
	.F(\core/n15321_18 )
);
defparam \core/n15321_s14 .INIT=8'h07;
LUT4 \core/n15323_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [22]),
	.I2(\core/reg_pc [22]),
	.I3(\core/n15323_21 ),
	.F(\core/n15323_19 )
);
defparam \core/n15323_s15 .INIT=16'h0BBB;
LUT4 \core/n15323_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/n15387_12 ),
	.I2(\core/n14637_3 ),
	.I3(\core/n15331_23 ),
	.F(\core/n15323_20 )
);
defparam \core/n15323_s16 .INIT=16'h0BBB;
LUT4 \core/n15325_s14  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [21]),
	.I2(\core/n15325_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15325_18 )
);
defparam \core/n15325_s14 .INIT=16'h4F00;
LUT4 \core/n15325_s15  (
	.I0(\core/n14638_3 ),
	.I1(\core/n15331_23 ),
	.I2(\core/n15309_21 ),
	.I3(\core/reg_op1 [21]),
	.F(\core/n15325_19 )
);
defparam \core/n15325_s15 .INIT=16'h7077;
LUT3 \core/n15327_s14  (
	.I0(\core/n15327_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15327_20 ),
	.F(\core/n15327_18 )
);
defparam \core/n15327_s14 .INIT=8'hB0;
LUT3 \core/n15329_s14  (
	.I0(\core/n15329_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15329_20 ),
	.F(\core/n15329_18 )
);
defparam \core/n15329_s14 .INIT=8'hB0;
LUT4 \core/n15331_s16  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [18]),
	.I2(\core/n15331_21 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15331_20 )
);
defparam \core/n15331_s16 .INIT=16'h4F00;
LUT4 \core/n15333_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [17]),
	.I2(\core/n15333_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15333_19 )
);
defparam \core/n15333_s15 .INIT=16'h4F00;
LUT4 \core/n15335_s14  (
	.I0(\core/n15335_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15335_25 ),
	.I3(\core/n15335_21 ),
	.F(\core/n15335_18 )
);
defparam \core/n15335_s14 .INIT=16'h0B00;
LUT4 \core/n15337_s14  (
	.I0(\core/n15337_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15337_25 ),
	.I3(\core/n15337_21 ),
	.F(\core/n15337_18 )
);
defparam \core/n15337_s14 .INIT=16'h0B00;
LUT3 \core/n15339_s14  (
	.I0(\core/n15339_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15339_20 ),
	.F(\core/n15339_18 )
);
defparam \core/n15339_s14 .INIT=8'hB0;
LUT3 \core/n15341_s14  (
	.I0(\core/n15341_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15341_20 ),
	.F(\core/n15341_18 )
);
defparam \core/n15341_s14 .INIT=8'hB0;
LUT3 \core/n15343_s14  (
	.I0(\core/n15331_23 ),
	.I1(\core/n14647_3 ),
	.I2(\core/n15343_19 ),
	.F(\core/n15343_18 )
);
defparam \core/n15343_s14 .INIT=8'h07;
LUT4 \core/n15345_s15  (
	.I0(\core/mem_do_wdata ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/mem_do_rdata ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15345_19 )
);
defparam \core/n15345_s15 .INIT=16'h0777;
LUT4 \core/n15345_s16  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [11]),
	.I2(\core/n15345_22 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15345_20 )
);
defparam \core/n15345_s16 .INIT=16'h4F00;
LUT4 \core/n15345_s17  (
	.I0(\core/n14648_3 ),
	.I1(\core/reg_op1 [11]),
	.I2(\core/n15301_28 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15345_21 )
);
defparam \core/n15345_s17 .INIT=16'hCA00;
LUT3 \core/n15347_s14  (
	.I0(\core/n15347_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15347_23 ),
	.F(\core/n15347_18 )
);
defparam \core/n15347_s14 .INIT=8'hB0;
LUT3 \core/n15349_s14  (
	.I0(\core/n15349_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15349_20 ),
	.F(\core/n15349_18 )
);
defparam \core/n15349_s14 .INIT=8'hB0;
LUT3 \core/n15351_s14  (
	.I0(\core/n15351_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15351_20 ),
	.F(\core/n15351_18 )
);
defparam \core/n15351_s14 .INIT=8'hB0;
LUT4 \core/n15353_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [7]),
	.I2(\core/n15353_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15353_19 )
);
defparam \core/n15353_s15 .INIT=16'h4F00;
LUT4 \core/n15355_s14  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [6]),
	.I2(\core/n15355_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15355_18 )
);
defparam \core/n15355_s14 .INIT=16'h4F00;
LUT4 \core/n15355_s15  (
	.I0(\core/n14653_3 ),
	.I1(\core/n15331_23 ),
	.I2(\core/n15309_21 ),
	.I3(\core/reg_op1 [6]),
	.F(\core/n15355_19 )
);
defparam \core/n15355_s15 .INIT=16'h7077;
LUT3 \core/n15357_s14  (
	.I0(\core/n15331_23 ),
	.I1(\core/n14654_3 ),
	.I2(\core/n15357_19 ),
	.F(\core/n15357_18 )
);
defparam \core/n15357_s14 .INIT=8'h07;
LUT3 \core/n15359_s14  (
	.I0(\core/n15359_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15359_20 ),
	.F(\core/n15359_18 )
);
defparam \core/n15359_s14 .INIT=8'hB0;
LUT4 \core/n15361_s14  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/n15361_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15361_18 )
);
defparam \core/n15361_s14 .INIT=16'h4F00;
LUT4 \core/n15361_s15  (
	.I0(\core/n15361_21 ),
	.I1(\core/n15331_23 ),
	.I2(\core/n15309_21 ),
	.I3(\core/reg_op1 [3]),
	.F(\core/n15361_19 )
);
defparam \core/n15361_s15 .INIT=16'hB0BB;
LUT3 \core/n15363_s14  (
	.I0(\core/n15363_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15363_20 ),
	.F(\core/n15363_18 )
);
defparam \core/n15363_s14 .INIT=8'hB0;
LUT3 \core/n15365_s14  (
	.I0(\core/n15365_19 ),
	.I1(\core/n15365_20 ),
	.I2(\core/n15365_21 ),
	.F(\core/n15365_18 )
);
defparam \core/n15365_s14 .INIT=8'h07;
LUT3 \core/n15367_s14  (
	.I0(\core/n15367_19 ),
	.I1(\core/n15331_23 ),
	.I2(\core/n15367_20 ),
	.F(\core/n15367_18 )
);
defparam \core/n15367_s14 .INIT=8'h07;
LUT2 \core/n15299_s26  (
	.I0(\core/mem_do_prefetch_7 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15299_30 )
);
defparam \core/n15299_s26 .INIT=4'h4;
LUT3 \core/n15301_s24  (
	.I0(\core/reg_sh [0]),
	.I1(\core/reg_sh [1]),
	.I2(\core/n14428_24 ),
	.F(\core/n15301_28 )
);
defparam \core/n15301_s24 .INIT=8'h01;
LUT4 \core/n15369_s8  (
	.I0(\core/n15369_15 ),
	.I1(\core/n15369_16 ),
	.I2(\core/n15369_17 ),
	.I3(\core/n15369_18 ),
	.F(\core/n15369_13 )
);
defparam \core/n15369_s8 .INIT=16'h8000;
LUT3 \core/n15369_s9  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/is_sll_srl_sra ),
	.I2(\core/alu_out_31_20 ),
	.F(\core/n15369_14 )
);
defparam \core/n15369_s9 .INIT=8'h01;
LUT4 \core/n15371_s8  (
	.I0(\core/n15371_30 ),
	.I1(\core/csr_mepc [30]),
	.I2(\core/n15371_15 ),
	.I3(\core/n15371_16 ),
	.F(\core/n15371_13 )
);
defparam \core/n15371_s8 .INIT=16'h7000;
LUT4 \core/n15373_s8  (
	.I0(\core/n15373_14 ),
	.I1(\core/n15373_15 ),
	.I2(\core/n15373_16 ),
	.I3(\core/n15373_17 ),
	.F(\core/n15373_13 )
);
defparam \core/n15373_s8 .INIT=16'h8000;
LUT4 \core/n15375_s8  (
	.I0(\core/n15375_14 ),
	.I1(\core/csr_mtval [28]),
	.I2(\core/n15375_15 ),
	.I3(\core/n15375_16 ),
	.F(\core/n15375_13 )
);
defparam \core/n15375_s8 .INIT=16'h7000;
LUT4 \core/n15377_s8  (
	.I0(\core/n15377_26 ),
	.I1(\core/n15377_15 ),
	.I2(\core/n15377_16 ),
	.I3(\core/n15377_17 ),
	.F(\core/n15377_13 )
);
defparam \core/n15377_s8 .INIT=16'h4000;
LUT3 \core/n15379_s8  (
	.I0(\core/n15379_14 ),
	.I1(\core/n15379_15 ),
	.I2(\core/n15379_16 ),
	.F(\core/n15379_13 )
);
defparam \core/n15379_s8 .INIT=8'h80;
LUT3 \core/n15381_s9  (
	.I0(\core/n15381_15 ),
	.I1(\core/n15381_16 ),
	.I2(\core/n15381_17 ),
	.F(\core/n15381_14 )
);
defparam \core/n15381_s9 .INIT=8'h80;
LUT4 \core/n15383_s9  (
	.I0(\core/n15383_15 ),
	.I1(\core/n15383_16 ),
	.I2(\core/n15383_17 ),
	.I3(\core/n15383_18 ),
	.F(\core/n15383_14 )
);
defparam \core/n15383_s9 .INIT=16'h8000;
LUT4 \core/n15385_s8  (
	.I0(\core/n15385_14 ),
	.I1(\core/n15385_15 ),
	.I2(\core/n15385_16 ),
	.I3(\core/n15385_17 ),
	.F(\core/n15385_13 )
);
defparam \core/n15385_s8 .INIT=16'h8000;
LUT4 \core/n15387_s9  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [22]),
	.I2(\core/n15387_16 ),
	.I3(\core/n15387_17 ),
	.F(\core/n15387_14 )
);
defparam \core/n15387_s9 .INIT=16'h0700;
LUT4 \core/n15389_s8  (
	.I0(\core/n15389_21 ),
	.I1(\core/n15389_15 ),
	.I2(\core/n15389_16 ),
	.I3(\core/n15389_17 ),
	.F(\core/n15389_13 )
);
defparam \core/n15389_s8 .INIT=16'h4000;
LUT4 \core/n15391_s9  (
	.I0(\core/n15391_15 ),
	.I1(\core/n15391_16 ),
	.I2(\core/n15391_17 ),
	.I3(\core/n15391_18 ),
	.F(\core/n15391_14 )
);
defparam \core/n15391_s9 .INIT=16'h8000;
LUT4 \core/n15393_s9  (
	.I0(\core/n15393_15 ),
	.I1(\core/n15393_16 ),
	.I2(\core/n15393_17 ),
	.I3(\core/n15393_18 ),
	.F(\core/n15393_14 )
);
defparam \core/n15393_s9 .INIT=16'h8000;
LUT4 \core/n15395_s8  (
	.I0(\core/n15395_14 ),
	.I1(\core/n15395_15 ),
	.I2(\core/n15395_16 ),
	.I3(\core/n15395_17 ),
	.F(\core/n15395_13 )
);
defparam \core/n15395_s8 .INIT=16'h8000;
LUT4 \core/n15397_s8  (
	.I0(\core/n15397_14 ),
	.I1(\core/n15397_15 ),
	.I2(\core/n15397_16 ),
	.I3(\core/n15397_17 ),
	.F(\core/n15397_13 )
);
defparam \core/n15397_s8 .INIT=16'h8000;
LUT4 \core/n15399_s9  (
	.I0(\core/n15399_15 ),
	.I1(\core/n15399_16 ),
	.I2(\core/n15399_17 ),
	.I3(\core/n15399_18 ),
	.F(\core/n15399_14 )
);
defparam \core/n15399_s9 .INIT=16'h8000;
LUT4 \core/n15401_s9  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [15]),
	.I2(\core/n15401_15 ),
	.I3(\core/n15401_16 ),
	.F(\core/n15401_14 )
);
defparam \core/n15401_s9 .INIT=16'h7000;
LUT4 \core/n15403_s9  (
	.I0(\core/n15403_15 ),
	.I1(\core/n15403_16 ),
	.I2(\core/n15403_17 ),
	.I3(\core/n15403_18 ),
	.F(\core/n15403_14 )
);
defparam \core/n15403_s9 .INIT=16'h8000;
LUT4 \core/n15405_s8  (
	.I0(\core/n15405_23 ),
	.I1(\core/csr_mcause [13]),
	.I2(\core/n15405_15 ),
	.I3(\core/n15405_16 ),
	.F(\core/n15405_13 )
);
defparam \core/n15405_s8 .INIT=16'h7000;
LUT4 \core/n15407_s8  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [12]),
	.I2(\core/n15407_14 ),
	.I3(\core/n15407_15 ),
	.F(\core/n15407_13 )
);
defparam \core/n15407_s8 .INIT=16'h7000;
LUT4 \core/n15409_s8  (
	.I0(\core/n15375_14 ),
	.I1(\core/csr_mtval [11]),
	.I2(\core/n15409_27 ),
	.I3(\core/n15409_15 ),
	.F(\core/n15409_13 )
);
defparam \core/n15409_s8 .INIT=16'h7000;
LUT4 \core/n15411_s9  (
	.I0(\core/n15371_30 ),
	.I1(\core/csr_mepc [10]),
	.I2(\core/n15411_15 ),
	.I3(\core/n15411_16 ),
	.F(\core/n15411_14 )
);
defparam \core/n15411_s9 .INIT=16'h7000;
LUT4 \core/n15413_s9  (
	.I0(\core/n15413_15 ),
	.I1(\core/n15413_16 ),
	.I2(\core/n15413_17 ),
	.I3(\core/n15413_18 ),
	.F(\core/n15413_14 )
);
defparam \core/n15413_s9 .INIT=16'h8000;
LUT4 \core/n15415_s9  (
	.I0(\core/n15371_30 ),
	.I1(\core/csr_mepc [8]),
	.I2(\core/n15415_15 ),
	.I3(\core/n15415_16 ),
	.F(\core/n15415_14 )
);
defparam \core/n15415_s9 .INIT=16'h7000;
LUT4 \core/n15417_s8  (
	.I0(\core/n15417_14 ),
	.I1(\core/n15417_15 ),
	.I2(\core/n15417_16 ),
	.I3(\core/n15417_17 ),
	.F(\core/n15417_13 )
);
defparam \core/n15417_s8 .INIT=16'h8000;
LUT4 \core/n15419_s8  (
	.I0(\core/n15419_14 ),
	.I1(\core/n15419_15 ),
	.I2(\core/n15419_16 ),
	.I3(\core/n15419_17 ),
	.F(\core/n15419_13 )
);
defparam \core/n15419_s8 .INIT=16'h8000;
LUT4 \core/n15421_s8  (
	.I0(\core/n15421_14 ),
	.I1(\core/n15421_22 ),
	.I2(\core/n15421_16 ),
	.I3(\core/n15421_17 ),
	.F(\core/n15421_13 )
);
defparam \core/n15421_s8 .INIT=16'h8000;
LUT4 \core/n15423_s9  (
	.I0(\core/n15423_28 ),
	.I1(\core/csr_mcause [4]),
	.I2(\core/n15387_16 ),
	.I3(\core/n15423_16 ),
	.F(\core/n15423_14 )
);
defparam \core/n15423_s9 .INIT=16'h0700;
LUT4 \core/n15425_s8  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [3]),
	.I2(\core/n15425_15 ),
	.I3(\core/n15425_16 ),
	.F(\core/n15425_13 )
);
defparam \core/n15425_s8 .INIT=16'h7000;
LUT4 \core/n15427_s9  (
	.I0(\core/n15371_30 ),
	.I1(\core/csr_mepc [2]),
	.I2(\core/n15427_15 ),
	.I3(\core/n15427_16 ),
	.F(\core/n15427_14 )
);
defparam \core/n15427_s9 .INIT=16'h7000;
LUT4 \core/n15429_s8  (
	.I0(\core/n15429_14 ),
	.I1(\core/n15429_15 ),
	.I2(\core/n15429_16 ),
	.I3(\core/n15429_17 ),
	.F(\core/n15429_13 )
);
defparam \core/n15429_s8 .INIT=16'h8000;
LUT4 \core/n15431_s8  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [0]),
	.I2(\core/n15431_14 ),
	.I3(\core/n15431_15 ),
	.F(\core/n15431_13 )
);
defparam \core/n15431_s8 .INIT=16'h7000;
LUT2 \core/n15533_s11  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.F(\core/n15533_16 )
);
defparam \core/n15533_s11 .INIT=4'h1;
LUT4 \core/n15533_s14  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [31]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [31]),
	.F(\core/n15533_19 )
);
defparam \core/n15533_s14 .INIT=16'h0777;
LUT4 \core/n15535_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [30]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [30]),
	.F(\core/n15535_15 )
);
defparam \core/n15535_s10 .INIT=16'h0777;
LUT4 \core/n15537_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [29]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [29]),
	.F(\core/n15537_15 )
);
defparam \core/n15537_s10 .INIT=16'h0777;
LUT4 \core/n15539_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [28]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [28]),
	.F(\core/n15539_15 )
);
defparam \core/n15539_s10 .INIT=16'h0777;
LUT4 \core/n15541_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [27]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [27]),
	.F(\core/n15541_15 )
);
defparam \core/n15541_s10 .INIT=16'h0777;
LUT4 \core/n15543_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [26]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [26]),
	.F(\core/n15543_15 )
);
defparam \core/n15543_s10 .INIT=16'h0777;
LUT4 \core/n15545_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [25]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [25]),
	.F(\core/n15545_15 )
);
defparam \core/n15545_s10 .INIT=16'h0777;
LUT4 \core/n15547_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [24]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [24]),
	.F(\core/n15547_15 )
);
defparam \core/n15547_s10 .INIT=16'h0777;
LUT4 \core/n15549_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [23]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [23]),
	.F(\core/n15549_15 )
);
defparam \core/n15549_s10 .INIT=16'h0777;
LUT4 \core/n15551_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [22]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [22]),
	.F(\core/n15551_15 )
);
defparam \core/n15551_s10 .INIT=16'h0777;
LUT4 \core/n15553_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [21]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [21]),
	.F(\core/n15553_15 )
);
defparam \core/n15553_s10 .INIT=16'h0777;
LUT4 \core/n15555_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [20]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [20]),
	.F(\core/n15555_15 )
);
defparam \core/n15555_s10 .INIT=16'h0777;
LUT4 \core/n15557_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [19]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [19]),
	.F(\core/n15557_15 )
);
defparam \core/n15557_s10 .INIT=16'h0777;
LUT4 \core/n15559_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [18]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [18]),
	.F(\core/n15559_15 )
);
defparam \core/n15559_s10 .INIT=16'h0777;
LUT4 \core/n15561_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [17]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [17]),
	.F(\core/n15561_15 )
);
defparam \core/n15561_s10 .INIT=16'h0777;
LUT4 \core/n15563_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [16]),
	.F(\core/n15563_15 )
);
defparam \core/n15563_s10 .INIT=16'h0777;
LUT4 \core/n15565_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [15]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [15]),
	.F(\core/n15565_15 )
);
defparam \core/n15565_s10 .INIT=16'h0777;
LUT4 \core/n15567_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [14]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [14]),
	.F(\core/n15567_15 )
);
defparam \core/n15567_s10 .INIT=16'h0777;
LUT4 \core/n15569_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [13]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [13]),
	.F(\core/n15569_15 )
);
defparam \core/n15569_s10 .INIT=16'h0777;
LUT4 \core/n15571_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [12]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [12]),
	.F(\core/n15571_15 )
);
defparam \core/n15571_s10 .INIT=16'h0777;
LUT4 \core/n15573_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [11]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [11]),
	.F(\core/n15573_15 )
);
defparam \core/n15573_s10 .INIT=16'h0777;
LUT4 \core/n15575_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [10]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [10]),
	.F(\core/n15575_15 )
);
defparam \core/n15575_s10 .INIT=16'h0777;
LUT4 \core/n15577_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [9]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [9]),
	.F(\core/n15577_15 )
);
defparam \core/n15577_s10 .INIT=16'h0777;
LUT4 \core/n15579_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [8]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [8]),
	.F(\core/n15579_15 )
);
defparam \core/n15579_s10 .INIT=16'h0777;
LUT4 \core/n15581_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [7]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [7]),
	.F(\core/n15581_15 )
);
defparam \core/n15581_s10 .INIT=16'h0777;
LUT4 \core/n15583_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [6]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [6]),
	.F(\core/n15583_15 )
);
defparam \core/n15583_s10 .INIT=16'h0777;
LUT4 \core/n15585_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [5]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [5]),
	.F(\core/n15585_15 )
);
defparam \core/n15585_s10 .INIT=16'h0777;
LUT4 \core/n15587_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/n12431_4 ),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [4]),
	.F(\core/n15587_15 )
);
defparam \core/n15587_s10 .INIT=16'h0777;
LUT4 \core/n15589_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [3]),
	.F(\core/n15589_15 )
);
defparam \core/n15589_s10 .INIT=16'h0777;
LUT4 \core/n15591_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [2]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [2]),
	.F(\core/n15591_15 )
);
defparam \core/n15591_s10 .INIT=16'h0777;
LUT4 \core/n15593_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/n12434_4 ),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [1]),
	.F(\core/n15593_15 )
);
defparam \core/n15593_s10 .INIT=16'h0777;
LUT4 \core/n15595_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [0]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [0]),
	.F(\core/n15595_15 )
);
defparam \core/n15595_s10 .INIT=16'h0777;
LUT4 \core/mem_state_1_s8  (
	.I0(\core/mem_valid_13 ),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_state [0]),
	.I3(\core/mem_state [1]),
	.F(\core/mem_state_1_13 )
);
defparam \core/mem_state_1_s8 .INIT=16'h0CF5;
LUT3 \core/mem_state_1_s9  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/mem_state [0]),
	.I2(\core/mem_state [1]),
	.F(\core/mem_state_1_14 )
);
defparam \core/mem_state_1_s9 .INIT=8'h80;
LUT4 \core/n15922_s5  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/n15087_22 ),
	.I2(\core/n15922_12 ),
	.I3(\core/n23160_4 ),
	.F(\core/n15922_9 )
);
defparam \core/n15922_s5 .INIT=16'hBBF0;
LUT4 \core/n15922_s6  (
	.I0(\core/n15922_18 ),
	.I1(\core/n15300_26 ),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/n15922_14 ),
	.F(\core/n15922_10 )
);
defparam \core/n15922_s6 .INIT=16'h001F;
LUT3 \core/n15922_s7  (
	.I0(\core/is_slli_srli_srai ),
	.I1(\core/n15922_15 ),
	.I2(\core/n15299_34 ),
	.F(\core/n15922_11 )
);
defparam \core/n15922_s7 .INIT=8'h40;
LUT2 \core/cpuregs_rs1_0_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.F(\core/cpuregs_rs1_0_10 )
);
defparam \core/cpuregs_rs1_0_s6 .INIT=4'h4;
LUT4 \core/n15914_s4  (
	.I0(\core/n13996_7 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n15913_6 ),
	.I3(\core/n23160_20 ),
	.F(\core/n15914_8 )
);
defparam \core/n15914_s4 .INIT=16'h0D00;
LUT4 \core/n15914_s5  (
	.I0(\core/n15922_15 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(n519_5),
	.I3(\core/n15914_10 ),
	.F(\core/n15914_9 )
);
defparam \core/n15914_s5 .INIT=16'h000B;
LUT3 \core/mem_xfer_s7  (
	.I0(\core/latched_branch ),
	.I1(\core/clear_prefetched_high_word_q ),
	.I2(\core/prefetched_high_word ),
	.F(\core/mem_xfer_10 )
);
defparam \core/mem_xfer_s7 .INIT=8'h10;
LUT2 \core/mem_rdata_latched_31_s6  (
	.I0(ram_dout[15]),
	.I1(mem_rdata_19_8),
	.F(\core/mem_rdata_latched_31_9 )
);
defparam \core/mem_rdata_latched_31_s6 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_31_s7  (
	.I0(simpleuart_reg_div_do[15]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_13),
	.I3(wbmem_ready),
	.F(\core/mem_rdata_latched_31_10 )
);
defparam \core/mem_rdata_latched_31_s7 .INIT=16'h00BF;
LUT4 \core/mem_rdata_latched_30_s5  (
	.I0(mem_rdata_27_8),
	.I1(\core/mem_rdata_latched_30_11 ),
	.I2(ram_dout[14]),
	.I3(vld_set_4),
	.F(\core/mem_rdata_latched_30_8 )
);
defparam \core/mem_rdata_latched_30_s5 .INIT=16'h0DDD;
LUT4 \core/mem_rdata_latched_30_s6  (
	.I0(simpleuart_reg_div_do[14]),
	.I1(mem_rdata_31_14),
	.I2(mem_rdata_31_15),
	.I3(mem_rdata_31_13),
	.F(\core/mem_rdata_latched_30_9 )
);
defparam \core/mem_rdata_latched_30_s6 .INIT=16'h4000;
LUT3 \core/mem_rdata_latched_30_s7  (
	.I0(\core/mem_rdata_latched_30_12 ),
	.I1(itcm_rdata[14]),
	.I2(itcm_ready),
	.F(\core/mem_rdata_latched_30_10 )
);
defparam \core/mem_rdata_latched_30_s7 .INIT=8'h35;
LUT4 \core/mem_rdata_latched_29_s7  (
	.I0(\core/mem_rdata_latched_29_13 ),
	.I1(mem_rdata_31_19),
	.I2(\core/mem_rdata_latched_29_14 ),
	.I3(mem_rdata_30_16),
	.F(\core/mem_rdata_latched_29_10 )
);
defparam \core/mem_rdata_latched_29_s7 .INIT=16'hF400;
LUT4 \core/mem_rdata_latched_29_s8  (
	.I0(simpleuart_reg_div_do[13]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_12),
	.I3(wbmem_ready),
	.F(\core/mem_rdata_latched_29_11 )
);
defparam \core/mem_rdata_latched_29_s8 .INIT=16'h00BF;
LUT3 \core/mem_rdata_latched_29_s9  (
	.I0(wbmem_rdata[13]),
	.I1(wbmem_ready),
	.I2(dtcm_ready),
	.F(\core/mem_rdata_latched_29_12 )
);
defparam \core/mem_rdata_latched_29_s9 .INIT=8'h07;
LUT4 \core/mem_rdata_latched_28_s5  (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[5]),
	.I3(mem_rdata_26_13),
	.F(\core/mem_rdata_latched_28_8 )
);
defparam \core/mem_rdata_latched_28_s5 .INIT=16'hAA82;
LUT2 \core/mem_rdata_latched_28_s6  (
	.I0(ram_dout[12]),
	.I1(vld_set_4),
	.F(\core/mem_rdata_latched_28_9 )
);
defparam \core/mem_rdata_latched_28_s6 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_28_s8  (
	.I0(simpleuart_reg_div_do[12]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_13),
	.I3(wbmem_ready),
	.F(\core/mem_rdata_latched_28_11 )
);
defparam \core/mem_rdata_latched_28_s8 .INIT=16'h00BF;
LUT4 \core/mem_rdata_latched_28_s9  (
	.I0(dtcm_rdata[12]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[12]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_28_12 )
);
defparam \core/mem_rdata_latched_28_s9 .INIT=16'hF0BB;
LUT3 \core/mem_rdata_latched_27_s8  (
	.I0(\core/mem_rdata_latched_27_14 ),
	.I1(\core/mem_rdata_latched_27_15 ),
	.I2(mem_rdata_27_8),
	.F(\core/mem_rdata_latched_27_11 )
);
defparam \core/mem_rdata_latched_27_s8 .INIT=8'hE0;
LUT2 \core/mem_rdata_latched_27_s9  (
	.I0(ram_dout[11]),
	.I1(vld_set_4),
	.F(\core/mem_rdata_latched_27_12 )
);
defparam \core/mem_rdata_latched_27_s9 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_27_s10  (
	.I0(simpleuart_reg_div_do[11]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_13),
	.I3(wbmem_ready),
	.F(\core/mem_rdata_latched_27_13 )
);
defparam \core/mem_rdata_latched_27_s10 .INIT=16'h00BF;
LUT4 \core/mem_rdata_latched_25_s6  (
	.I0(vld_set_7),
	.I1(ram_dout[9]),
	.I2(\core/mem_rdata_latched_25_12 ),
	.I3(mem_rdata_30_16),
	.F(\core/mem_rdata_latched_25_9 )
);
defparam \core/mem_rdata_latched_25_s6 .INIT=16'hF800;
LUT4 \core/mem_rdata_latched_25_s7  (
	.I0(simpleuart_reg_div_do[9]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_13),
	.I3(wbmem_ready),
	.F(\core/mem_rdata_latched_25_10 )
);
defparam \core/mem_rdata_latched_25_s7 .INIT=16'h00BF;
LUT2 \core/mem_rdata_latched_24_s4  (
	.I0(ram_dout[8]),
	.I1(vld_set_4),
	.F(\core/mem_rdata_latched_24_7 )
);
defparam \core/mem_rdata_latched_24_s4 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_24_s5  (
	.I0(mem_rdata_31_12),
	.I1(\core/mem_rdata_latched_24_10 ),
	.I2(wbmem_ready),
	.I3(\core/mem_rdata_latched_24_13 ),
	.F(\core/mem_rdata_latched_24_8 )
);
defparam \core/mem_rdata_latched_24_s5 .INIT=16'hF800;
LUT4 \core/mem_rdata_latched_24_s6  (
	.I0(dtcm_rdata[8]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[8]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_24_9 )
);
defparam \core/mem_rdata_latched_24_s6 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_23_s7  (
	.I0(recv_buf_data[7]),
	.I1(recv_buf_valid),
	.I2(recv_buf_valid_10),
	.I3(mem_rdata_31_12),
	.F(\core/mem_rdata_latched_23_10 )
);
defparam \core/mem_rdata_latched_23_s7 .INIT=16'hB000;
LUT4 \core/mem_rdata_latched_23_s8  (
	.I0(\core/mem_rdata_latched_23_14 ),
	.I1(mem_rdata_30_16),
	.I2(mem_addr_Z[3]),
	.I3(\core/mem_rdata_latched_23_15 ),
	.F(\core/mem_rdata_latched_23_11 )
);
defparam \core/mem_rdata_latched_23_s8 .INIT=16'h4000;
LUT2 \core/mem_rdata_latched_23_s9  (
	.I0(ram_dout[7]),
	.I1(mem_rdata_31_10),
	.F(\core/mem_rdata_latched_23_12 )
);
defparam \core/mem_rdata_latched_23_s9 .INIT=4'h8;
LUT3 \core/mem_rdata_latched_22_s6  (
	.I0(\core/mem_rdata_latched_22_13 ),
	.I1(mem_rdata_27_8),
	.I2(\core/mem_rdata_latched_22_14 ),
	.F(\core/mem_rdata_latched_22_9 )
);
defparam \core/mem_rdata_latched_22_s6 .INIT=8'h0B;
LUT4 \core/mem_rdata_latched_22_s7  (
	.I0(simpleuart_reg_div_do[6]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_13),
	.I3(\core/n2421_11 ),
	.F(\core/mem_rdata_latched_22_10 )
);
defparam \core/mem_rdata_latched_22_s7 .INIT=16'hBF00;
LUT3 \core/mem_rdata_latched_22_s8  (
	.I0(recv_buf_valid_10),
	.I1(recv_buf_data[6]),
	.I2(mem_rdata_31_11),
	.F(\core/mem_rdata_latched_22_11 )
);
defparam \core/mem_rdata_latched_22_s8 .INIT=8'h70;
LUT2 \core/mem_rdata_latched_22_s9  (
	.I0(itcm_ready),
	.I1(\core/mem_rdata_latched_22_15 ),
	.F(\core/mem_rdata_latched_22_12 )
);
defparam \core/mem_rdata_latched_22_s9 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_21_s7  (
	.I0(\core/mem_rdata_latched_21_14 ),
	.I1(mem_addr_Z[6]),
	.I2(\core/mem_rdata_latched_21_15 ),
	.I3(mem_rdata_31_9),
	.F(\core/mem_rdata_latched_21_10 )
);
defparam \core/mem_rdata_latched_21_s7 .INIT=16'h0E00;
LUT3 \core/mem_rdata_latched_21_s8  (
	.I0(\core/mem_rdata_latched_21_16 ),
	.I1(mem_rdata_31_13),
	.I2(mem_rdata_31_12),
	.F(\core/mem_rdata_latched_21_11 )
);
defparam \core/mem_rdata_latched_21_s8 .INIT=8'h40;
LUT3 \core/mem_rdata_latched_21_s9  (
	.I0(ram_dout[5]),
	.I1(mem_rdata_31_10),
	.I2(wbmem_ready),
	.F(\core/mem_rdata_latched_21_12 )
);
defparam \core/mem_rdata_latched_21_s9 .INIT=8'h07;
LUT3 \core/mem_rdata_latched_21_s10  (
	.I0(wbmem_rdata[5]),
	.I1(wbmem_ready),
	.I2(dtcm_ready),
	.F(\core/mem_rdata_latched_21_13 )
);
defparam \core/mem_rdata_latched_21_s10 .INIT=8'h0B;
LUT4 \core/mem_rdata_latched_20_s4  (
	.I0(\core/mem_rdata_latched_20_10 ),
	.I1(\core/mem_rdata_latched_20_11 ),
	.I2(mem_addr_Z[6]),
	.I3(mem_rdata_31_9),
	.F(\core/mem_rdata_latched_20_7 )
);
defparam \core/mem_rdata_latched_20_s4 .INIT=16'hCA00;
LUT4 \core/mem_rdata_latched_20_s5  (
	.I0(\core/mem_rdata_latched_20_12 ),
	.I1(\core/mem_rdata_latched_20_13 ),
	.I2(\core/mem_rdata_latched_20_14 ),
	.I3(\core/mem_rdata_latched_20_15 ),
	.F(\core/mem_rdata_latched_20_8 )
);
defparam \core/mem_rdata_latched_20_s5 .INIT=16'h00BF;
LUT3 \core/mem_rdata_latched_20_s6  (
	.I0(\core/mem_rdata_latched_20_16 ),
	.I1(itcm_rdata[4]),
	.I2(itcm_ready),
	.F(\core/mem_rdata_latched_20_9 )
);
defparam \core/mem_rdata_latched_20_s6 .INIT=8'hC5;
LUT4 \core/mem_rdata_latched_10_s10  (
	.I0(\core/mem_rdata_latched_10_16 ),
	.I1(\core/mem_rdata_latched_10_17 ),
	.I2(mem_addr_Z[6]),
	.I3(mem_rdata_27_8),
	.F(\core/mem_rdata_latched_10_13 )
);
defparam \core/mem_rdata_latched_10_s10 .INIT=16'hCA00;
LUT2 \core/mem_rdata_latched_10_s11  (
	.I0(ram_dout[10]),
	.I1(vld_set_4),
	.F(\core/mem_rdata_latched_10_14 )
);
defparam \core/mem_rdata_latched_10_s11 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_10_s12  (
	.I0(simpleuart_reg_div_do[10]),
	.I1(mem_rdata_31_15),
	.I2(mem_rdata_31_13),
	.I3(wbmem_ready),
	.F(\core/mem_rdata_latched_10_15 )
);
defparam \core/mem_rdata_latched_10_s12 .INIT=16'h00BF;
LUT3 \core/mem_rdata_latched_1_s7  (
	.I0(\core/mem_rdata_latched_1_15 ),
	.I1(mem_rdata_31_13),
	.I2(mem_rdata_31_12),
	.F(\core/mem_rdata_latched_1_10 )
);
defparam \core/mem_rdata_latched_1_s7 .INIT=8'h40;
LUT2 \core/mem_rdata_latched_1_s8  (
	.I0(ram_dout[1]),
	.I1(vld_set_4),
	.F(\core/mem_rdata_latched_1_11 )
);
defparam \core/mem_rdata_latched_1_s8 .INIT=4'h8;
LUT3 \core/mem_rdata_latched_1_s9  (
	.I0(\core/mem_rdata_latched_1_16 ),
	.I1(mem_rdata_27_8),
	.I2(wbmem_ready),
	.F(\core/mem_rdata_latched_1_12 )
);
defparam \core/mem_rdata_latched_1_s9 .INIT=8'h0B;
LUT3 \core/mem_rdata_latched_1_s11  (
	.I0(\core/mem_rdata_q [1]),
	.I1(\core/mem_rdata_q [17]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_1_14 )
);
defparam \core/mem_rdata_latched_1_s11 .INIT=8'hCA;
LUT2 \core/mem_rdata_latched_0_s6  (
	.I0(\core/mem_xfer_12 ),
	.I1(\core/mem_rdata_q [16]),
	.F(\core/mem_rdata_latched_0_9 )
);
defparam \core/mem_rdata_latched_0_s6 .INIT=4'h4;
LUT2 \core/mem_rdata_latched_0_s7  (
	.I0(\core/mem_xfer_12 ),
	.I1(\core/mem_16bit_buffer [0]),
	.F(\core/mem_rdata_latched_0_10 )
);
defparam \core/mem_rdata_latched_0_s7 .INIT=4'h8;
LUT4 \core/n1862_s3  (
	.I0(\core/mem_rdata_q [17]),
	.I1(\core/mem_rdata_q [1]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/n1862_6 )
);
defparam \core/n1862_s3 .INIT=16'h0CFA;
LUT3 \core/n1864_s4  (
	.I0(\core/mem_rdata_q [15]),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_xfer_4 ),
	.F(\core/n1864_7 )
);
defparam \core/n1864_s4 .INIT=8'h01;
LUT4 \core/n1864_s5  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_6 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/mem_rdata_q [31]),
	.F(\core/n1864_8 )
);
defparam \core/n1864_s5 .INIT=16'hE0F0;
LUT3 \core/n1952_s13  (
	.I0(\core/mem_la_firstword ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_rdata_q [9]),
	.F(\core/n1952_16 )
);
defparam \core/n1952_s13 .INIT=8'h10;
LUT4 \core/n1952_s14  (
	.I0(\core/mem_rdata_q [25]),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_xfer_6 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/n1952_17 )
);
defparam \core/n1952_s14 .INIT=16'hFE00;
LUT3 \core/n1952_s15  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_6 ),
	.I2(mem_rdata_25_4),
	.F(\core/n1952_18 )
);
defparam \core/n1952_s15 .INIT=8'hB1;
LUT2 \core/n2203_s10  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched [11]),
	.F(\core/n2203_13 )
);
defparam \core/n2203_s10 .INIT=4'h8;
LUT4 \core/n2206_s10  (
	.I0(\core/n5752_4 ),
	.I1(\core/n1952_9 ),
	.I2(\core/n2203_11 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2206_13 )
);
defparam \core/n2206_s10 .INIT=16'h00EF;
LUT4 \core/n2206_s11  (
	.I0(\core/n2206_6 ),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/n2206_17 ),
	.I3(\core/n5708_4 ),
	.F(\core/n2206_14 )
);
defparam \core/n2206_s11 .INIT=16'h008F;
LUT4 \core/n2206_s13  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/n2227_8 ),
	.I2(\core/n2227_9 ),
	.I3(\core/n1952_9 ),
	.F(\core/n2206_16 )
);
defparam \core/n2206_s13 .INIT=16'h1000;
LUT4 \core/n2208_s12  (
	.I0(\core/n5752_4 ),
	.I1(\core/n2227_7 ),
	.I2(\core/n2203_11 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2208_15 )
);
defparam \core/n2208_s12 .INIT=16'h00EF;
LUT4 \core/n2209_s10  (
	.I0(\core/n2209_12 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n2204_7 ),
	.F(\core/n2209_13 )
);
defparam \core/n2209_s10 .INIT=16'h030A;
LUT3 \core/n2210_s9  (
	.I0(\core/n5752_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5769_7 ),
	.F(\core/n2210_12 )
);
defparam \core/n2210_s9 .INIT=8'h90;
LUT3 \core/n2211_s10  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5752_4 ),
	.I2(\core/n1864_4 ),
	.F(\core/n2211_13 )
);
defparam \core/n2211_s10 .INIT=8'h80;
LUT2 \core/n2212_s9  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/mem_rdata_latched [11]),
	.F(\core/n2212_12 )
);
defparam \core/n2212_s9 .INIT=4'h4;
LUT3 \core/n2220_s8  (
	.I0(\core/mem_xfer ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/n5752_4 ),
	.F(\core/n2220_11 )
);
defparam \core/n2220_s8 .INIT=8'h0B;
LUT4 \core/n2220_s9  (
	.I0(\core/mem_xfer ),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/n2203_11 ),
	.F(\core/n2220_12 )
);
defparam \core/n2220_s9 .INIT=16'h00FE;
LUT4 \core/n2221_s8  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [10]),
	.I3(\core/n2221_13 ),
	.F(\core/n2221_11 )
);
defparam \core/n2221_s8 .INIT=16'h4F00;
LUT4 \core/n2221_s9  (
	.I0(\core/n5753_4 ),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_xfer ),
	.I3(\core/n2206_17 ),
	.F(\core/n2221_12 )
);
defparam \core/n2221_s9 .INIT=16'h5C00;
LUT2 \core/n2226_s9  (
	.I0(\core/mem_la_firstword ),
	.I1(\core/mem_rdata_q [8]),
	.F(\core/n2226_13 )
);
defparam \core/n2226_s9 .INIT=4'h4;
LUT4 \core/n2227_s7  (
	.I0(\core/mem_rdata_q [7]),
	.I1(\core/mem_rdata_q [23]),
	.I2(\core/mem_rdata_latched_11_9 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/n2227_10 )
);
defparam \core/n2227_s7 .INIT=16'h305F;
LUT3 \core/n2421_s5  (
	.I0(\core/n2421_12 ),
	.I1(mem_rdata_31_13),
	.I2(mem_rdata_31_12),
	.F(\core/n2421_8 )
);
defparam \core/n2421_s5 .INIT=8'h40;
LUT3 \core/n2421_s6  (
	.I0(\core/n2421_13 ),
	.I1(mem_rdata_30_16),
	.I2(wr_cleardebint_ena_7),
	.F(\core/n2421_9 )
);
defparam \core/n2421_s6 .INIT=8'h40;
LUT4 \core/n2421_s7  (
	.I0(\core/mem_rdata_latched_1_16 ),
	.I1(mem_rdata_31_9),
	.I2(ram_dout[0]),
	.I3(mem_rdata_31_10),
	.F(\core/n2421_10 )
);
defparam \core/n2421_s7 .INIT=16'h0BBB;
LUT2 \core/n2421_s8  (
	.I0(dtcm_ready),
	.I1(wbmem_ready),
	.F(\core/n2421_11 )
);
defparam \core/n2421_s8 .INIT=4'h1;
LUT4 \core/n5332_s6  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [29]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_firstword ),
	.F(\core/n5332_9 )
);
defparam \core/n5332_s6 .INIT=16'h03F5;
LUT4 \core/n5332_s7  (
	.I0(\core/mem_rdata_latched_29_7 ),
	.I1(\core/mem_rdata_latched_29_19 ),
	.I2(\core/mem_rdata_latched_29_8 ),
	.I3(\core/mem_xfer ),
	.F(\core/n5332_10 )
);
defparam \core/n5332_s7 .INIT=16'hF400;
LUT4 \core/n5332_s8  (
	.I0(mem_rdata_29_4),
	.I1(mem_rdata_29_14),
	.I2(mem_rdata_29_6),
	.I3(\core/mem_rdata_latched_12_11 ),
	.F(\core/n5332_11 )
);
defparam \core/n5332_s8 .INIT=16'h4F00;
LUT2 \core/n5715_s6  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5710_7 ),
	.F(\core/n5715_9 )
);
defparam \core/n5715_s6 .INIT=4'h8;
LUT4 \core/n6005_s7  (
	.I0(\core/mem_rdata_q [22]),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/mem_rdata_q [19]),
	.I3(\core/mem_rdata_q [18]),
	.F(\core/n6005_10 )
);
defparam \core/n6005_s7 .INIT=16'h0001;
LUT2 \core/n6005_s8  (
	.I0(\core/mem_rdata_q [24]),
	.I1(\core/mem_rdata_q [23]),
	.F(\core/n6005_11 )
);
defparam \core/n6005_s8 .INIT=4'h1;
LUT4 \core/n6005_s9  (
	.I0(\core/mem_rdata_q [17]),
	.I1(\core/mem_rdata_q [16]),
	.I2(\core/mem_rdata_q [15]),
	.I3(\core/mem_rdata_q [11]),
	.F(\core/n6005_12 )
);
defparam \core/n6005_s9 .INIT=16'h0001;
LUT4 \core/n15091_s3  (
	.I0(\core/n12417_5 ),
	.I1(\core/n12410_5 ),
	.I2(\core/n15091_8 ),
	.I3(\core/n15091_14 ),
	.F(\core/n15091_6 )
);
defparam \core/n15091_s3 .INIT=16'h8000;
LUT4 \core/n15091_s4  (
	.I0(\core/timer [12]),
	.I1(\core/timer [13]),
	.I2(\core/n12425_5 ),
	.I3(\core/n15091_10 ),
	.F(\core/n15091_7 )
);
defparam \core/n15091_s4 .INIT=16'h1000;
LUT4 \core/n23373_s3  (
	.I0(\core/irq_active ),
	.I1(\core/irq_delay ),
	.I2(\core/n11077_3 ),
	.I3(\core/decoder_trigger ),
	.F(\core/n23373_6 )
);
defparam \core/n23373_s3 .INIT=16'hF100;
LUT4 \core/n23160_s6  (
	.I0(\core/instr_srl ),
	.I1(\core/instr_xor ),
	.I2(\core/instr_srai ),
	.I3(\core/instr_srli ),
	.F(\core/n23160_9 )
);
defparam \core/n23160_s6 .INIT=16'h0001;
LUT4 \core/n23160_s7  (
	.I0(\core/instr_csrrc ),
	.I1(\core/instr_and ),
	.I2(\core/instr_or ),
	.I3(\core/instr_sra ),
	.F(\core/n23160_10 )
);
defparam \core/n23160_s7 .INIT=16'h0001;
LUT4 \core/n23160_s8  (
	.I0(\core/n5304_3 ),
	.I1(\core/n5301_4 ),
	.I2(\core/n5305_4 ),
	.I3(\core/n15196_15 ),
	.F(\core/n23160_11 )
);
defparam \core/n23160_s8 .INIT=16'h4000;
LUT4 \core/n23160_s9  (
	.I0(\core/instr_sw ),
	.I1(\core/instr_sh ),
	.I2(\core/instr_sb ),
	.I3(\core/instr_lh ),
	.F(\core/n23160_12 )
);
defparam \core/n23160_s9 .INIT=16'h0001;
LUT4 \core/n23160_s10  (
	.I0(\core/instr_andi ),
	.I1(\core/instr_ori ),
	.I2(\core/instr_xori ),
	.I3(\core/instr_addi ),
	.F(\core/n23160_13 )
);
defparam \core/n23160_s10 .INIT=16'h0001;
LUT4 \core/n23160_s11  (
	.I0(\core/instr_blt ),
	.I1(\core/instr_bne ),
	.I2(\core/instr_beq ),
	.I3(\core/n23160_16 ),
	.F(\core/n23160_14 )
);
defparam \core/n23160_s11 .INIT=16'h0100;
LUT2 \core/alu_out_31_s14  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.F(\core/alu_out_31_18 )
);
defparam \core/alu_out_31_s14 .INIT=4'h1;
LUT3 \core/alu_out_0_s13  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op2 [31]),
	.I2(\core/alu_out_0_19 ),
	.F(\core/alu_out_0_17 )
);
defparam \core/alu_out_0_s13 .INIT=8'hD4;
LUT3 \core/alu_out_0_s14  (
	.I0(\core/is_slti_blt_slt ),
	.I1(\core/instr_bge ),
	.I2(\core/alu_out_0_20 ),
	.F(\core/alu_out_0_18 )
);
defparam \core/alu_out_0_s14 .INIT=8'hAC;
LUT4 \core/n15196_s17  (
	.I0(\core/instr_timer ),
	.I1(\core/timer [31]),
	.I2(irq_mask_o_Z[31]),
	.I3(\core/instr_maskirq ),
	.F(\core/n15196_21 )
);
defparam \core/n15196_s17 .INIT=16'h0777;
LUT4 \core/n15196_s18  (
	.I0(\core/rd [63]),
	.I1(\core/rd [31]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15196_22 )
);
defparam \core/n15196_s18 .INIT=16'hAC00;
LUT3 \core/n15197_s13  (
	.I0(dpc_r[30]),
	.I1(\core/instr_dret ),
	.I2(\core/n15197_19 ),
	.F(\core/n15197_17 )
);
defparam \core/n15197_s13 .INIT=8'h70;
LUT4 \core/n15197_s14  (
	.I0(\core/rd [30]),
	.I1(\core/rd [62]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15197_18 )
);
defparam \core/n15197_s14 .INIT=16'hCA00;
LUT4 \core/n15198_s14  (
	.I0(\core/instr_timer ),
	.I1(\core/timer [29]),
	.I2(irq_mask_o_Z[29]),
	.I3(\core/instr_maskirq ),
	.F(\core/n15198_18 )
);
defparam \core/n15198_s14 .INIT=16'h0777;
LUT4 \core/n15198_s15  (
	.I0(\core/rd [29]),
	.I1(\core/rd [61]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15198_19 )
);
defparam \core/n15198_s15 .INIT=16'hCA00;
LUT4 \core/n15199_s14  (
	.I0(\core/instr_timer ),
	.I1(\core/timer [28]),
	.I2(irq_mask_o_Z[28]),
	.I3(\core/instr_maskirq ),
	.F(\core/n15199_18 )
);
defparam \core/n15199_s14 .INIT=16'h0777;
LUT4 \core/n15199_s15  (
	.I0(\core/rd [28]),
	.I1(\core/rd [60]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15199_19 )
);
defparam \core/n15199_s15 .INIT=16'hCA00;
LUT4 \core/n15200_s14  (
	.I0(\core/instr_timer ),
	.I1(\core/timer [27]),
	.I2(irq_mask_o_Z[27]),
	.I3(\core/instr_maskirq ),
	.F(\core/n15200_18 )
);
defparam \core/n15200_s14 .INIT=16'h0777;
LUT4 \core/n15200_s15  (
	.I0(\core/rd [27]),
	.I1(\core/rd [59]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15200_19 )
);
defparam \core/n15200_s15 .INIT=16'hCA00;
LUT4 \core/n15201_s15  (
	.I0(\core/instr_timer ),
	.I1(\core/timer [26]),
	.I2(irq_mask_o_Z[26]),
	.I3(\core/instr_maskirq ),
	.F(\core/n15201_19 )
);
defparam \core/n15201_s15 .INIT=16'h0777;
LUT4 \core/n15201_s16  (
	.I0(\core/rd [26]),
	.I1(\core/rd [58]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15201_20 )
);
defparam \core/n15201_s16 .INIT=16'hCA00;
LUT4 \core/n15202_s14  (
	.I0(\core/instr_timer ),
	.I1(\core/timer [25]),
	.I2(irq_mask_o_Z[25]),
	.I3(\core/instr_maskirq ),
	.F(\core/n15202_18 )
);
defparam \core/n15202_s14 .INIT=16'h0777;
LUT4 \core/n15202_s15  (
	.I0(\core/rd [25]),
	.I1(\core/rd [57]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15202_19 )
);
defparam \core/n15202_s15 .INIT=16'hCA00;
LUT4 \core/n15203_s15  (
	.I0(\core/instr_timer ),
	.I1(\core/timer [24]),
	.I2(irq_mask_o_Z[24]),
	.I3(\core/instr_maskirq ),
	.F(\core/n15203_19 )
);
defparam \core/n15203_s15 .INIT=16'h0777;
LUT4 \core/n15203_s16  (
	.I0(\core/rd [24]),
	.I1(\core/rd [56]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15203_20 )
);
defparam \core/n15203_s16 .INIT=16'hCA00;
LUT4 \core/n15204_s14  (
	.I0(\core/instr_timer ),
	.I1(\core/timer [23]),
	.I2(irq_mask_o_Z[23]),
	.I3(\core/instr_maskirq ),
	.F(\core/n15204_18 )
);
defparam \core/n15204_s14 .INIT=16'h0777;
LUT4 \core/n15204_s15  (
	.I0(\core/rd [23]),
	.I1(\core/rd [55]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15204_19 )
);
defparam \core/n15204_s15 .INIT=16'hCA00;
LUT4 \core/n15205_s14  (
	.I0(\core/instr_timer ),
	.I1(\core/timer [22]),
	.I2(irq_mask_o_Z[22]),
	.I3(\core/instr_maskirq ),
	.F(\core/n15205_18 )
);
defparam \core/n15205_s14 .INIT=16'h0777;
LUT4 \core/n15205_s15  (
	.I0(\core/rd [22]),
	.I1(\core/rd [54]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15205_19 )
);
defparam \core/n15205_s15 .INIT=16'hCA00;
LUT4 \core/n15206_s14  (
	.I0(\core/instr_timer ),
	.I1(\core/timer [21]),
	.I2(irq_mask_o_Z[21]),
	.I3(\core/instr_maskirq ),
	.F(\core/n15206_18 )
);
defparam \core/n15206_s14 .INIT=16'h0777;
LUT4 \core/n15206_s15  (
	.I0(\core/rd [21]),
	.I1(\core/rd [53]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15206_19 )
);
defparam \core/n15206_s15 .INIT=16'hCA00;
LUT4 \core/n15207_s14  (
	.I0(\core/instr_timer ),
	.I1(\core/timer [20]),
	.I2(irq_mask_o_Z[20]),
	.I3(\core/instr_maskirq ),
	.F(\core/n15207_18 )
);
defparam \core/n15207_s14 .INIT=16'h0777;
LUT4 \core/n15207_s15  (
	.I0(\core/rd [20]),
	.I1(\core/rd [52]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15207_19 )
);
defparam \core/n15207_s15 .INIT=16'hCA00;
LUT4 \core/n15208_s14  (
	.I0(\core/irq_mask_o_Z_0 [19]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [19]),
	.F(\core/n15208_18 )
);
defparam \core/n15208_s14 .INIT=16'h0777;
LUT4 \core/n15208_s15  (
	.I0(\core/rd [19]),
	.I1(\core/rd [51]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15208_19 )
);
defparam \core/n15208_s15 .INIT=16'hCA00;
LUT4 \core/n15209_s14  (
	.I0(\core/irq_mask_o_Z_0 [18]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [18]),
	.F(\core/n15209_18 )
);
defparam \core/n15209_s14 .INIT=16'h0777;
LUT4 \core/n15209_s15  (
	.I0(\core/rd [18]),
	.I1(\core/rd [50]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15209_19 )
);
defparam \core/n15209_s15 .INIT=16'hCA00;
LUT4 \core/n15210_s14  (
	.I0(\core/irq_mask_o_Z_0 [17]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [17]),
	.F(\core/n15210_18 )
);
defparam \core/n15210_s14 .INIT=16'h0777;
LUT4 \core/n15210_s15  (
	.I0(\core/rd [17]),
	.I1(\core/rd [49]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15210_19 )
);
defparam \core/n15210_s15 .INIT=16'hCA00;
LUT4 \core/n15211_s14  (
	.I0(\core/irq_mask_o_Z_0 [16]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [16]),
	.F(\core/n15211_18 )
);
defparam \core/n15211_s14 .INIT=16'h0777;
LUT4 \core/n15211_s15  (
	.I0(\core/rd [16]),
	.I1(\core/rd [48]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15211_19 )
);
defparam \core/n15211_s15 .INIT=16'hCA00;
LUT4 \core/n15212_s15  (
	.I0(\core/irq_mask_o_Z_0 [15]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [15]),
	.F(\core/n15212_19 )
);
defparam \core/n15212_s15 .INIT=16'h0777;
LUT4 \core/n15212_s16  (
	.I0(\core/rd [15]),
	.I1(\core/rd [47]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15212_20 )
);
defparam \core/n15212_s16 .INIT=16'hCA00;
LUT3 \core/n15213_s15  (
	.I0(\core/irq_mask_o_Z_0 [14]),
	.I1(\core/instr_maskirq ),
	.I2(\core/n15213_22 ),
	.F(\core/n15213_19 )
);
defparam \core/n15213_s15 .INIT=8'h70;
LUT4 \core/n15213_s16  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [14]),
	.I2(\core/n15213_23 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15213_20 )
);
defparam \core/n15213_s16 .INIT=16'hF800;
LUT4 \core/n15213_s17  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14378_1 ),
	.I2(\core/next_irq_pending [14]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15213_21 )
);
defparam \core/n15213_s17 .INIT=16'h0777;
LUT3 \core/n15214_s12  (
	.I0(dpc_r[13]),
	.I1(\core/instr_dret ),
	.I2(\core/n15214_19 ),
	.F(\core/n15214_16 )
);
defparam \core/n15214_s12 .INIT=8'h70;
LUT4 \core/n15214_s13  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [13]),
	.I2(\core/n15214_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15214_17 )
);
defparam \core/n15214_s13 .INIT=16'hF800;
LUT4 \core/n15214_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14379_1 ),
	.I2(\core/reg_op1 [13]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15214_18 )
);
defparam \core/n15214_s14 .INIT=16'h0777;
LUT3 \core/n15215_s12  (
	.I0(\core/irq_mask_o_Z_0 [12]),
	.I1(\core/instr_maskirq ),
	.I2(\core/n15215_19 ),
	.F(\core/n15215_16 )
);
defparam \core/n15215_s12 .INIT=8'h70;
LUT4 \core/n15215_s13  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [12]),
	.I2(\core/n15215_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15215_17 )
);
defparam \core/n15215_s13 .INIT=16'hF800;
LUT4 \core/n15215_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14380_1 ),
	.I2(\core/next_irq_pending [12]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15215_18 )
);
defparam \core/n15215_s14 .INIT=16'h0777;
LUT3 \core/n15216_s12  (
	.I0(dpc_r[11]),
	.I1(\core/instr_dret ),
	.I2(\core/n15216_19 ),
	.F(\core/n15216_16 )
);
defparam \core/n15216_s12 .INIT=8'h70;
LUT4 \core/n15216_s13  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [11]),
	.I2(\core/n15216_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15216_17 )
);
defparam \core/n15216_s13 .INIT=16'hF800;
LUT4 \core/n15216_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14381_1 ),
	.I2(\core/next_irq_pending [11]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15216_18 )
);
defparam \core/n15216_s14 .INIT=16'h0777;
LUT3 \core/n15217_s12  (
	.I0(dpc_r[10]),
	.I1(\core/instr_dret ),
	.I2(\core/n15217_19 ),
	.F(\core/n15217_16 )
);
defparam \core/n15217_s12 .INIT=8'h70;
LUT4 \core/n15217_s13  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [10]),
	.I2(\core/n15217_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15217_17 )
);
defparam \core/n15217_s13 .INIT=16'hF800;
LUT4 \core/n15217_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14382_1 ),
	.I2(\core/reg_op1 [10]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15217_18 )
);
defparam \core/n15217_s14 .INIT=16'h0777;
LUT3 \core/n15218_s12  (
	.I0(dpc_r[9]),
	.I1(\core/instr_dret ),
	.I2(\core/n15218_19 ),
	.F(\core/n15218_16 )
);
defparam \core/n15218_s12 .INIT=8'h70;
LUT4 \core/n15218_s13  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [9]),
	.I2(\core/n15218_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15218_17 )
);
defparam \core/n15218_s13 .INIT=16'hF800;
LUT4 \core/n15218_s14  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [9]),
	.I2(\core/reg_op1 [9]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15218_18 )
);
defparam \core/n15218_s14 .INIT=16'h0777;
LUT3 \core/n15219_s12  (
	.I0(\core/irq_mask_o_Z_0 [8]),
	.I1(\core/instr_maskirq ),
	.I2(\core/n15219_19 ),
	.F(\core/n15219_16 )
);
defparam \core/n15219_s12 .INIT=8'h70;
LUT4 \core/n15219_s13  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [8]),
	.I2(\core/n15219_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15219_17 )
);
defparam \core/n15219_s13 .INIT=16'hF800;
LUT4 \core/n15219_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14384_1 ),
	.I2(\core/reg_op1 [8]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15219_18 )
);
defparam \core/n15219_s14 .INIT=16'h0777;
LUT4 \core/n15220_s16  (
	.I0(\core/irq_mask_o_Z_0 [7]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [7]),
	.F(\core/n15220_20 )
);
defparam \core/n15220_s16 .INIT=16'h0777;
LUT4 \core/n15220_s17  (
	.I0(\core/rd [7]),
	.I1(\core/rd [39]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15220_21 )
);
defparam \core/n15220_s17 .INIT=16'hCA00;
LUT3 \core/n15221_s17  (
	.I0(dpc_r[6]),
	.I1(\core/instr_dret ),
	.I2(\core/n15221_22 ),
	.F(\core/n15221_21 )
);
defparam \core/n15221_s17 .INIT=8'h70;
LUT3 \core/n15222_s15  (
	.I0(\core/irq_mask [5]),
	.I1(\core/instr_maskirq ),
	.I2(\core/n15222_21 ),
	.F(\core/n15222_19 )
);
defparam \core/n15222_s15 .INIT=8'h70;
LUT4 \core/n15222_s16  (
	.I0(\core/rd [5]),
	.I1(\core/rd [37]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15222_20 )
);
defparam \core/n15222_s16 .INIT=16'hCA00;
LUT4 \core/n15223_s13  (
	.I0(\core/instr_dret ),
	.I1(dpc_r[4]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [4]),
	.F(\core/n15223_17 )
);
defparam \core/n15223_s13 .INIT=16'h0777;
LUT4 \core/n15223_s14  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [4]),
	.I2(\core/n15223_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15223_18 )
);
defparam \core/n15223_s14 .INIT=16'hF800;
LUT4 \core/n15223_s15  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14388_1 ),
	.I2(\core/next_irq_pending [4]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15223_19 )
);
defparam \core/n15223_s15 .INIT=16'h0777;
LUT3 \core/n15224_s14  (
	.I0(\core/n15224_25 ),
	.I1(\core/mem_rdata_latched_23_15 ),
	.I2(mem_rdata_20_17),
	.F(\core/n15224_18 )
);
defparam \core/n15224_s14 .INIT=8'h40;
LUT3 \core/n15224_s15  (
	.I0(\core/n15224_26 ),
	.I1(mem_rdata_31_13),
	.I2(mem_rdata_31_12),
	.F(\core/n15224_19 )
);
defparam \core/n15224_s15 .INIT=8'h40;
LUT3 \core/n15224_s16  (
	.I0(vld_set_4),
	.I1(ram_dout[3]),
	.I2(mem_rdata_31_14),
	.F(\core/n15224_20 )
);
defparam \core/n15224_s16 .INIT=8'h70;
LUT3 \core/n15224_s17  (
	.I0(\core/n15224_27 ),
	.I1(itcm_rdata[3]),
	.I2(itcm_ready),
	.F(\core/n15224_21 )
);
defparam \core/n15224_s17 .INIT=8'h35;
LUT3 \core/n15224_s18  (
	.I0(dpc_r[3]),
	.I1(\core/instr_dret ),
	.I2(\core/n15224_28 ),
	.F(\core/n15224_22 )
);
defparam \core/n15224_s18 .INIT=8'h70;
LUT4 \core/n15224_s19  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [3]),
	.I2(\core/n15224_29 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15224_23 )
);
defparam \core/n15224_s19 .INIT=16'hF800;
LUT4 \core/n15224_s20  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14389_1 ),
	.I2(\core/irq_pending [3]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15224_24 )
);
defparam \core/n15224_s20 .INIT=16'h0777;
LUT4 \core/n15225_s17  (
	.I0(wbmem_ready),
	.I1(\core/n15225_26 ),
	.I2(mem_rdata_31_13),
	.I3(mem_rdata_31_12),
	.F(\core/n15225_21 )
);
defparam \core/n15225_s17 .INIT=16'h1000;
LUT4 \core/n15225_s18  (
	.I0(\core/n15225_27 ),
	.I1(\core/n15225_28 ),
	.I2(mem_rdata_22_10),
	.I3(\core/n15225_29 ),
	.F(\core/n15225_22 )
);
defparam \core/n15225_s18 .INIT=16'h001F;
LUT4 \core/n15225_s19  (
	.I0(dtcm_ready),
	.I1(dtcm_rdata[2]),
	.I2(itcm_rdata[2]),
	.I3(itcm_ready),
	.F(\core/n15225_23 )
);
defparam \core/n15225_s19 .INIT=16'h0F77;
LUT4 \core/n15225_s20  (
	.I0(\core/irq_mask [2]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [2]),
	.F(\core/n15225_24 )
);
defparam \core/n15225_s20 .INIT=16'h0777;
LUT4 \core/n15225_s21  (
	.I0(\core/rd [2]),
	.I1(\core/rd [34]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15225_25 )
);
defparam \core/n15225_s21 .INIT=16'hCA00;
LUT4 \core/n15226_s16  (
	.I0(\core/rd [1]),
	.I1(\core/rd [33]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15226_20 )
);
defparam \core/n15226_s16 .INIT=16'hCA00;
LUT4 \core/n15227_s15  (
	.I0(\core/mem_rdata_latched_24_6 ),
	.I1(mem_rdata[24]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15222_15 ),
	.F(\core/n15227_19 )
);
defparam \core/n15227_s15 .INIT=16'hCA00;
LUT4 \core/n15227_s16  (
	.I0(\core/rd [0]),
	.I1(\core/rd [32]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15227_20 )
);
defparam \core/n15227_s16 .INIT=16'hCA00;
LUT2 \core/n15158_s20  (
	.I0(\core/instr_timer ),
	.I1(\core/instr_maskirq ),
	.F(\core/n15158_25 )
);
defparam \core/n15158_s20 .INIT=4'h1;
LUT4 \core/n15305_s19  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op1 [30]),
	.I2(\core/n14428_24 ),
	.I3(\core/n14429_3 ),
	.F(\core/n15305_23 )
);
defparam \core/n15305_s19 .INIT=16'hAC00;
LUT4 \core/n15305_s20  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [31]),
	.I2(\core/n15305_26 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15305_24 )
);
defparam \core/n15305_s20 .INIT=16'h4F00;
LUT4 \core/n15305_s21  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/n15309_24 ),
	.I2(\core/n15309_21 ),
	.I3(\core/reg_op1 [31]),
	.F(\core/n15305_25 )
);
defparam \core/n15305_s21 .INIT=16'h7077;
LUT4 \core/n15307_s18  (
	.I0(\core/n15299_31 ),
	.I1(\core/alu_out_31_18 ),
	.I2(\core/n23160_4 ),
	.I3(\core/n15307_25 ),
	.F(\core/n15307_22 )
);
defparam \core/n15307_s18 .INIT=16'h0700;
LUT4 \core/n15307_s19  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [30]),
	.I2(\core/reg_pc [30]),
	.I3(\core/n15323_21 ),
	.F(\core/n15307_23 )
);
defparam \core/n15307_s19 .INIT=16'h0BBB;
LUT4 \core/n15307_s20  (
	.I0(\core/n15201_16 ),
	.I1(\core/n15307_26 ),
	.I2(\core/n15529_9 ),
	.I3(\core/n15307_27 ),
	.F(\core/n15307_24 )
);
defparam \core/n15307_s20 .INIT=16'h0ECC;
LUT2 \core/n15309_s17  (
	.I0(\core/n15922_18 ),
	.I1(\core/n15345_19 ),
	.F(\core/n15309_21 )
);
defparam \core/n15309_s17 .INIT=4'h4;
LUT4 \core/n15309_s18  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [29]),
	.I2(\core/reg_pc [29]),
	.I3(\core/n15323_21 ),
	.F(\core/n15309_22 )
);
defparam \core/n15309_s18 .INIT=16'h0BBB;
LUT3 \core/n15309_s20  (
	.I0(\core/instr_srai ),
	.I1(\core/instr_sra ),
	.I2(\core/reg_op1 [31]),
	.F(\core/n15309_24 )
);
defparam \core/n15309_s20 .INIT=8'hE0;
LUT4 \core/n15309_s21  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op1 [30]),
	.I2(\core/n14428_24 ),
	.I3(\core/n14429_3 ),
	.F(\core/n15309_25 )
);
defparam \core/n15309_s21 .INIT=16'h0503;
LUT4 \core/n15311_s17  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [28]),
	.I2(\core/reg_pc [28]),
	.I3(\core/n15323_21 ),
	.F(\core/n15311_21 )
);
defparam \core/n15311_s17 .INIT=16'h0BBB;
LUT4 \core/n15311_s18  (
	.I0(\core/n15203_17 ),
	.I1(\core/n15307_26 ),
	.I2(\core/n15529_9 ),
	.I3(\core/n15311_23 ),
	.F(\core/n15311_22 )
);
defparam \core/n15311_s18 .INIT=16'h0ECC;
LUT4 \core/n15313_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [27]),
	.I2(\core/reg_pc [27]),
	.I3(\core/n15323_21 ),
	.F(\core/n15313_20 )
);
defparam \core/n15313_s16 .INIT=16'h0BBB;
LUT4 \core/n15315_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [26]),
	.I2(\core/reg_pc [26]),
	.I3(\core/n15323_21 ),
	.F(\core/n15315_20 )
);
defparam \core/n15315_s16 .INIT=16'h0BBB;
LUT4 \core/n15317_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [25]),
	.I2(\core/reg_pc [25]),
	.I3(\core/n15323_21 ),
	.F(\core/n15317_19 )
);
defparam \core/n15317_s15 .INIT=16'h0BBB;
LUT4 \core/n15319_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [24]),
	.I2(\core/reg_pc [24]),
	.I3(\core/n15323_21 ),
	.F(\core/n15319_19 )
);
defparam \core/n15319_s15 .INIT=16'h0BBB;
LUT4 \core/n15321_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [23]),
	.I2(\core/n15321_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15321_19 )
);
defparam \core/n15321_s15 .INIT=16'h4F00;
LUT2 \core/n15323_s17  (
	.I0(\core/instr_lui ),
	.I1(\core/is_lui_auipc_jal ),
	.F(\core/n15323_21 )
);
defparam \core/n15323_s17 .INIT=4'h4;
LUT2 \core/n15323_s18  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrci ),
	.F(\core/n15323_22 )
);
defparam \core/n15323_s18 .INIT=4'h1;
LUT4 \core/n15325_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [21]),
	.I2(\core/reg_pc [21]),
	.I3(\core/n15323_21 ),
	.F(\core/n15325_20 )
);
defparam \core/n15325_s16 .INIT=16'h0BBB;
LUT4 \core/n15327_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [20]),
	.I2(\core/reg_pc [20]),
	.I3(\core/n15323_21 ),
	.F(\core/n15327_19 )
);
defparam \core/n15327_s15 .INIT=16'h0BBB;
LUT4 \core/n15327_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/n15391_12 ),
	.I2(\core/n14639_3 ),
	.I3(\core/n15331_23 ),
	.F(\core/n15327_20 )
);
defparam \core/n15327_s16 .INIT=16'h0BBB;
LUT4 \core/n15329_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [19]),
	.I2(\core/reg_pc [19]),
	.I3(\core/n15323_21 ),
	.F(\core/n15329_19 )
);
defparam \core/n15329_s15 .INIT=16'h0BBB;
LUT4 \core/n15329_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/n15393_12 ),
	.I2(\core/n14640_3 ),
	.I3(\core/n15331_23 ),
	.F(\core/n15329_20 )
);
defparam \core/n15329_s16 .INIT=16'h0BBB;
LUT4 \core/n15331_s17  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [18]),
	.I2(\core/reg_pc [18]),
	.I3(\core/n15323_21 ),
	.F(\core/n15331_21 )
);
defparam \core/n15331_s17 .INIT=16'h0BBB;
LUT4 \core/n15333_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [17]),
	.I2(\core/reg_pc [17]),
	.I3(\core/n15323_21 ),
	.F(\core/n15333_20 )
);
defparam \core/n15333_s16 .INIT=16'h0BBB;
LUT4 \core/n15335_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/reg_pc [16]),
	.I3(\core/n15323_21 ),
	.F(\core/n15335_19 )
);
defparam \core/n15335_s15 .INIT=16'h0BBB;
LUT4 \core/n15335_s17  (
	.I0(\core/n15323_22 ),
	.I1(\core/n15399_12 ),
	.I2(\core/n15309_21 ),
	.I3(\core/reg_op1 [16]),
	.F(\core/n15335_21 )
);
defparam \core/n15335_s17 .INIT=16'hB0BB;
LUT4 \core/n15337_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [15]),
	.I2(\core/reg_pc [15]),
	.I3(\core/n15323_21 ),
	.F(\core/n15337_19 )
);
defparam \core/n15337_s15 .INIT=16'h0BBB;
LUT4 \core/n15337_s17  (
	.I0(\core/n15323_22 ),
	.I1(\core/n15401_12 ),
	.I2(\core/n15309_21 ),
	.I3(\core/reg_op1 [15]),
	.F(\core/n15337_21 )
);
defparam \core/n15337_s17 .INIT=16'hB0BB;
LUT4 \core/n15339_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [14]),
	.I2(\core/reg_pc [14]),
	.I3(\core/n15323_21 ),
	.F(\core/n15339_19 )
);
defparam \core/n15339_s15 .INIT=16'h0BBB;
LUT4 \core/n15339_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/n15403_12 ),
	.I2(\core/n14645_3 ),
	.I3(\core/n15331_23 ),
	.F(\core/n15339_20 )
);
defparam \core/n15339_s16 .INIT=16'h0BBB;
LUT4 \core/n15341_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [13]),
	.I2(\core/reg_pc [13]),
	.I3(\core/n15323_21 ),
	.F(\core/n15341_19 )
);
defparam \core/n15341_s15 .INIT=16'h0BBB;
LUT4 \core/n15341_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [13]),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15341_21 ),
	.F(\core/n15341_20 )
);
defparam \core/n15341_s16 .INIT=16'hBF00;
LUT4 \core/n15343_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [12]),
	.I2(\core/n15343_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15343_19 )
);
defparam \core/n15343_s15 .INIT=16'h4F00;
LUT4 \core/n15345_s18  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [11]),
	.I2(\core/reg_pc [11]),
	.I3(\core/n15323_21 ),
	.F(\core/n15345_22 )
);
defparam \core/n15345_s18 .INIT=16'h0BBB;
LUT4 \core/n15347_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [10]),
	.I2(\core/reg_pc [10]),
	.I3(\core/n15323_21 ),
	.F(\core/n15347_19 )
);
defparam \core/n15347_s15 .INIT=16'h0BBB;
LUT4 \core/n15349_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [9]),
	.I2(\core/reg_pc [9]),
	.I3(\core/n15323_21 ),
	.F(\core/n15349_19 )
);
defparam \core/n15349_s15 .INIT=16'h0BBB;
LUT4 \core/n15349_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/n15413_12 ),
	.I2(\core/n14650_3 ),
	.I3(\core/n15331_23 ),
	.F(\core/n15349_20 )
);
defparam \core/n15349_s16 .INIT=16'h0BBB;
LUT4 \core/n15351_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [8]),
	.I2(\core/reg_pc [8]),
	.I3(\core/n15323_21 ),
	.F(\core/n15351_19 )
);
defparam \core/n15351_s15 .INIT=16'h0BBB;
LUT4 \core/n15351_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/n15415_12 ),
	.I2(\core/n14651_3 ),
	.I3(\core/n15331_23 ),
	.F(\core/n15351_20 )
);
defparam \core/n15351_s16 .INIT=16'h0BBB;
LUT4 \core/n15353_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [7]),
	.I2(\core/reg_pc [7]),
	.I3(\core/n15323_21 ),
	.F(\core/n15353_20 )
);
defparam \core/n15353_s16 .INIT=16'h0BBB;
LUT4 \core/n15355_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [6]),
	.I2(\core/reg_pc [6]),
	.I3(\core/n15323_21 ),
	.F(\core/n15355_20 )
);
defparam \core/n15355_s16 .INIT=16'h0BBB;
LUT4 \core/n15357_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [5]),
	.I2(\core/n15357_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15357_19 )
);
defparam \core/n15357_s15 .INIT=16'h4F00;
LUT4 \core/n15359_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/n12431_4 ),
	.I2(\core/reg_pc [4]),
	.I3(\core/n15323_21 ),
	.F(\core/n15359_19 )
);
defparam \core/n15359_s15 .INIT=16'h0BBB;
LUT4 \core/n15359_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/n15423_12 ),
	.I2(\core/n14655_3 ),
	.I3(\core/n15331_23 ),
	.F(\core/n15359_20 )
);
defparam \core/n15359_s16 .INIT=16'h0BBB;
LUT4 \core/n15361_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [3]),
	.I2(\core/reg_pc [3]),
	.I3(\core/n15323_21 ),
	.F(\core/n15361_20 )
);
defparam \core/n15361_s16 .INIT=16'h0BBB;
LUT4 \core/n15361_s17  (
	.I0(\core/n14429_3 ),
	.I1(\core/reg_op1 [7]),
	.I2(\core/n15361_26 ),
	.I3(\core/n14428_24 ),
	.F(\core/n15361_21 )
);
defparam \core/n15361_s17 .INIT=16'hBB0F;
LUT4 \core/n15363_s15  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [2]),
	.I2(\core/reg_pc [2]),
	.I3(\core/n15323_21 ),
	.F(\core/n15363_19 )
);
defparam \core/n15363_s15 .INIT=16'h0BBB;
LUT4 \core/n15363_s16  (
	.I0(\core/n15363_21 ),
	.I1(\core/n15331_23 ),
	.I2(\core/n15323_22 ),
	.I3(\core/n15427_12 ),
	.F(\core/n15363_20 )
);
defparam \core/n15363_s16 .INIT=16'hB0BB;
LUT4 \core/n15365_s15  (
	.I0(\core/n14429_3 ),
	.I1(\core/n14428_24 ),
	.I2(\core/reg_op1 [2]),
	.I3(\core/n15331_23 ),
	.F(\core/n15365_19 )
);
defparam \core/n15365_s15 .INIT=16'hFE00;
LUT4 \core/n15365_s16  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/reg_op1 [5]),
	.I2(\core/n14428_24 ),
	.I3(\core/n14429_3 ),
	.F(\core/n15365_20 )
);
defparam \core/n15365_s16 .INIT=16'h0ACF;
LUT4 \core/n15365_s17  (
	.I0(\core/n15307_22 ),
	.I1(\core/n12434_4 ),
	.I2(\core/n15365_22 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15365_21 )
);
defparam \core/n15365_s17 .INIT=16'h4F00;
LUT4 \core/n15367_s15  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/reg_op1 [4]),
	.I2(\core/n14429_3 ),
	.I3(\core/n14428_24 ),
	.F(\core/n15367_19 )
);
defparam \core/n15367_s15 .INIT=16'h0C0A;
LUT4 \core/n15367_s16  (
	.I0(\core/n15307_22 ),
	.I1(\core/cpuregs_rs1 [0]),
	.I2(\core/n15367_21 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15367_20 )
);
defparam \core/n15367_s16 .INIT=16'h4F00;
LUT4 \core/n15299_s27  (
	.I0(\core/is_lui_auipc_jal ),
	.I1(\core/n15533_27 ),
	.I2(\core/n15922_15 ),
	.I3(\core/n15299_32 ),
	.F(\core/n15299_31 )
);
defparam \core/n15299_s27 .INIT=16'h4000;
LUT4 \core/n15369_s10  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [31]),
	.I2(\core/n15369_19 ),
	.I3(\core/n15369_20 ),
	.F(\core/n15369_15 )
);
defparam \core/n15369_s10 .INIT=16'h0700;
LUT4 \core/n15369_s11  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[31]),
	.I2(\core/csr_mcause [31]),
	.I3(\core/n15405_23 ),
	.F(\core/n15369_16 )
);
defparam \core/n15369_s11 .INIT=16'h0777;
LUT4 \core/n15369_s12  (
	.I0(\core/n15369_27 ),
	.I1(\core/csr_instreth [31]),
	.I2(dpc_r[31]),
	.I3(\core/n15369_31 ),
	.F(\core/n15369_17 )
);
defparam \core/n15369_s12 .INIT=16'h0777;
LUT4 \core/n15369_s13  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [31]),
	.I2(\core/csr_mepc [31]),
	.I3(\core/n15371_30 ),
	.F(\core/n15369_18 )
);
defparam \core/n15369_s13 .INIT=16'h0777;
LUT3 \core/n15371_s10  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [30]),
	.I2(\core/n15371_19 ),
	.F(\core/n15371_15 )
);
defparam \core/n15371_s10 .INIT=8'h70;
LUT4 \core/n15371_s11  (
	.I0(\core/n15405_23 ),
	.I1(\core/csr_mcause [30]),
	.I2(\core/n15371_20 ),
	.I3(\core/n15371_21 ),
	.F(\core/n15371_16 )
);
defparam \core/n15371_s11 .INIT=16'h7000;
LUT4 \core/n15373_s9  (
	.I0(\core/n15405_23 ),
	.I1(\core/csr_mcause [29]),
	.I2(\core/n15373_18 ),
	.I3(\core/n15373_19 ),
	.F(\core/n15373_14 )
);
defparam \core/n15373_s9 .INIT=16'h0700;
LUT4 \core/n15373_s10  (
	.I0(dscratch_r[29]),
	.I1(\core/n15369_29 ),
	.I2(\core/csr_mscratch [29]),
	.I3(\core/n15425_24 ),
	.F(\core/n15373_15 )
);
defparam \core/n15373_s10 .INIT=16'h0777;
LUT4 \core/n15373_s11  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [29]),
	.I2(dpc_r[29]),
	.I3(\core/n15369_31 ),
	.F(\core/n15373_16 )
);
defparam \core/n15373_s11 .INIT=16'h0777;
LUT4 \core/n15373_s12  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [29]),
	.I2(\core/csr_mepc [29]),
	.I3(\core/n15371_30 ),
	.F(\core/n15373_17 )
);
defparam \core/n15373_s12 .INIT=16'h0777;
LUT4 \core/n15375_s9  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15375_28 ),
	.I3(\core/n15375_18 ),
	.F(\core/n15375_14 )
);
defparam \core/n15375_s9 .INIT=16'h8000;
LUT3 \core/n15375_s10  (
	.I0(\core/n15375_26 ),
	.I1(\core/csr_instret [28]),
	.I2(\core/n15375_20 ),
	.F(\core/n15375_15 )
);
defparam \core/n15375_s10 .INIT=8'h70;
LUT4 \core/n15375_s11  (
	.I0(\core/n15423_28 ),
	.I1(\core/csr_mcause [28]),
	.I2(\core/n15375_21 ),
	.I3(\core/n15375_22 ),
	.F(\core/n15375_16 )
);
defparam \core/n15375_s11 .INIT=16'h7000;
LUT4 \core/n15377_s10  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[27]),
	.I2(\core/csr_mepc [27]),
	.I3(\core/n15377_18 ),
	.F(\core/n15377_15 )
);
defparam \core/n15377_s10 .INIT=16'h0777;
LUT4 \core/n15377_s11  (
	.I0(\core/n15377_19 ),
	.I1(\core/csr_mscratch [27]),
	.I2(\core/csr_mcause [27]),
	.I3(\core/n15423_28 ),
	.F(\core/n15377_16 )
);
defparam \core/n15377_s11 .INIT=16'h0777;
LUT4 \core/n15377_s12  (
	.I0(\core/n15375_14 ),
	.I1(\core/csr_mtval [27]),
	.I2(\core/n15377_20 ),
	.I3(\core/n15377_21 ),
	.F(\core/n15377_17 )
);
defparam \core/n15377_s12 .INIT=16'h7000;
LUT4 \core/n15379_s9  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [26]),
	.I2(\core/csr_mepc [26]),
	.I3(\core/n15371_30 ),
	.F(\core/n15379_14 )
);
defparam \core/n15379_s9 .INIT=16'h0777;
LUT3 \core/n15379_s10  (
	.I0(\core/n15405_23 ),
	.I1(\core/csr_mcause [26]),
	.I2(\core/n15379_17 ),
	.F(\core/n15379_15 )
);
defparam \core/n15379_s10 .INIT=8'h70;
LUT4 \core/n15379_s11  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [26]),
	.I2(\core/n15379_18 ),
	.I3(\core/n15379_19 ),
	.F(\core/n15379_16 )
);
defparam \core/n15379_s11 .INIT=16'h7000;
LUT4 \core/n15381_s10  (
	.I0(\core/n15405_23 ),
	.I1(\core/csr_mcause [25]),
	.I2(\core/csr_mtval [25]),
	.I3(\core/n15387_15 ),
	.F(\core/n15381_15 )
);
defparam \core/n15381_s10 .INIT=16'h0777;
LUT4 \core/n15381_s11  (
	.I0(\core/n15371_30 ),
	.I1(\core/csr_mepc [25]),
	.I2(\core/n15381_18 ),
	.I3(\core/n15381_19 ),
	.F(\core/n15381_16 )
);
defparam \core/n15381_s11 .INIT=16'h7000;
LUT3 \core/n15381_s12  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [25]),
	.I2(\core/n15381_20 ),
	.F(\core/n15381_17 )
);
defparam \core/n15381_s12 .INIT=8'h70;
LUT4 \core/n15383_s10  (
	.I0(\core/n15375_26 ),
	.I1(\core/csr_instret [24]),
	.I2(\core/csr_cycle [24]),
	.I3(\core/n15383_23 ),
	.F(\core/n15383_15 )
);
defparam \core/n15383_s10 .INIT=16'h0777;
LUT4 \core/n15383_s11  (
	.I0(\core/csr_instreth [24]),
	.I1(\core/n15369_27 ),
	.I2(\core/csr_mscratch [24]),
	.I3(\core/n15425_24 ),
	.F(\core/n15383_16 )
);
defparam \core/n15383_s11 .INIT=16'h0777;
LUT4 \core/n15383_s12  (
	.I0(\core/n15405_23 ),
	.I1(\core/csr_mcause [24]),
	.I2(\core/n15383_27 ),
	.I3(\core/n15383_21 ),
	.F(\core/n15383_17 )
);
defparam \core/n15383_s12 .INIT=16'h0700;
LUT4 \core/n15383_s13  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [24]),
	.I2(\core/csr_mepc [24]),
	.I3(\core/n15371_30 ),
	.F(\core/n15383_18 )
);
defparam \core/n15383_s13 .INIT=16'h0777;
LUT4 \core/n15385_s9  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [23]),
	.I2(\core/csr_mcause [23]),
	.I3(\core/n15405_23 ),
	.F(\core/n15385_14 )
);
defparam \core/n15385_s9 .INIT=16'h0777;
LUT4 \core/n15385_s10  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [23]),
	.I2(\core/csr_cycle [23]),
	.I3(\core/n15383_23 ),
	.F(\core/n15385_15 )
);
defparam \core/n15385_s10 .INIT=16'h0777;
LUT4 \core/n15385_s11  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [23]),
	.I2(\core/csr_mepc [23]),
	.I3(\core/n15371_30 ),
	.F(\core/n15385_16 )
);
defparam \core/n15385_s11 .INIT=16'h0777;
LUT2 \core/n15385_s12  (
	.I0(\core/n15385_18 ),
	.I1(\core/n15385_19 ),
	.F(\core/n15385_17 )
);
defparam \core/n15385_s12 .INIT=4'h8;
LUT3 \core/n15387_s10  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15371_32 ),
	.F(\core/n15387_15 )
);
defparam \core/n15387_s10 .INIT=8'h80;
LUT4 \core/n15387_s11  (
	.I0(\core/n15387_18 ),
	.I1(\core/n15371_18 ),
	.I2(\core/n15387_19 ),
	.I3(\core/n15387_20 ),
	.F(\core/n15387_16 )
);
defparam \core/n15387_s11 .INIT=16'h8000;
LUT4 \core/n15387_s12  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[22]),
	.I2(\core/n15387_21 ),
	.I3(\core/n15387_22 ),
	.F(\core/n15387_17 )
);
defparam \core/n15387_s12 .INIT=16'h7000;
LUT4 \core/n15389_s10  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[21]),
	.I2(\core/csr_mepc [21]),
	.I3(\core/n15377_18 ),
	.F(\core/n15389_15 )
);
defparam \core/n15389_s10 .INIT=16'h0777;
LUT4 \core/n15389_s11  (
	.I0(\core/n15377_19 ),
	.I1(\core/csr_mscratch [21]),
	.I2(\core/csr_mcause [21]),
	.I3(\core/n15423_28 ),
	.F(\core/n15389_16 )
);
defparam \core/n15389_s11 .INIT=16'h0777;
LUT4 \core/n15389_s12  (
	.I0(\core/n15375_14 ),
	.I1(\core/csr_mtval [21]),
	.I2(\core/n15389_18 ),
	.I3(\core/n15389_19 ),
	.F(\core/n15389_17 )
);
defparam \core/n15389_s12 .INIT=16'h7000;
LUT4 \core/n15391_s10  (
	.I0(\core/csr_instreth [20]),
	.I1(\core/n15369_27 ),
	.I2(\core/csr_instret [20]),
	.I3(\core/n15375_26 ),
	.F(\core/n15391_15 )
);
defparam \core/n15391_s10 .INIT=16'h0777;
LUT4 \core/n15391_s11  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [20]),
	.I2(dpc_r[20]),
	.I3(\core/n15369_31 ),
	.F(\core/n15391_16 )
);
defparam \core/n15391_s11 .INIT=16'h0777;
LUT4 \core/n15391_s12  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [20]),
	.I2(\core/csr_mepc [20]),
	.I3(\core/n15371_30 ),
	.F(\core/n15391_17 )
);
defparam \core/n15391_s12 .INIT=16'h0777;
LUT4 \core/n15391_s13  (
	.I0(\core/n15405_23 ),
	.I1(\core/csr_mcause [20]),
	.I2(\core/n15391_24 ),
	.I3(\core/n15391_20 ),
	.F(\core/n15391_18 )
);
defparam \core/n15391_s13 .INIT=16'h0700;
LUT4 \core/n15393_s10  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [19]),
	.I2(\core/csr_cycle [19]),
	.I3(\core/n15383_23 ),
	.F(\core/n15393_15 )
);
defparam \core/n15393_s10 .INIT=16'h0777;
LUT4 \core/n15393_s11  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[19]),
	.I2(\core/csr_mcause [19]),
	.I3(\core/n15405_23 ),
	.F(\core/n15393_16 )
);
defparam \core/n15393_s11 .INIT=16'h0777;
LUT4 \core/n15393_s12  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [19]),
	.I2(\core/csr_mepc [19]),
	.I3(\core/n15371_30 ),
	.F(\core/n15393_17 )
);
defparam \core/n15393_s12 .INIT=16'h0777;
LUT4 \core/n15393_s13  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [19]),
	.I2(\core/n15393_19 ),
	.I3(\core/n15393_20 ),
	.F(\core/n15393_18 )
);
defparam \core/n15393_s13 .INIT=16'h0700;
LUT4 \core/n15395_s9  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [18]),
	.I2(\core/csr_instret [18]),
	.I3(\core/n15375_26 ),
	.F(\core/n15395_14 )
);
defparam \core/n15395_s9 .INIT=16'h0777;
LUT4 \core/n15395_s10  (
	.I0(dscratch_r[18]),
	.I1(\core/n15369_29 ),
	.I2(\core/csr_mscratch [18]),
	.I3(\core/n15425_24 ),
	.F(\core/n15395_15 )
);
defparam \core/n15395_s10 .INIT=16'h0777;
LUT4 \core/n15395_s11  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [18]),
	.I2(\core/csr_mepc [18]),
	.I3(\core/n15371_30 ),
	.F(\core/n15395_16 )
);
defparam \core/n15395_s11 .INIT=16'h0777;
LUT4 \core/n15395_s12  (
	.I0(\core/n15405_23 ),
	.I1(\core/csr_mcause [18]),
	.I2(\core/n15395_21 ),
	.I3(\core/n15395_19 ),
	.F(\core/n15395_17 )
);
defparam \core/n15395_s12 .INIT=16'h0700;
LUT4 \core/n15397_s9  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [17]),
	.I2(\core/n15397_18 ),
	.I3(\core/n15397_19 ),
	.F(\core/n15397_14 )
);
defparam \core/n15397_s9 .INIT=16'h0700;
LUT4 \core/n15397_s10  (
	.I0(\core/n15405_23 ),
	.I1(\core/csr_mcause [17]),
	.I2(dpc_r[17]),
	.I3(\core/n15369_31 ),
	.F(\core/n15397_15 )
);
defparam \core/n15397_s10 .INIT=16'h0777;
LUT4 \core/n15397_s11  (
	.I0(\core/csr_instreth [17]),
	.I1(\core/n15369_27 ),
	.I2(dscratch_r[17]),
	.I3(\core/n15369_29 ),
	.F(\core/n15397_16 )
);
defparam \core/n15397_s11 .INIT=16'h0777;
LUT4 \core/n15397_s12  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [17]),
	.I2(\core/csr_mepc [17]),
	.I3(\core/n15371_30 ),
	.F(\core/n15397_17 )
);
defparam \core/n15397_s12 .INIT=16'h0777;
LUT4 \core/n15399_s10  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [16]),
	.I2(\core/csr_mcause [16]),
	.I3(\core/n15405_23 ),
	.F(\core/n15399_15 )
);
defparam \core/n15399_s10 .INIT=16'h0777;
LUT4 \core/n15399_s11  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[16]),
	.I2(dpc_r[16]),
	.I3(\core/n15369_31 ),
	.F(\core/n15399_16 )
);
defparam \core/n15399_s11 .INIT=16'h0777;
LUT4 \core/n15399_s12  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [16]),
	.I2(\core/csr_mepc [16]),
	.I3(\core/n15371_30 ),
	.F(\core/n15399_17 )
);
defparam \core/n15399_s12 .INIT=16'h0777;
LUT2 \core/n15399_s13  (
	.I0(\core/n15399_19 ),
	.I1(\core/n15399_20 ),
	.F(\core/n15399_18 )
);
defparam \core/n15399_s13 .INIT=4'h8;
LUT3 \core/n15401_s10  (
	.I0(\core/n15371_30 ),
	.I1(\core/csr_mepc [15]),
	.I2(\core/n15401_17 ),
	.F(\core/n15401_15 )
);
defparam \core/n15401_s10 .INIT=8'h70;
LUT4 \core/n15401_s11  (
	.I0(\core/n15401_25 ),
	.I1(\core/n15401_19 ),
	.I2(\core/n15401_20 ),
	.I3(\core/n15401_21 ),
	.F(\core/n15401_16 )
);
defparam \core/n15401_s11 .INIT=16'h4000;
LUT4 \core/n15403_s10  (
	.I0(\core/csr_instreth [14]),
	.I1(\core/n15369_27 ),
	.I2(\core/csr_instret [14]),
	.I3(\core/n15375_26 ),
	.F(\core/n15403_15 )
);
defparam \core/n15403_s10 .INIT=16'h0777;
LUT4 \core/n15403_s11  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [14]),
	.I2(\core/csr_cycle [14]),
	.I3(\core/n15383_23 ),
	.F(\core/n15403_16 )
);
defparam \core/n15403_s11 .INIT=16'h0777;
LUT3 \core/n15403_s12  (
	.I0(\core/n15403_25 ),
	.I1(\core/csr_mscratch [14]),
	.I2(\core/n15401_25 ),
	.F(\core/n15403_17 )
);
defparam \core/n15403_s12 .INIT=8'h07;
LUT4 \core/n15403_s13  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [14]),
	.I2(\core/n15403_20 ),
	.I3(\core/n15403_21 ),
	.F(\core/n15403_18 )
);
defparam \core/n15403_s13 .INIT=16'h7000;
LUT4 \core/n15405_s10  (
	.I0(\core/n15371_30 ),
	.I1(\core/csr_mepc [13]),
	.I2(\core/n15401_25 ),
	.I3(\core/n15405_18 ),
	.F(\core/n15405_15 )
);
defparam \core/n15405_s10 .INIT=16'h0700;
LUT4 \core/n15405_s11  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[13]),
	.I2(\core/n15405_19 ),
	.I3(\core/n15405_20 ),
	.F(\core/n15405_16 )
);
defparam \core/n15405_s11 .INIT=16'h7000;
LUT4 \core/n15407_s9  (
	.I0(\core/n15371_30 ),
	.I1(\core/csr_mepc [12]),
	.I2(\core/n15401_25 ),
	.I3(\core/n15407_22 ),
	.F(\core/n15407_14 )
);
defparam \core/n15407_s9 .INIT=16'h0007;
LUT4 \core/n15407_s10  (
	.I0(\core/n15407_17 ),
	.I1(\core/n15407_18 ),
	.I2(\core/n15407_19 ),
	.I3(\core/n15407_20 ),
	.F(\core/n15407_15 )
);
defparam \core/n15407_s10 .INIT=16'h8000;
LUT4 \core/n15409_s10  (
	.I0(\core/n15423_28 ),
	.I1(\core/csr_mcause [11]),
	.I2(\core/n15409_31 ),
	.I3(\core/n15409_19 ),
	.F(\core/n15409_15 )
);
defparam \core/n15409_s10 .INIT=16'h7000;
LUT3 \core/n15411_s10  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [10]),
	.I2(\core/n15411_17 ),
	.F(\core/n15411_15 )
);
defparam \core/n15411_s10 .INIT=8'h70;
LUT4 \core/n15411_s11  (
	.I0(\core/n15369_27 ),
	.I1(\core/csr_instreth [10]),
	.I2(\core/n15411_18 ),
	.I3(\core/n15411_19 ),
	.F(\core/n15411_16 )
);
defparam \core/n15411_s11 .INIT=16'h7000;
LUT4 \core/n15413_s10  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [9]),
	.I2(\core/n15413_19 ),
	.I3(\core/n15413_20 ),
	.F(\core/n15413_15 )
);
defparam \core/n15413_s10 .INIT=16'h0700;
LUT4 \core/n15413_s11  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [9]),
	.I2(\core/csr_mcause [9]),
	.I3(\core/n15405_23 ),
	.F(\core/n15413_16 )
);
defparam \core/n15413_s11 .INIT=16'h0777;
LUT4 \core/n15413_s12  (
	.I0(dpc_r[9]),
	.I1(\core/n15369_31 ),
	.I2(\core/csr_cycle [9]),
	.I3(\core/n15383_23 ),
	.F(\core/n15413_17 )
);
defparam \core/n15413_s12 .INIT=16'h0777;
LUT4 \core/n15413_s13  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [9]),
	.I2(\core/csr_mepc [9]),
	.I3(\core/n15371_30 ),
	.F(\core/n15413_18 )
);
defparam \core/n15413_s13 .INIT=16'h0777;
LUT3 \core/n15415_s10  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [8]),
	.I2(\core/n15415_17 ),
	.F(\core/n15415_15 )
);
defparam \core/n15415_s10 .INIT=8'h70;
LUT4 \core/n15415_s11  (
	.I0(\core/n15415_18 ),
	.I1(\core/n15415_19 ),
	.I2(\core/n15415_20 ),
	.I3(\core/n15415_21 ),
	.F(\core/n15415_16 )
);
defparam \core/n15415_s11 .INIT=16'h8000;
LUT2 \core/n15417_s9  (
	.I0(\core/n15417_18 ),
	.I1(\core/n15417_19 ),
	.F(\core/n15417_14 )
);
defparam \core/n15417_s9 .INIT=4'h8;
LUT4 \core/n15417_s10  (
	.I0(\core/n15405_23 ),
	.I1(\core/csr_mcause [7]),
	.I2(\core/csr_mtval [7]),
	.I3(\core/n15387_15 ),
	.F(\core/n15417_15 )
);
defparam \core/n15417_s10 .INIT=16'h0777;
LUT4 \core/n15417_s11  (
	.I0(\core/n15403_25 ),
	.I1(\core/csr_mscratch [7]),
	.I2(\core/n15417_20 ),
	.I3(\core/n15417_21 ),
	.F(\core/n15417_16 )
);
defparam \core/n15417_s11 .INIT=16'h7000;
LUT4 \core/n15417_s12  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[7]),
	.I2(\core/csr_mepc [7]),
	.I3(\core/n15371_30 ),
	.F(\core/n15417_17 )
);
defparam \core/n15417_s12 .INIT=16'h0777;
LUT4 \core/n15419_s9  (
	.I0(\core/wr_dcsr_ena_13 ),
	.I1(dcsr_r[6]),
	.I2(\core/csr_instret [6]),
	.I3(\core/n15375_26 ),
	.F(\core/n15419_14 )
);
defparam \core/n15419_s9 .INIT=16'h0BBB;
LUT4 \core/n15419_s10  (
	.I0(\core/csr_instreth [6]),
	.I1(\core/n15369_27 ),
	.I2(dscratch_r[6]),
	.I3(\core/n15369_29 ),
	.F(\core/n15419_15 )
);
defparam \core/n15419_s10 .INIT=16'h0777;
LUT4 \core/n15419_s11  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [6]),
	.I2(\core/csr_mcause [6]),
	.I3(\core/n15405_23 ),
	.F(\core/n15419_16 )
);
defparam \core/n15419_s11 .INIT=16'h0777;
LUT4 \core/n15419_s12  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [6]),
	.I2(\core/n15419_18 ),
	.I3(\core/n15419_19 ),
	.F(\core/n15419_17 )
);
defparam \core/n15419_s12 .INIT=16'h7000;
LUT4 \core/n15421_s9  (
	.I0(\core/csr_mcause [5]),
	.I1(\core/n15423_28 ),
	.I2(\core/csr_instret [5]),
	.I3(\core/n15375_26 ),
	.F(\core/n15421_14 )
);
defparam \core/n15421_s9 .INIT=16'h0777;
LUT3 \core/n15421_s11  (
	.I0(\core/n15369_27 ),
	.I1(\core/csr_instreth [5]),
	.I2(\core/n15421_19 ),
	.F(\core/n15421_16 )
);
defparam \core/n15421_s11 .INIT=8'h70;
LUT3 \core/n15421_s12  (
	.I0(\core/n15375_14 ),
	.I1(\core/csr_mtval [5]),
	.I2(\core/n15421_20 ),
	.F(\core/n15421_17 )
);
defparam \core/n15421_s12 .INIT=8'h70;
LUT4 \core/n15423_s11  (
	.I0(\core/n15375_14 ),
	.I1(\core/csr_mtval [4]),
	.I2(\core/n15423_18 ),
	.I3(\core/n15423_19 ),
	.F(\core/n15423_16 )
);
defparam \core/n15423_s11 .INIT=16'h7000;
LUT4 \core/n15425_s10  (
	.I0(\core/wr_dcsr_ena_13 ),
	.I1(dcsr_r_41[3]),
	.I2(dpc_r[3]),
	.I3(\core/n15369_31 ),
	.F(\core/n15425_15 )
);
defparam \core/n15425_s10 .INIT=16'h0BBB;
LUT4 \core/n15425_s11  (
	.I0(\core/n15425_17 ),
	.I1(\core/n15425_18 ),
	.I2(\core/n15425_19 ),
	.I3(\core/n15425_20 ),
	.F(\core/n15425_16 )
);
defparam \core/n15425_s11 .INIT=16'h8000;
LUT3 \core/n15427_s10  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [2]),
	.I2(\core/n15427_17 ),
	.F(\core/n15427_15 )
);
defparam \core/n15427_s10 .INIT=8'h70;
LUT4 \core/n15427_s11  (
	.I0(\core/n15427_18 ),
	.I1(\core/n15427_19 ),
	.I2(\core/n15427_20 ),
	.I3(\core/n15427_21 ),
	.F(\core/n15427_16 )
);
defparam \core/n15427_s11 .INIT=16'h8000;
LUT4 \core/n15429_s9  (
	.I0(\core/n15369_31 ),
	.I1(dpc_r[1]),
	.I2(\core/csr_mepc [1]),
	.I3(\core/n15371_30 ),
	.F(\core/n15429_14 )
);
defparam \core/n15429_s9 .INIT=16'h0777;
LUT4 \core/n15429_s10  (
	.I0(\core/csr_mtval [1]),
	.I1(\core/n15387_15 ),
	.I2(\core/csr_mcause [1]),
	.I3(\core/n15405_23 ),
	.F(\core/n15429_15 )
);
defparam \core/n15429_s10 .INIT=16'h0777;
LUT4 \core/n15429_s11  (
	.I0(\core/n15369_27 ),
	.I1(\core/csr_instreth [1]),
	.I2(\core/csr_mscratch [1]),
	.I3(\core/n15403_25 ),
	.F(\core/n15429_16 )
);
defparam \core/n15429_s11 .INIT=16'h0777;
LUT4 \core/n15429_s12  (
	.I0(\core/n15375_26 ),
	.I1(\core/csr_instret [1]),
	.I2(\core/n15429_18 ),
	.I3(\core/n15429_19 ),
	.F(\core/n15429_17 )
);
defparam \core/n15429_s12 .INIT=16'h7000;
LUT4 \core/n15431_s9  (
	.I0(\core/n15387_15 ),
	.I1(\core/csr_mtval [0]),
	.I2(\core/n15431_16 ),
	.I3(\core/n15431_17 ),
	.F(\core/n15431_14 )
);
defparam \core/n15431_s9 .INIT=16'h7000;
LUT3 \core/n15431_s10  (
	.I0(\core/n15405_23 ),
	.I1(\core/csr_mcause [0]),
	.I2(\core/n15431_18 ),
	.F(\core/n15431_15 )
);
defparam \core/n15431_s10 .INIT=8'h70;
LUT4 \core/n15922_s8  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/mem_do_rinst ),
	.I2(\core/is_sll_srl_sra ),
	.I3(\core/alu_out_31_20 ),
	.F(\core/n15922_12 )
);
defparam \core/n15922_s8 .INIT=16'hCACC;
LUT3 \core/n15922_s10  (
	.I0(\core/n15922_20 ),
	.I1(\core/n15331_23 ),
	.I2(\core/mem_do_rinst ),
	.F(\core/n15922_14 )
);
defparam \core/n15922_s10 .INIT=8'hD0;
LUT4 \core/n15922_s11  (
	.I0(\core/instr_fence ),
	.I1(\core/instr_dret ),
	.I2(\core/n15158_25 ),
	.I3(\core/n15196_15 ),
	.F(\core/n15922_15 )
);
defparam \core/n15922_s11 .INIT=16'h1000;
LUT4 \core/n15914_s6  (
	.I0(\core/cpu_state.cpu_state_trap ),
	.I1(\core/reg_op1_31_12 ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/n15922_18 ),
	.F(\core/n15914_10 )
);
defparam \core/n15914_s6 .INIT=16'hBBB0;
LUT3 \core/mem_rdata_latched_30_s8  (
	.I0(mem_rdata_31_17),
	.I1(\core/mem_rdata_latched_30_13 ),
	.I2(mem_addr_Z[6]),
	.F(\core/mem_rdata_latched_30_11 )
);
defparam \core/mem_rdata_latched_30_s8 .INIT=8'hC5;
LUT4 \core/mem_rdata_latched_30_s9  (
	.I0(wbmem_rdata[14]),
	.I1(wbmem_ready),
	.I2(dtcm_rdata[14]),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_30_12 )
);
defparam \core/mem_rdata_latched_30_s9 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_29_s10  (
	.I0(\core/mem_rdata_latched_29_15 ),
	.I1(mem_rdata_20_13),
	.I2(\core/mem_rdata_latched_29_16 ),
	.I3(\core/mem_rdata_latched_29_17 ),
	.F(\core/mem_rdata_latched_29_13 )
);
defparam \core/mem_rdata_latched_29_s10 .INIT=16'h0B00;
LUT2 \core/mem_rdata_latched_29_s11  (
	.I0(ram_dout[13]),
	.I1(vld_set_7),
	.F(\core/mem_rdata_latched_29_14 )
);
defparam \core/mem_rdata_latched_29_s11 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_27_s11  (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[6]),
	.I3(wr_sethaltnot_ena_4),
	.F(\core/mem_rdata_latched_27_14 )
);
defparam \core/mem_rdata_latched_27_s11 .INIT=16'h4200;
LUT4 \core/mem_rdata_latched_27_s12  (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[6]),
	.I2(mem_addr_Z[4]),
	.I3(wr_cleardebint_ena_6),
	.F(\core/mem_rdata_latched_27_15 )
);
defparam \core/mem_rdata_latched_27_s12 .INIT=16'h6000;
LUT4 \core/mem_rdata_latched_25_s9  (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[3]),
	.I2(\core/mem_rdata_latched_25_13 ),
	.I3(mem_rdata_31_19),
	.F(\core/mem_rdata_latched_25_12 )
);
defparam \core/mem_rdata_latched_25_s9 .INIT=16'h0E00;
LUT2 \core/mem_rdata_latched_24_s7  (
	.I0(simpleuart_reg_div_do[8]),
	.I1(mem_addr_Z[2]),
	.F(\core/mem_rdata_latched_24_10 )
);
defparam \core/mem_rdata_latched_24_s7 .INIT=4'h4;
LUT3 \core/mem_rdata_latched_23_s11  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[6]),
	.I2(mem_addr_Z[4]),
	.F(\core/mem_rdata_latched_23_14 )
);
defparam \core/mem_rdata_latched_23_s11 .INIT=8'hE7;
LUT3 \core/mem_rdata_latched_23_s12  (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[6]),
	.I2(mem_rdata_31_19),
	.F(\core/mem_rdata_latched_23_15 )
);
defparam \core/mem_rdata_latched_23_s12 .INIT=8'h90;
LUT3 \core/mem_rdata_latched_22_s10  (
	.I0(\core/mem_rdata_latched_22_16 ),
	.I1(\core/mem_rdata_latched_22_17 ),
	.I2(mem_addr_Z[6]),
	.F(\core/mem_rdata_latched_22_13 )
);
defparam \core/mem_rdata_latched_22_s10 .INIT=8'h35;
LUT3 \core/mem_rdata_latched_22_s11  (
	.I0(ram_dout[6]),
	.I1(itcm_valid_7),
	.I2(vld_set_7),
	.F(\core/mem_rdata_latched_22_14 )
);
defparam \core/mem_rdata_latched_22_s11 .INIT=8'h80;
LUT4 \core/mem_rdata_latched_22_s12  (
	.I0(wbmem_ready),
	.I1(wbmem_rdata[6]),
	.I2(dtcm_rdata[6]),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_22_15 )
);
defparam \core/mem_rdata_latched_22_s12 .INIT=16'h0F77;
LUT4 \core/mem_rdata_latched_21_s11  (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[3]),
	.F(\core/mem_rdata_latched_21_14 )
);
defparam \core/mem_rdata_latched_21_s11 .INIT=16'hBCF5;
LUT4 \core/mem_rdata_latched_21_s12  (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[6]),
	.I3(\core/mem_rdata_latched_21_17 ),
	.F(\core/mem_rdata_latched_21_15 )
);
defparam \core/mem_rdata_latched_21_s12 .INIT=16'h00B0;
LUT4 \core/mem_rdata_latched_21_s13  (
	.I0(\core/mem_rdata_latched_21_18 ),
	.I1(recv_buf_valid_10),
	.I2(simpleuart_reg_div_do[5]),
	.I3(mem_rdata_31_15),
	.F(\core/mem_rdata_latched_21_16 )
);
defparam \core/mem_rdata_latched_21_s13 .INIT=16'h0BBB;
LUT4 \core/mem_rdata_latched_20_s7  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[4]),
	.F(\core/mem_rdata_latched_20_10 )
);
defparam \core/mem_rdata_latched_20_s7 .INIT=16'hE1D4;
LUT4 \core/mem_rdata_latched_20_s8  (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[3]),
	.F(\core/mem_rdata_latched_20_11 )
);
defparam \core/mem_rdata_latched_20_s8 .INIT=16'h0733;
LUT4 \core/mem_rdata_latched_20_s9  (
	.I0(\core/mem_rdata_latched_20_17 ),
	.I1(recv_buf_valid_10),
	.I2(simpleuart_reg_div_do[4]),
	.I3(mem_rdata_31_15),
	.F(\core/mem_rdata_latched_20_12 )
);
defparam \core/mem_rdata_latched_20_s9 .INIT=16'h0BBB;
LUT4 \core/mem_rdata_latched_20_s10  (
	.I0(mem_addr_Z[16]),
	.I1(memory_0_20),
	.I2(mem_rdata_31_24),
	.I3(memory_0_21),
	.F(\core/mem_rdata_latched_20_13 )
);
defparam \core/mem_rdata_latched_20_s10 .INIT=16'h4000;
LUT4 \core/mem_rdata_latched_20_s11  (
	.I0(itcm_valid_6),
	.I1(mem_rdata_31_21),
	.I2(mem_rdata_31_22),
	.I3(mem_rdata_31_23),
	.F(\core/mem_rdata_latched_20_14 )
);
defparam \core/mem_rdata_latched_20_s11 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_20_s12  (
	.I0(vld_set_7),
	.I1(wbm_adr_o_30_6),
	.I2(mem_rdata_31_20),
	.I3(\core/mem_rdata_latched_20_18 ),
	.F(\core/mem_rdata_latched_20_15 )
);
defparam \core/mem_rdata_latched_20_s12 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_20_s13  (
	.I0(wbmem_ready),
	.I1(wbmem_rdata[4]),
	.I2(dtcm_rdata[4]),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_20_16 )
);
defparam \core/mem_rdata_latched_20_s13 .INIT=16'h0F77;
LUT4 \core/mem_rdata_latched_10_s13  (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[4]),
	.I3(mem_addr_Z[5]),
	.F(\core/mem_rdata_latched_10_16 )
);
defparam \core/mem_rdata_latched_10_s13 .INIT=16'h4BB2;
LUT4 \core/mem_rdata_latched_10_s14  (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[5]),
	.F(\core/mem_rdata_latched_10_17 )
);
defparam \core/mem_rdata_latched_10_s14 .INIT=16'h54DF;
LUT4 \core/mem_rdata_latched_1_s12  (
	.I0(\core/mem_rdata_latched_1_17 ),
	.I1(recv_buf_valid_10),
	.I2(simpleuart_reg_div_do[1]),
	.I3(mem_rdata_31_15),
	.F(\core/mem_rdata_latched_1_15 )
);
defparam \core/mem_rdata_latched_1_s12 .INIT=16'h0BBB;
LUT4 \core/mem_rdata_latched_1_s13  (
	.I0(wr_cleardebint_ena_6),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[6]),
	.I3(mem_addr_Z[4]),
	.F(\core/mem_rdata_latched_1_16 )
);
defparam \core/mem_rdata_latched_1_s13 .INIT=16'h4000;
LUT3 \core/n2206_s14  (
	.I0(\core/n1864_4 ),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/mem_rdata_latched [12]),
	.F(\core/n2206_17 )
);
defparam \core/n2206_s14 .INIT=8'h40;
LUT2 \core/n2221_s10  (
	.I0(\core/n1864_4 ),
	.I1(\core/mem_rdata_latched [11]),
	.F(\core/n2221_13 )
);
defparam \core/n2221_s10 .INIT=4'h4;
LUT4 \core/n2421_s9  (
	.I0(\core/n2421_14 ),
	.I1(recv_buf_valid_10),
	.I2(simpleuart_reg_div_do[0]),
	.I3(mem_rdata_31_15),
	.F(\core/n2421_12 )
);
defparam \core/n2421_s9 .INIT=16'h0BBB;
LUT4 \core/n2421_s10  (
	.I0(cleardebint_r[0]),
	.I1(sethaltnot_r[0]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[2]),
	.F(\core/n2421_13 )
);
defparam \core/n2421_s10 .INIT=16'h3FF5;
LUT4 \core/n15091_s5  (
	.I0(\core/timer [30]),
	.I1(\core/timer [31]),
	.I2(\core/csr_mstatus_mie ),
	.I3(\core/csr_mie_mtie ),
	.F(\core/n15091_8 )
);
defparam \core/n15091_s5 .INIT=16'h1000;
LUT4 \core/n15091_s7  (
	.I0(\core/timer [25]),
	.I1(\core/timer [26]),
	.I2(\core/timer [27]),
	.I3(\core/timer [29]),
	.F(\core/n15091_10 )
);
defparam \core/n15091_s7 .INIT=16'h0001;
LUT4 \core/n23160_s12  (
	.I0(\core/instr_waitirq ),
	.I1(\core/instr_fence ),
	.I2(\core/instr_dret ),
	.I3(\core/instr_csrrs ),
	.F(\core/n23160_15 )
);
defparam \core/n23160_s12 .INIT=16'h0001;
LUT4 \core/n23160_s13  (
	.I0(\core/instr_lb ),
	.I1(\core/instr_bgeu ),
	.I2(\core/instr_bltu ),
	.I3(\core/instr_bge ),
	.F(\core/n23160_16 )
);
defparam \core/n23160_s13 .INIT=16'h0001;
LUT3 \core/alu_out_0_s15  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op2 [30]),
	.I2(\core/alu_ltu_96 ),
	.F(\core/alu_out_0_19 )
);
defparam \core/alu_out_0_s15 .INIT=8'hD4;
LUT3 \core/alu_out_0_s16  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op2 [31]),
	.I2(\core/alu_out_0_19 ),
	.F(\core/alu_out_0_20 )
);
defparam \core/alu_out_0_s16 .INIT=8'hB2;
LUT4 \core/n15197_s15  (
	.I0(\core/instr_timer ),
	.I1(\core/timer [30]),
	.I2(irq_mask_o_Z[30]),
	.I3(\core/instr_maskirq ),
	.F(\core/n15197_19 )
);
defparam \core/n15197_s15 .INIT=16'h0777;
LUT4 \core/n15213_s18  (
	.I0(\core/instr_dret ),
	.I1(dpc_r[14]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [14]),
	.F(\core/n15213_22 )
);
defparam \core/n15213_s18 .INIT=16'h0777;
LUT4 \core/n15213_s19  (
	.I0(\core/rd [14]),
	.I1(\core/rd [46]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15213_23 )
);
defparam \core/n15213_s19 .INIT=16'hCA00;
LUT4 \core/n15214_s15  (
	.I0(\core/irq_mask_o_Z_0 [13]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [13]),
	.F(\core/n15214_19 )
);
defparam \core/n15214_s15 .INIT=16'h0777;
LUT4 \core/n15214_s16  (
	.I0(\core/rd [13]),
	.I1(\core/rd [45]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15214_20 )
);
defparam \core/n15214_s16 .INIT=16'hCA00;
LUT4 \core/n15215_s15  (
	.I0(\core/instr_dret ),
	.I1(dpc_r[12]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [12]),
	.F(\core/n15215_19 )
);
defparam \core/n15215_s15 .INIT=16'h0777;
LUT4 \core/n15215_s16  (
	.I0(\core/rd [12]),
	.I1(\core/rd [44]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15215_20 )
);
defparam \core/n15215_s16 .INIT=16'hCA00;
LUT4 \core/n15216_s15  (
	.I0(\core/irq_mask_o_Z_0 [11]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [11]),
	.F(\core/n15216_19 )
);
defparam \core/n15216_s15 .INIT=16'h0777;
LUT4 \core/n15216_s16  (
	.I0(\core/rd [11]),
	.I1(\core/rd [43]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15216_20 )
);
defparam \core/n15216_s16 .INIT=16'hCA00;
LUT4 \core/n15217_s15  (
	.I0(\core/irq_mask_o_Z_0 [10]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [10]),
	.F(\core/n15217_19 )
);
defparam \core/n15217_s15 .INIT=16'h0777;
LUT4 \core/n15217_s16  (
	.I0(\core/rd [10]),
	.I1(\core/rd [42]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15217_20 )
);
defparam \core/n15217_s16 .INIT=16'hCA00;
LUT4 \core/n15218_s15  (
	.I0(\core/irq_mask_o_Z_0 [9]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [9]),
	.F(\core/n15218_19 )
);
defparam \core/n15218_s15 .INIT=16'h0777;
LUT4 \core/n15218_s16  (
	.I0(\core/rd [9]),
	.I1(\core/rd [41]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15218_20 )
);
defparam \core/n15218_s16 .INIT=16'hCA00;
LUT4 \core/n15219_s15  (
	.I0(\core/instr_dret ),
	.I1(dpc_r[8]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [8]),
	.F(\core/n15219_19 )
);
defparam \core/n15219_s15 .INIT=16'h0777;
LUT4 \core/n15219_s16  (
	.I0(\core/rd [8]),
	.I1(\core/rd [40]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15219_20 )
);
defparam \core/n15219_s16 .INIT=16'hCA00;
LUT4 \core/n15221_s18  (
	.I0(\core/irq_mask_o_Z_0 [6]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [6]),
	.F(\core/n15221_22 )
);
defparam \core/n15221_s18 .INIT=16'h0777;
LUT4 \core/n15222_s17  (
	.I0(\core/instr_dret ),
	.I1(dpc_r[5]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [5]),
	.F(\core/n15222_21 )
);
defparam \core/n15222_s17 .INIT=16'h0777;
LUT4 \core/n15223_s16  (
	.I0(\core/rd [4]),
	.I1(\core/rd [36]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15223_20 )
);
defparam \core/n15223_s16 .INIT=16'hCA00;
LUT4 \core/n15224_s21  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[4]),
	.I3(mem_addr_Z[6]),
	.F(\core/n15224_25 )
);
defparam \core/n15224_s21 .INIT=16'hEFD4;
LUT4 \core/n15224_s22  (
	.I0(\core/n15224_30 ),
	.I1(recv_buf_valid_10),
	.I2(simpleuart_reg_div_do[3]),
	.I3(mem_rdata_31_15),
	.F(\core/n15224_26 )
);
defparam \core/n15224_s22 .INIT=16'h0BBB;
LUT4 \core/n15224_s23  (
	.I0(wbmem_rdata[3]),
	.I1(wbmem_ready),
	.I2(dtcm_rdata[3]),
	.I3(dtcm_ready),
	.F(\core/n15224_27 )
);
defparam \core/n15224_s23 .INIT=16'hF0BB;
LUT4 \core/n15224_s24  (
	.I0(\core/irq_mask [3]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [3]),
	.F(\core/n15224_28 )
);
defparam \core/n15224_s24 .INIT=16'h0777;
LUT4 \core/n15224_s25  (
	.I0(\core/rd [3]),
	.I1(\core/rd [35]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15224_29 )
);
defparam \core/n15224_s25 .INIT=16'hCA00;
LUT4 \core/n15225_s22  (
	.I0(\core/n15225_30 ),
	.I1(recv_buf_valid_10),
	.I2(simpleuart_reg_div_do[2]),
	.I3(mem_rdata_31_15),
	.F(\core/n15225_26 )
);
defparam \core/n15225_s22 .INIT=16'h0BBB;
LUT2 \core/n15225_s23  (
	.I0(ram_dout[2]),
	.I1(vld_set_7),
	.F(\core/n15225_27 )
);
defparam \core/n15225_s23 .INIT=4'h8;
LUT4 \core/n15225_s24  (
	.I0(mem_rdata_20_13),
	.I1(\core/n15225_31 ),
	.I2(mem_rdata_31_19),
	.I3(\core/n15225_32 ),
	.F(\core/n15225_28 )
);
defparam \core/n15225_s24 .INIT=16'h0010;
LUT2 \core/n15225_s25  (
	.I0(wbmem_ready),
	.I1(wbmem_rdata[2]),
	.F(\core/n15225_29 )
);
defparam \core/n15225_s25 .INIT=4'h8;
LUT4 \core/n15305_s22  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [31]),
	.I2(\core/reg_pc [31]),
	.I3(\core/n15323_21 ),
	.F(\core/n15305_26 )
);
defparam \core/n15305_s22 .INIT=16'h0BBB;
LUT4 \core/n15307_s21  (
	.I0(\core/instr_csrrs ),
	.I1(\core/instr_csrrc ),
	.I2(\core/is_lb_lh_lw_lbu_lhu ),
	.I3(\core/n15299_32 ),
	.F(\core/n15307_25 )
);
defparam \core/n15307_s21 .INIT=16'h0100;
LUT3 \core/n15307_s22  (
	.I0(\core/n15309_24 ),
	.I1(\core/n14428_24 ),
	.I2(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15307_26 )
);
defparam \core/n15307_s22 .INIT=8'hB0;
LUT4 \core/n15307_s23  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op1 [31]),
	.I2(\core/n14428_24 ),
	.I3(\core/n14429_3 ),
	.F(\core/n15307_27 )
);
defparam \core/n15307_s23 .INIT=16'hF503;
LUT4 \core/n15311_s19  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op1 [29]),
	.I2(\core/n14428_24 ),
	.I3(\core/n14429_3 ),
	.F(\core/n15311_23 )
);
defparam \core/n15311_s19 .INIT=16'hF503;
LUT4 \core/n15317_s17  (
	.I0(\core/n15323_22 ),
	.I1(\core/n15381_12 ),
	.I2(\core/n14634_3 ),
	.I3(\core/n15331_23 ),
	.F(\core/n15317_21 )
);
defparam \core/n15317_s17 .INIT=16'h0BBB;
LUT4 \core/n15319_s17  (
	.I0(\core/n15323_22 ),
	.I1(\core/n15383_12 ),
	.I2(\core/n14635_3 ),
	.I3(\core/n15331_23 ),
	.F(\core/n15319_21 )
);
defparam \core/n15319_s17 .INIT=16'h0BBB;
LUT4 \core/n15321_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [23]),
	.I2(\core/reg_pc [23]),
	.I3(\core/n15323_21 ),
	.F(\core/n15321_20 )
);
defparam \core/n15321_s16 .INIT=16'h0BBB;
LUT4 \core/n15341_s17  (
	.I0(\core/n14646_3 ),
	.I1(\core/n15331_23 ),
	.I2(\core/n15309_21 ),
	.I3(\core/reg_op1 [13]),
	.F(\core/n15341_21 )
);
defparam \core/n15341_s17 .INIT=16'h7077;
LUT4 \core/n15343_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [12]),
	.I2(\core/reg_pc [12]),
	.I3(\core/n15323_21 ),
	.F(\core/n15343_20 )
);
defparam \core/n15343_s16 .INIT=16'h0BBB;
LUT4 \core/n15347_s17  (
	.I0(\core/n15323_22 ),
	.I1(\core/n15411_12 ),
	.I2(\core/n14649_3 ),
	.I3(\core/n15331_23 ),
	.F(\core/n15347_21 )
);
defparam \core/n15347_s17 .INIT=16'h0BBB;
LUT4 \core/n15357_s16  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [5]),
	.I2(\core/reg_pc [5]),
	.I3(\core/n15323_21 ),
	.F(\core/n15357_20 )
);
defparam \core/n15357_s16 .INIT=16'h0BBB;
LUT4 \core/n15363_s17  (
	.I0(\core/n14429_3 ),
	.I1(\core/reg_op1 [6]),
	.I2(\core/n15363_26 ),
	.I3(\core/n14428_24 ),
	.F(\core/n15363_21 )
);
defparam \core/n15363_s17 .INIT=16'hBB0F;
LUT4 \core/n15365_s18  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [1]),
	.I2(\core/reg_pc [1]),
	.I3(\core/n15323_21 ),
	.F(\core/n15365_22 )
);
defparam \core/n15365_s18 .INIT=16'h0BBB;
LUT4 \core/n15367_s17  (
	.I0(\core/n15323_22 ),
	.I1(\core/decoded_imm [0]),
	.I2(\core/reg_pc [0]),
	.I3(\core/n15323_21 ),
	.F(\core/n15367_21 )
);
defparam \core/n15367_s17 .INIT=16'h0BBB;
LUT2 \core/n15299_s28  (
	.I0(\core/is_jalr_addi_slti_sltiu_xori_ori_andi ),
	.I1(\core/is_slli_srli_srai ),
	.F(\core/n15299_32 )
);
defparam \core/n15299_s28 .INIT=4'h1;
LUT2 \core/n15369_s14  (
	.I0(\core/csr_cycleh [31]),
	.I1(\core/n15373_23 ),
	.F(\core/n15369_19 )
);
defparam \core/n15369_s14 .INIT=4'h8;
LUT4 \core/n15369_s15  (
	.I0(\core/n15375_26 ),
	.I1(\core/csr_instret [31]),
	.I2(\core/csr_cycle [31]),
	.I3(\core/n15383_23 ),
	.F(\core/n15369_20 )
);
defparam \core/n15369_s15 .INIT=16'h0777;
LUT2 \core/n15371_s13  (
	.I0(\core/decoded_csr [1]),
	.I1(\core/decoded_csr [0]),
	.F(\core/n15371_18 )
);
defparam \core/n15371_s13 .INIT=4'h4;
LUT4 \core/n15371_s14  (
	.I0(\core/n15375_26 ),
	.I1(\core/csr_instret [30]),
	.I2(\core/n15371_28 ),
	.I3(\core/wr_dcsr_ena_13 ),
	.F(\core/n15371_19 )
);
defparam \core/n15371_s14 .INIT=16'h0700;
LUT4 \core/n15371_s15  (
	.I0(dscratch_r[30]),
	.I1(\core/n15369_29 ),
	.I2(\core/csr_mscratch [30]),
	.I3(\core/n15425_24 ),
	.F(\core/n15371_20 )
);
defparam \core/n15371_s15 .INIT=16'h0777;
LUT4 \core/n15371_s16  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [30]),
	.I2(\core/n15371_34 ),
	.I3(\core/n15371_26 ),
	.F(\core/n15371_21 )
);
defparam \core/n15371_s16 .INIT=16'h0700;
LUT2 \core/n15373_s13  (
	.I0(\core/csr_cycle [29]),
	.I1(\core/n15383_23 ),
	.F(\core/n15373_18 )
);
defparam \core/n15373_s13 .INIT=4'h8;
LUT4 \core/n15373_s14  (
	.I0(\core/csr_instreth [29]),
	.I1(\core/n15369_27 ),
	.I2(\core/csr_instret [29]),
	.I3(\core/n15375_26 ),
	.F(\core/n15373_19 )
);
defparam \core/n15373_s14 .INIT=16'h0777;
LUT2 \core/n15375_s13  (
	.I0(\core/decoded_csr [11]),
	.I1(\core/n15371_22 ),
	.F(\core/n15375_18 )
);
defparam \core/n15375_s13 .INIT=4'h4;
LUT4 \core/n15375_s15  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [28]),
	.I2(\core/csr_instreth [28]),
	.I3(\core/n15369_27 ),
	.F(\core/n15375_20 )
);
defparam \core/n15375_s15 .INIT=16'h0777;
LUT4 \core/n15375_s16  (
	.I0(\core/n15377_19 ),
	.I1(\core/csr_mscratch [28]),
	.I2(\core/csr_mepc [28]),
	.I3(\core/n15377_18 ),
	.F(\core/n15375_21 )
);
defparam \core/n15375_s16 .INIT=16'h0777;
LUT4 \core/n15375_s17  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[28]),
	.I2(\core/n15387_16 ),
	.I3(\core/n15375_24 ),
	.F(\core/n15375_22 )
);
defparam \core/n15375_s17 .INIT=16'h0700;
LUT4 \core/n15377_s13  (
	.I0(\core/decoded_csr [11]),
	.I1(\core/n15375_28 ),
	.I2(\core/n15371_22 ),
	.I3(\core/n15371_18 ),
	.F(\core/n15377_18 )
);
defparam \core/n15377_s13 .INIT=16'h4000;
LUT2 \core/n15377_s14  (
	.I0(\core/n15371_22 ),
	.I1(\core/n15377_24 ),
	.F(\core/n15377_19 )
);
defparam \core/n15377_s14 .INIT=4'h8;
LUT4 \core/n15377_s15  (
	.I0(\core/csr_instreth [27]),
	.I1(\core/n15369_27 ),
	.I2(\core/csr_cycle [27]),
	.I3(\core/n15383_23 ),
	.F(\core/n15377_20 )
);
defparam \core/n15377_s15 .INIT=16'h0777;
LUT4 \core/n15377_s16  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [27]),
	.I2(\core/csr_instret [27]),
	.I3(\core/n15375_26 ),
	.F(\core/n15377_21 )
);
defparam \core/n15377_s16 .INIT=16'h0777;
LUT4 \core/n15379_s12  (
	.I0(\core/csr_instreth [26]),
	.I1(\core/n15369_27 ),
	.I2(\core/csr_instret [26]),
	.I3(\core/n15375_26 ),
	.F(\core/n15379_17 )
);
defparam \core/n15379_s12 .INIT=16'h0777;
LUT4 \core/n15379_s13  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[26]),
	.I2(dpc_r[26]),
	.I3(\core/n15369_31 ),
	.F(\core/n15379_18 )
);
defparam \core/n15379_s13 .INIT=16'h0777;
LUT4 \core/n15379_s14  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [26]),
	.I2(\core/csr_cycle [26]),
	.I3(\core/n15383_23 ),
	.F(\core/n15379_19 )
);
defparam \core/n15379_s14 .INIT=16'h0777;
LUT4 \core/n15381_s13  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[25]),
	.I2(dpc_r[25]),
	.I3(\core/n15369_31 ),
	.F(\core/n15381_18 )
);
defparam \core/n15381_s13 .INIT=16'h0777;
LUT4 \core/n15381_s14  (
	.I0(\core/csr_instreth [25]),
	.I1(\core/n15369_27 ),
	.I2(\core/csr_instret [25]),
	.I3(\core/n15375_26 ),
	.F(\core/n15381_19 )
);
defparam \core/n15381_s14 .INIT=16'h0777;
LUT4 \core/n15381_s15  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [25]),
	.I2(\core/csr_cycle [25]),
	.I3(\core/n15383_23 ),
	.F(\core/n15381_20 )
);
defparam \core/n15381_s15 .INIT=16'h0777;
LUT4 \core/n15383_s16  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [24]),
	.I2(dscratch_r[24]),
	.I3(\core/n15369_29 ),
	.F(\core/n15383_21 )
);
defparam \core/n15383_s16 .INIT=16'h0777;
LUT4 \core/n15385_s13  (
	.I0(\core/csr_instreth [23]),
	.I1(\core/n15369_27 ),
	.I2(\core/csr_instret [23]),
	.I3(\core/n15375_26 ),
	.F(\core/n15385_18 )
);
defparam \core/n15385_s13 .INIT=16'h0777;
LUT4 \core/n15385_s14  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[23]),
	.I2(dpc_r[23]),
	.I3(\core/n15369_31 ),
	.F(\core/n15385_19 )
);
defparam \core/n15385_s14 .INIT=16'h0777;
LUT2 \core/n15387_s13  (
	.I0(\core/decoded_csr [4]),
	.I1(\core/decoded_csr [5]),
	.F(\core/n15387_18 )
);
defparam \core/n15387_s13 .INIT=4'h1;
LUT4 \core/n15387_s14  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [7]),
	.I2(\core/decoded_csr [10]),
	.I3(\core/wr_dcsr_ena_8 ),
	.F(\core/n15387_19 )
);
defparam \core/n15387_s14 .INIT=16'h0100;
LUT3 \core/n15387_s15  (
	.I0(\core/decoded_csr [3]),
	.I1(\core/decoded_csr [11]),
	.I2(\core/decoded_csr [2]),
	.F(\core/n15387_20 )
);
defparam \core/n15387_s15 .INIT=8'h10;
LUT4 \core/n15387_s16  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [22]),
	.I2(dpc_r[22]),
	.I3(\core/n15369_31 ),
	.F(\core/n15387_21 )
);
defparam \core/n15387_s16 .INIT=16'h0777;
LUT3 \core/n15387_s17  (
	.I0(\core/n15387_23 ),
	.I1(\core/n15387_24 ),
	.I2(\core/n15387_25 ),
	.F(\core/n15387_22 )
);
defparam \core/n15387_s17 .INIT=8'h80;
LUT4 \core/n15389_s13  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [21]),
	.I2(\core/csr_cycle [21]),
	.I3(\core/n15383_23 ),
	.F(\core/n15389_18 )
);
defparam \core/n15389_s13 .INIT=16'h0777;
LUT4 \core/n15389_s14  (
	.I0(\core/csr_instreth [21]),
	.I1(\core/n15369_27 ),
	.I2(\core/csr_instret [21]),
	.I3(\core/n15375_26 ),
	.F(\core/n15389_19 )
);
defparam \core/n15389_s14 .INIT=16'h0777;
LUT4 \core/n15391_s15  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [20]),
	.I2(\core/csr_cycle [20]),
	.I3(\core/n15383_23 ),
	.F(\core/n15391_20 )
);
defparam \core/n15391_s15 .INIT=16'h0777;
LUT2 \core/n15393_s14  (
	.I0(\core/csr_instreth [19]),
	.I1(\core/n15369_27 ),
	.F(\core/n15393_19 )
);
defparam \core/n15393_s14 .INIT=4'h8;
LUT4 \core/n15393_s15  (
	.I0(dpc_r[19]),
	.I1(\core/n15369_31 ),
	.I2(\core/csr_instret [19]),
	.I3(\core/n15375_26 ),
	.F(\core/n15393_20 )
);
defparam \core/n15393_s15 .INIT=16'h0777;
LUT4 \core/n15395_s14  (
	.I0(\core/csr_instreth [18]),
	.I1(\core/n15369_27 ),
	.I2(\core/csr_cycle [18]),
	.I3(\core/n15383_23 ),
	.F(\core/n15395_19 )
);
defparam \core/n15395_s14 .INIT=16'h0777;
LUT2 \core/n15397_s13  (
	.I0(\core/csr_instret [17]),
	.I1(\core/n15375_26 ),
	.F(\core/n15397_18 )
);
defparam \core/n15397_s13 .INIT=4'h8;
LUT4 \core/n15397_s14  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [17]),
	.I2(\core/csr_cycle [17]),
	.I3(\core/n15383_23 ),
	.F(\core/n15397_19 )
);
defparam \core/n15397_s14 .INIT=16'h0777;
LUT4 \core/n15399_s14  (
	.I0(\core/n15375_26 ),
	.I1(\core/csr_instret [16]),
	.I2(\core/csr_cycle [16]),
	.I3(\core/n15383_23 ),
	.F(\core/n15399_19 )
);
defparam \core/n15399_s14 .INIT=16'h0777;
LUT4 \core/n15399_s15  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [16]),
	.I2(\core/csr_instreth [16]),
	.I3(\core/n15369_27 ),
	.F(\core/n15399_20 )
);
defparam \core/n15399_s15 .INIT=16'h0777;
LUT4 \core/n15401_s12  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [15]),
	.I2(\core/csr_mcause [15]),
	.I3(\core/n15405_23 ),
	.F(\core/n15401_17 )
);
defparam \core/n15401_s12 .INIT=16'h0777;
LUT4 \core/n15401_s14  (
	.I0(dpc_r[15]),
	.I1(\core/n15369_31 ),
	.I2(\core/csr_cycle [15]),
	.I3(\core/n15383_23 ),
	.F(\core/n15401_19 )
);
defparam \core/n15401_s14 .INIT=16'h0777;
LUT4 \core/n15401_s15  (
	.I0(\core/csr_instreth [15]),
	.I1(\core/n15369_27 ),
	.I2(\core/csr_instret [15]),
	.I3(\core/n15375_26 ),
	.F(\core/n15401_20 )
);
defparam \core/n15401_s15 .INIT=16'h0777;
LUT4 \core/n15401_s16  (
	.I0(dscratch_r[15]),
	.I1(\core/n15369_29 ),
	.I2(\core/csr_mscratch [15]),
	.I3(\core/n15425_24 ),
	.F(\core/n15401_21 )
);
defparam \core/n15401_s16 .INIT=16'h0777;
LUT4 \core/n15403_s15  (
	.I0(dpc_r[14]),
	.I1(\core/n15369_31 ),
	.I2(\core/csr_mcause [14]),
	.I3(\core/n15405_23 ),
	.F(\core/n15403_20 )
);
defparam \core/n15403_s15 .INIT=16'h0777;
LUT4 \core/n15403_s16  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[14]),
	.I2(\core/csr_mepc [14]),
	.I3(\core/n15371_30 ),
	.F(\core/n15403_21 )
);
defparam \core/n15403_s16 .INIT=16'h0777;
LUT3 \core/n15405_s13  (
	.I0(\core/n15369_27 ),
	.I1(\core/csr_instreth [13]),
	.I2(\core/n15405_21 ),
	.F(\core/n15405_18 )
);
defparam \core/n15405_s13 .INIT=8'h70;
LUT4 \core/n15405_s14  (
	.I0(dpc_r[13]),
	.I1(\core/n15369_31 ),
	.I2(\core/csr_mscratch [13]),
	.I3(\core/n15425_24 ),
	.F(\core/n15405_19 )
);
defparam \core/n15405_s14 .INIT=16'h0777;
LUT4 \core/n15405_s15  (
	.I0(\core/csr_mtval [13]),
	.I1(\core/n15387_15 ),
	.I2(\core/csr_instret [13]),
	.I3(\core/n15375_26 ),
	.F(\core/n15405_20 )
);
defparam \core/n15405_s15 .INIT=16'h0777;
LUT4 \core/n15407_s12  (
	.I0(dscratch_r[12]),
	.I1(\core/n15369_29 ),
	.I2(\core/csr_cycle [12]),
	.I3(\core/n15383_23 ),
	.F(\core/n15407_17 )
);
defparam \core/n15407_s12 .INIT=16'h0777;
LUT4 \core/n15407_s13  (
	.I0(\core/csr_mcause [12]),
	.I1(\core/n15405_23 ),
	.I2(\core/csr_instret [12]),
	.I3(\core/n15375_26 ),
	.F(\core/n15407_18 )
);
defparam \core/n15407_s13 .INIT=16'h0777;
LUT4 \core/n15407_s14  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [12]),
	.I2(\core/csr_mscratch [12]),
	.I3(\core/n15425_24 ),
	.F(\core/n15407_19 )
);
defparam \core/n15407_s14 .INIT=16'h0777;
LUT4 \core/n15407_s15  (
	.I0(\core/n15369_27 ),
	.I1(\core/csr_instreth [12]),
	.I2(dpc_r[12]),
	.I3(\core/n15369_31 ),
	.F(\core/n15407_20 )
);
defparam \core/n15407_s15 .INIT=16'h0777;
LUT2 \core/n15409_s11  (
	.I0(\core/n15371_22 ),
	.I1(\core/n15409_25 ),
	.F(\core/n15409_16 )
);
defparam \core/n15409_s11 .INIT=4'h8;
LUT4 \core/n15409_s12  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [11]),
	.I2(\core/csr_instreth [11]),
	.I3(\core/n15369_27 ),
	.F(\core/n15409_17 )
);
defparam \core/n15409_s12 .INIT=16'h0777;
LUT4 \core/n15409_s14  (
	.I0(\core/n15369_31 ),
	.I1(dpc_r[11]),
	.I2(\core/n15409_22 ),
	.I3(\core/n15409_29 ),
	.F(\core/n15409_19 )
);
defparam \core/n15409_s14 .INIT=16'h7000;
LUT3 \core/n15411_s12  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[10]),
	.I2(\core/wr_dcsr_ena_13 ),
	.F(\core/n15411_17 )
);
defparam \core/n15411_s12 .INIT=8'h70;
LUT4 \core/n15411_s13  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [10]),
	.I2(\core/csr_mcause [10]),
	.I3(\core/n15405_23 ),
	.F(\core/n15411_18 )
);
defparam \core/n15411_s13 .INIT=16'h0777;
LUT4 \core/n15411_s14  (
	.I0(\core/n15375_26 ),
	.I1(\core/csr_instret [10]),
	.I2(\core/n15411_25 ),
	.I3(\core/n15411_21 ),
	.F(\core/n15411_19 )
);
defparam \core/n15411_s14 .INIT=16'h0700;
LUT2 \core/n15413_s14  (
	.I0(\core/csr_instret [9]),
	.I1(\core/n15375_26 ),
	.F(\core/n15413_19 )
);
defparam \core/n15413_s14 .INIT=4'h8;
LUT4 \core/n15413_s15  (
	.I0(\core/csr_instreth [9]),
	.I1(\core/n15369_27 ),
	.I2(dscratch_r[9]),
	.I3(\core/n15369_29 ),
	.F(\core/n15413_20 )
);
defparam \core/n15413_s15 .INIT=16'h0777;
LUT3 \core/n15415_s12  (
	.I0(\core/n15369_31 ),
	.I1(dpc_r[8]),
	.I2(\core/n15371_28 ),
	.F(\core/n15415_17 )
);
defparam \core/n15415_s12 .INIT=8'h07;
LUT4 \core/n15415_s13  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [8]),
	.I2(dscratch_r[8]),
	.I3(\core/n15369_29 ),
	.F(\core/n15415_18 )
);
defparam \core/n15415_s13 .INIT=16'h0777;
LUT4 \core/n15415_s14  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [8]),
	.I2(\core/csr_cycle [8]),
	.I3(\core/n15383_23 ),
	.F(\core/n15415_19 )
);
defparam \core/n15415_s14 .INIT=16'h0777;
LUT4 \core/n15415_s15  (
	.I0(\core/csr_mcause [8]),
	.I1(\core/n15405_23 ),
	.I2(\core/csr_instret [8]),
	.I3(\core/n15375_26 ),
	.F(\core/n15415_20 )
);
defparam \core/n15415_s15 .INIT=16'h0777;
LUT4 \core/n15415_s16  (
	.I0(\core/csr_instreth [8]),
	.I1(\core/n15369_27 ),
	.I2(\core/wr_dcsr_ena_13 ),
	.I3(dcsr_r[8]),
	.F(\core/n15415_21 )
);
defparam \core/n15415_s16 .INIT=16'h7077;
LUT4 \core/n15417_s13  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [7]),
	.I2(\core/csr_mip_mtip ),
	.I3(\core/n15409_16 ),
	.F(\core/n15417_18 )
);
defparam \core/n15417_s13 .INIT=16'h0777;
LUT4 \core/n15417_s14  (
	.I0(\core/n15375_26 ),
	.I1(\core/csr_instret [7]),
	.I2(\core/csr_cycle [7]),
	.I3(\core/n15383_23 ),
	.F(\core/n15417_19 )
);
defparam \core/n15417_s14 .INIT=16'h0777;
LUT4 \core/n15417_s15  (
	.I0(dpc_r[7]),
	.I1(\core/n15369_31 ),
	.I2(\core/wr_dcsr_ena_13 ),
	.I3(dcsr_r[7]),
	.F(\core/n15417_20 )
);
defparam \core/n15417_s15 .INIT=16'h7077;
LUT4 \core/n15417_s16  (
	.I0(\core/n15369_27 ),
	.I1(\core/csr_instreth [7]),
	.I2(\core/csr_mie_mtie ),
	.I3(\core/n15417_22 ),
	.F(\core/n15417_21 )
);
defparam \core/n15417_s16 .INIT=16'h0777;
LUT4 \core/n15419_s13  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [6]),
	.I2(\core/csr_cycle [6]),
	.I3(\core/n15383_23 ),
	.F(\core/n15419_18 )
);
defparam \core/n15419_s13 .INIT=16'h0777;
LUT4 \core/n15419_s14  (
	.I0(\core/n15369_31 ),
	.I1(dpc_r[6]),
	.I2(\core/csr_mepc [6]),
	.I3(\core/n15371_30 ),
	.F(\core/n15419_19 )
);
defparam \core/n15419_s14 .INIT=16'h0777;
LUT4 \core/n15421_s13  (
	.I0(\core/n15369_31 ),
	.I1(dpc_r[5]),
	.I2(\core/csr_mepc [5]),
	.I3(\core/n15377_18 ),
	.F(\core/n15421_18 )
);
defparam \core/n15421_s13 .INIT=16'h0777;
LUT4 \core/n15421_s14  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [5]),
	.I2(\core/csr_cycle [5]),
	.I3(\core/n15383_23 ),
	.F(\core/n15421_19 )
);
defparam \core/n15421_s14 .INIT=16'h0777;
LUT4 \core/n15421_s15  (
	.I0(dscratch_r[5]),
	.I1(\core/n15369_29 ),
	.I2(\core/wr_dcsr_ena_13 ),
	.I3(dcsr_r_43[5]),
	.F(\core/n15421_20 )
);
defparam \core/n15421_s15 .INIT=16'h7077;
LUT4 \core/n15423_s13  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[4]),
	.I2(\core/csr_mepc [4]),
	.I3(\core/n15377_18 ),
	.F(\core/n15423_18 )
);
defparam \core/n15423_s13 .INIT=16'h0777;
LUT4 \core/n15423_s14  (
	.I0(\core/n15383_23 ),
	.I1(\core/csr_cycle [4]),
	.I2(\core/n15423_20 ),
	.I3(\core/n15423_21 ),
	.F(\core/n15423_19 )
);
defparam \core/n15423_s14 .INIT=16'h7000;
LUT4 \core/n15425_s12  (
	.I0(\core/csr_mstatus_mie ),
	.I1(\core/n15425_21 ),
	.I2(\core/csr_mepc [3]),
	.I3(\core/n15377_18 ),
	.F(\core/n15425_17 )
);
defparam \core/n15425_s12 .INIT=16'h0777;
LUT4 \core/n15425_s13  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[3]),
	.I2(\core/csr_mcause [3]),
	.I3(\core/n15423_28 ),
	.F(\core/n15425_18 )
);
defparam \core/n15425_s13 .INIT=16'h0777;
LUT4 \core/n15425_s14  (
	.I0(\core/csr_mtval [3]),
	.I1(\core/n15387_15 ),
	.I2(\core/csr_instret [3]),
	.I3(\core/n15375_26 ),
	.F(\core/n15425_19 )
);
defparam \core/n15425_s14 .INIT=16'h0777;
LUT3 \core/n15425_s15  (
	.I0(\core/n15369_27 ),
	.I1(\core/csr_instreth [3]),
	.I2(\core/n15425_22 ),
	.F(\core/n15425_20 )
);
defparam \core/n15425_s15 .INIT=8'h70;
LUT3 \core/n15427_s12  (
	.I0(\core/n15425_24 ),
	.I1(\core/csr_mscratch [2]),
	.I2(\core/n15371_28 ),
	.F(\core/n15427_17 )
);
defparam \core/n15427_s12 .INIT=8'h07;
LUT4 \core/n15427_s13  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [2]),
	.I2(dpc_r[2]),
	.I3(\core/n15369_31 ),
	.F(\core/n15427_18 )
);
defparam \core/n15427_s13 .INIT=16'h0777;
LUT4 \core/n15427_s14  (
	.I0(\core/csr_instreth [2]),
	.I1(\core/n15369_27 ),
	.I2(\core/csr_mcause [2]),
	.I3(\core/n15405_23 ),
	.F(\core/n15427_19 )
);
defparam \core/n15427_s14 .INIT=16'h0777;
LUT4 \core/n15427_s15  (
	.I0(\core/wr_dcsr_ena_13 ),
	.I1(dbg_step_r),
	.I2(\core/csr_cycle [2]),
	.I3(\core/n15383_23 ),
	.F(\core/n15427_20 )
);
defparam \core/n15427_s15 .INIT=16'h0BBB;
LUT4 \core/n15427_s16  (
	.I0(dscratch_r[2]),
	.I1(\core/n15369_29 ),
	.I2(\core/csr_instret [2]),
	.I3(\core/n15375_26 ),
	.F(\core/n15427_21 )
);
defparam \core/n15427_s16 .INIT=16'h0777;
LUT3 \core/n15429_s13  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [1]),
	.I2(\core/wr_dcsr_ena_13 ),
	.F(\core/n15429_18 )
);
defparam \core/n15429_s13 .INIT=8'h70;
LUT4 \core/n15429_s14  (
	.I0(dscratch_r[1]),
	.I1(\core/n15369_29 ),
	.I2(\core/csr_cycle [1]),
	.I3(\core/n15383_23 ),
	.F(\core/n15429_19 )
);
defparam \core/n15429_s14 .INIT=16'h0777;
LUT4 \core/n15431_s11  (
	.I0(\core/n15375_26 ),
	.I1(\core/csr_instret [0]),
	.I2(\core/csr_cycle [0]),
	.I3(\core/n15383_23 ),
	.F(\core/n15431_16 )
);
defparam \core/n15431_s11 .INIT=16'h0777;
LUT4 \core/n15431_s12  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [0]),
	.I2(dscratch_r[0]),
	.I3(\core/n15369_29 ),
	.F(\core/n15431_17 )
);
defparam \core/n15431_s12 .INIT=16'h0777;
LUT3 \core/n15431_s13  (
	.I0(\core/n15369_27 ),
	.I1(\core/csr_instreth [0]),
	.I2(\core/wr_dcsr_ena_13 ),
	.F(\core/n15431_18 )
);
defparam \core/n15431_s13 .INIT=8'h70;
LUT4 \core/mem_rdata_latched_30_s10  (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[2]),
	.F(\core/mem_rdata_latched_30_13 )
);
defparam \core/mem_rdata_latched_30_s10 .INIT=16'hFE8F;
LUT3 \core/mem_rdata_latched_29_s12  (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[4]),
	.F(\core/mem_rdata_latched_29_15 )
);
defparam \core/mem_rdata_latched_29_s12 .INIT=8'hB0;
LUT4 \core/mem_rdata_latched_29_s13  (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[6]),
	.F(\core/mem_rdata_latched_29_16 )
);
defparam \core/mem_rdata_latched_29_s13 .INIT=16'h0700;
LUT4 \core/mem_rdata_latched_29_s14  (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[4]),
	.F(\core/mem_rdata_latched_29_17 )
);
defparam \core/mem_rdata_latched_29_s14 .INIT=16'hF5CF;
LUT4 \core/mem_rdata_latched_25_s10  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[6]),
	.I3(mem_addr_Z[5]),
	.F(\core/mem_rdata_latched_25_13 )
);
defparam \core/mem_rdata_latched_25_s10 .INIT=16'hFE7F;
LUT4 \core/mem_rdata_latched_22_s13  (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[5]),
	.F(\core/mem_rdata_latched_22_16 )
);
defparam \core/mem_rdata_latched_22_s13 .INIT=16'hCF31;
LUT4 \core/mem_rdata_latched_22_s14  (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[4]),
	.F(\core/mem_rdata_latched_22_17 )
);
defparam \core/mem_rdata_latched_22_s14 .INIT=16'h16E3;
LUT4 \core/mem_rdata_latched_21_s14  (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[2]),
	.F(\core/mem_rdata_latched_21_17 )
);
defparam \core/mem_rdata_latched_21_s14 .INIT=16'h5C33;
LUT2 \core/mem_rdata_latched_21_s15  (
	.I0(recv_buf_data[5]),
	.I1(recv_buf_valid),
	.F(\core/mem_rdata_latched_21_18 )
);
defparam \core/mem_rdata_latched_21_s15 .INIT=4'h4;
LUT2 \core/mem_rdata_latched_20_s14  (
	.I0(recv_buf_data[4]),
	.I1(recv_buf_valid),
	.F(\core/mem_rdata_latched_20_17 )
);
defparam \core/mem_rdata_latched_20_s14 .INIT=4'h4;
LUT3 \core/mem_rdata_latched_20_s15  (
	.I0(mem_addr_Z[24]),
	.I1(mem_addr_Z[25]),
	.I2(ram_dout[4]),
	.F(\core/mem_rdata_latched_20_18 )
);
defparam \core/mem_rdata_latched_20_s15 .INIT=8'h10;
LUT2 \core/mem_rdata_latched_1_s14  (
	.I0(recv_buf_data[1]),
	.I1(recv_buf_valid),
	.F(\core/mem_rdata_latched_1_17 )
);
defparam \core/mem_rdata_latched_1_s14 .INIT=4'h4;
LUT2 \core/n2421_s11  (
	.I0(recv_buf_data[0]),
	.I1(recv_buf_valid),
	.F(\core/n2421_14 )
);
defparam \core/n2421_s11 .INIT=4'h4;
LUT4 \core/n15091_s8  (
	.I0(\core/timer [1]),
	.I1(\core/timer [4]),
	.I2(\core/timer [5]),
	.I3(\core/timer [10]),
	.F(\core/n15091_11 )
);
defparam \core/n15091_s8 .INIT=16'h0001;
LUT4 \core/n15091_s9  (
	.I0(\core/timer [2]),
	.I1(\core/timer [3]),
	.I2(\core/timer [11]),
	.I3(\core/timer [0]),
	.F(\core/n15091_12 )
);
defparam \core/n15091_s9 .INIT=16'h0100;
LUT2 \core/n15224_s26  (
	.I0(recv_buf_data[3]),
	.I1(recv_buf_valid),
	.F(\core/n15224_30 )
);
defparam \core/n15224_s26 .INIT=4'h4;
LUT2 \core/n15225_s26  (
	.I0(recv_buf_data[2]),
	.I1(recv_buf_valid),
	.F(\core/n15225_30 )
);
defparam \core/n15225_s26 .INIT=4'h4;
LUT4 \core/n15225_s27  (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[5]),
	.F(\core/n15225_31 )
);
defparam \core/n15225_s27 .INIT=16'hE00E;
LUT3 \core/n15225_s28  (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[4]),
	.F(\core/n15225_32 )
);
defparam \core/n15225_s28 .INIT=8'hCA;
LUT4 \core/n15371_s17  (
	.I0(\core/decoded_csr [7]),
	.I1(\core/decoded_csr [10]),
	.I2(\core/decoded_csr [6]),
	.I3(\core/wr_dcsr_ena_8 ),
	.F(\core/n15371_22 )
);
defparam \core/n15371_s17 .INIT=16'h1000;
LUT2 \core/n15371_s18  (
	.I0(\core/decoded_csr [11]),
	.I1(\core/n15375_28 ),
	.F(\core/n15371_23 )
);
defparam \core/n15371_s18 .INIT=4'h4;
LUT4 \core/n15371_s21  (
	.I0(\core/csr_instreth [30]),
	.I1(\core/n15369_27 ),
	.I2(\core/csr_cycle [30]),
	.I3(\core/n15383_23 ),
	.F(\core/n15371_26 )
);
defparam \core/n15371_s21 .INIT=16'h0777;
LUT4 \core/n15375_s19  (
	.I0(dpc_r[28]),
	.I1(\core/n15369_31 ),
	.I2(\core/csr_cycle [28]),
	.I3(\core/n15383_23 ),
	.F(\core/n15375_24 )
);
defparam \core/n15375_s19 .INIT=16'h0777;
LUT4 \core/n15387_s18  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [22]),
	.I2(\core/csr_instreth [22]),
	.I3(\core/n15369_27 ),
	.F(\core/n15387_23 )
);
defparam \core/n15387_s18 .INIT=16'h0777;
LUT4 \core/n15387_s19  (
	.I0(\core/n15375_26 ),
	.I1(\core/csr_instret [22]),
	.I2(\core/csr_cycle [22]),
	.I3(\core/n15383_23 ),
	.F(\core/n15387_24 )
);
defparam \core/n15387_s19 .INIT=16'h0777;
LUT3 \core/n15387_s20  (
	.I0(\core/n15371_30 ),
	.I1(\core/csr_mepc [22]),
	.I2(\core/n15387_30 ),
	.F(\core/n15387_25 )
);
defparam \core/n15387_s20 .INIT=8'h07;
LUT4 \core/n15405_s16  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [13]),
	.I2(\core/csr_cycle [13]),
	.I3(\core/n15383_23 ),
	.F(\core/n15405_21 )
);
defparam \core/n15405_s16 .INIT=16'h0777;
LUT4 \core/n15409_s16  (
	.I0(\core/n15369_29 ),
	.I1(dscratch_r[11]),
	.I2(\core/csr_mepc [11]),
	.I3(\core/n15377_18 ),
	.F(\core/n15409_21 )
);
defparam \core/n15409_s16 .INIT=16'h0777;
LUT4 \core/n15409_s17  (
	.I0(\core/n15375_26 ),
	.I1(\core/csr_instret [11]),
	.I2(\core/csr_cycle [11]),
	.I3(\core/n15383_23 ),
	.F(\core/n15409_22 )
);
defparam \core/n15409_s17 .INIT=16'h0777;
LUT4 \core/n15411_s16  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [10]),
	.I2(\core/csr_cycle [10]),
	.I3(\core/n15383_23 ),
	.F(\core/n15411_21 )
);
defparam \core/n15411_s16 .INIT=16'h0777;
LUT2 \core/n15417_s17  (
	.I0(\core/n15387_19 ),
	.I1(\core/n15409_25 ),
	.F(\core/n15417_22 )
);
defparam \core/n15417_s17 .INIT=4'h8;
LUT3 \core/n15423_s15  (
	.I0(\core/n15369_27 ),
	.I1(\core/csr_instreth [4]),
	.I2(\core/n15423_22 ),
	.F(\core/n15423_20 )
);
defparam \core/n15423_s15 .INIT=8'h70;
LUT4 \core/n15423_s16  (
	.I0(\core/csr_mscratch [4]),
	.I1(\core/n15377_19 ),
	.I2(dpc_r[4]),
	.I3(\core/n15369_31 ),
	.F(\core/n15423_21 )
);
defparam \core/n15423_s16 .INIT=16'h0777;
LUT2 \core/n15425_s16  (
	.I0(\core/n15377_24 ),
	.I1(\core/n15387_19 ),
	.F(\core/n15425_21 )
);
defparam \core/n15425_s16 .INIT=4'h8;
LUT4 \core/n15425_s17  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [3]),
	.I2(\core/csr_cycle [3]),
	.I3(\core/n15383_23 ),
	.F(\core/n15425_22 )
);
defparam \core/n15425_s17 .INIT=16'h0777;
LUT4 \core/n15369_s20  (
	.I0(\core/decoded_csr [8]),
	.I1(\core/decoded_csr [9]),
	.I2(\core/decoded_csr [10]),
	.I3(\core/decoded_csr [11]),
	.F(\core/n15369_25 )
);
defparam \core/n15369_s20 .INIT=16'h1000;
LUT4 \core/n15423_s17  (
	.I0(\core/n15373_23 ),
	.I1(\core/csr_cycleh [4]),
	.I2(\core/csr_instret [4]),
	.I3(\core/n15375_26 ),
	.F(\core/n15423_22 )
);
defparam \core/n15423_s17 .INIT=16'h0777;
LUT3 \core/mem_rdata_latched_29_s15  (
	.I0(itcm_ready),
	.I1(dtcm_rdata[13]),
	.I2(dtcm_ready),
	.F(\core/mem_rdata_latched_29_19 )
);
defparam \core/mem_rdata_latched_29_s15 .INIT=8'h45;
LUT4 \core/n12674_s8  (
	.I0(\core/alu_out_q [11]),
	.I1(\core/reg_out [11]),
	.I2(\core/latched_stalu ),
	.I3(\core/next_pc_31_4 ),
	.F(\core/n12674_13 )
);
defparam \core/n12674_s8 .INIT=16'hAC00;
LUT4 \core/n12652_s8  (
	.I0(\core/alu_out_q [22]),
	.I1(\core/reg_out [22]),
	.I2(\core/latched_stalu ),
	.I3(\core/next_pc_31_4 ),
	.F(\core/n12652_13 )
);
defparam \core/n12652_s8 .INIT=16'hAC00;
LUT4 \core/n12640_s8  (
	.I0(\core/alu_out_q [28]),
	.I1(\core/reg_out [28]),
	.I2(\core/latched_stalu ),
	.I3(\core/next_pc_31_4 ),
	.F(\core/n12640_13 )
);
defparam \core/n12640_s8 .INIT=16'hAC00;
LUT3 \core/cpuregs_wrdata_3_s10  (
	.I0(\core/irq_pending [3]),
	.I1(\core/irq_mask [3]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_3_15 )
);
defparam \core/cpuregs_wrdata_3_s10 .INIT=8'h20;
LUT4 \core/n12688_s8  (
	.I0(\core/alu_out_q [4]),
	.I1(\core/reg_out [4]),
	.I2(\core/latched_stalu ),
	.I3(\core/next_pc_31_4 ),
	.F(\core/n12688_13 )
);
defparam \core/n12688_s8 .INIT=16'hAC00;
LUT4 \core/mem_rdata_latched_21_s16  (
	.I0(\core/mem_rdata_latched_21_6 ),
	.I1(\core/mem_rdata_latched_21_7 ),
	.I2(itcm_rdata[5]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_21_20 )
);
defparam \core/mem_rdata_latched_21_s16 .INIT=16'hD0DD;
LUT4 \core/mem_rdata_latched_28_s10  (
	.I0(\core/mem_rdata_latched_28_6 ),
	.I1(\core/mem_rdata_latched_28_16 ),
	.I2(\core/mem_rdata_latched_28_11 ),
	.I3(\core/mem_rdata_latched_28_12 ),
	.F(\core/mem_rdata_latched_28_14 )
);
defparam \core/mem_rdata_latched_28_s10 .INIT=16'h5100;
LUT4 \core/mem_rdata_latched_29_s16  (
	.I0(\core/mem_rdata_latched_29_19 ),
	.I1(\core/mem_rdata_latched_29_7 ),
	.I2(itcm_ready),
	.I3(itcm_rdata[13]),
	.F(\core/mem_rdata_latched_29_21 )
);
defparam \core/mem_rdata_latched_29_s16 .INIT=16'h0DDD;
LUT4 \core/mem_rdata_latched_6_s6  (
	.I0(\core/mem_rdata_latched_6_5 ),
	.I1(\core/mem_rdata_latched_4_6 ),
	.I2(\core/mem_16bit_buffer [6]),
	.I3(\core/mem_rdata_latched_6_8 ),
	.F(\core/mem_rdata_latched [6])
);
defparam \core/mem_rdata_latched_6_s6 .INIT=16'h0054;
LUT4 \core/n11234_s4  (
	.I0(\core/latched_csr [6]),
	.I1(\core/latched_csr [7]),
	.I2(\core/n11234_6 ),
	.I3(\core/n11234_5 ),
	.F(\core/n11234_8 )
);
defparam \core/n11234_s4 .INIT=16'h1000;
LUT3 \core/n11244_s2  (
	.I0(\core/latched_csr [2]),
	.I1(\core/n11581_4 ),
	.I2(\core/n11244_4 ),
	.F(\core/n11244_6 )
);
defparam \core/n11244_s2 .INIT=8'h40;
LUT4 \core/n12432_s2  (
	.I0(\core/timer [2]),
	.I1(\core/timer [0]),
	.I2(\core/timer [1]),
	.I3(\core/timer [3]),
	.F(\core/n12432_6 )
);
defparam \core/n12432_s2 .INIT=16'hFE01;
LUT4 \core/n15201_s17  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/cpu_state.cpu_state_shift ),
	.I2(\core/n15201_17 ),
	.I3(\core/n15201_18 ),
	.F(\core/n15201_22 )
);
defparam \core/n15201_s17 .INIT=16'h0700;
LUT4 \core/n15203_s17  (
	.I0(\core/n15203_16 ),
	.I1(\core/reg_op1 [24]),
	.I2(\core/cpu_state.cpu_state_shift ),
	.I3(\core/n15203_18 ),
	.F(\core/n15203_22 )
);
defparam \core/n15203_s17 .INIT=16'h1500;
LUT4 \core/n15299_s29  (
	.I0(\core/n23160_4 ),
	.I1(\core/is_lb_lh_lw_lbu_lhu ),
	.I2(\core/n15299_31 ),
	.I3(\core/alu_out_31_20 ),
	.F(\core/n15299_34 )
);
defparam \core/n15299_s29 .INIT=16'h4500;
LUT4 \core/n15373_s17  (
	.I0(\core/n15373_25 ),
	.I1(\core/decoded_csr [6]),
	.I2(\core/decoded_csr [7]),
	.I3(\core/n15369_25 ),
	.F(\core/n15373_23 )
);
defparam \core/n15373_s17 .INIT=16'h2000;
LUT4 \core/n15369_s21  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [7]),
	.I2(\core/n15369_25 ),
	.I3(\core/n15423_26 ),
	.F(\core/n15369_27 )
);
defparam \core/n15369_s21 .INIT=16'h4000;
LUT4 \core/n15383_s17  (
	.I0(\core/n15373_25 ),
	.I1(\core/decoded_csr [6]),
	.I2(\core/decoded_csr [7]),
	.I3(\core/n15369_25 ),
	.F(\core/n15383_23 )
);
defparam \core/n15383_s17 .INIT=16'h0200;
LUT4 \core/n15375_s20  (
	.I0(\core/n15423_26 ),
	.I1(\core/decoded_csr [6]),
	.I2(\core/decoded_csr [7]),
	.I3(\core/n15369_25 ),
	.F(\core/n15375_26 )
);
defparam \core/n15375_s20 .INIT=16'h0200;
LUT3 \core/n15381_s16  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [25]),
	.I2(\core/n15381_13 ),
	.F(\core/n15381_22 )
);
defparam \core/n15381_s16 .INIT=8'hF8;
LUT3 \core/n15383_s18  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [24]),
	.I2(\core/n15383_13 ),
	.F(\core/n15383_25 )
);
defparam \core/n15383_s18 .INIT=8'hF8;
LUT3 \core/n15387_s22  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [22]),
	.I2(\core/n15387_13 ),
	.F(\core/n15387_28 )
);
defparam \core/n15387_s22 .INIT=8'hF8;
LUT3 \core/n15391_s16  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [20]),
	.I2(\core/n15391_13 ),
	.F(\core/n15391_22 )
);
defparam \core/n15391_s16 .INIT=8'hF8;
LUT3 \core/n15393_s16  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [19]),
	.I2(\core/n15393_13 ),
	.F(\core/n15393_22 )
);
defparam \core/n15393_s16 .INIT=8'hF8;
LUT3 \core/n15399_s16  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [16]),
	.I2(\core/n15399_13 ),
	.F(\core/n15399_22 )
);
defparam \core/n15399_s16 .INIT=8'hF8;
LUT3 \core/n15401_s17  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [15]),
	.I2(\core/n15401_13 ),
	.F(\core/n15401_23 )
);
defparam \core/n15401_s17 .INIT=8'hF8;
LUT3 \core/n15403_s17  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [14]),
	.I2(\core/n15403_13 ),
	.F(\core/n15403_23 )
);
defparam \core/n15403_s17 .INIT=8'hF8;
LUT3 \core/n15411_s17  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [10]),
	.I2(\core/n15411_13 ),
	.F(\core/n15411_23 )
);
defparam \core/n15411_s17 .INIT=8'hF8;
LUT3 \core/n15413_s16  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [9]),
	.I2(\core/n15413_13 ),
	.F(\core/n15413_22 )
);
defparam \core/n15413_s16 .INIT=8'hF8;
LUT3 \core/n15415_s17  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [8]),
	.I2(\core/n15415_13 ),
	.F(\core/n15415_23 )
);
defparam \core/n15415_s17 .INIT=8'hF8;
LUT3 \core/n15423_s18  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [4]),
	.I2(\core/n15423_13 ),
	.F(\core/n15423_24 )
);
defparam \core/n15423_s18 .INIT=8'hF8;
LUT3 \core/n15427_s17  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [2]),
	.I2(\core/n15427_13 ),
	.F(\core/n15427_23 )
);
defparam \core/n15427_s17 .INIT=8'hF8;
LUT4 \core/n16135_s3  (
	.I0(n519_5),
	.I1(\core/alu_out_0_12 ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/n16135_8 )
);
defparam \core/n16135_s3 .INIT=16'h1000;
LUT4 \core/n1742_s2  (
	.I0(mem_valid_Z),
	.I1(send_dummy_9),
	.I2(\core/mem_xfer_6 ),
	.I3(\core/mem_xfer_7 ),
	.F(\core/n1742_6 )
);
defparam \core/n1742_s2 .INIT=16'h0200;
LUT4 \core/n2203_s11  (
	.I0(\core/n2206_11 ),
	.I1(\core/n2206_12 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n2203_9 ),
	.F(\core/n2203_15 )
);
defparam \core/n2203_s11 .INIT=16'h7000;
LUT4 \core/n2210_s10  (
	.I0(\core/n5707_8 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n5752_4 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2210_14 )
);
defparam \core/n2210_s10 .INIT=16'h7F00;
LUT4 \core/n5719_s6  (
	.I0(\core/mem_rdata_latched [1]),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/mem_rdata_latched [11]),
	.I3(\core/n5332_5 ),
	.F(\core/n5719_10 )
);
defparam \core/n5719_s6 .INIT=16'h4500;
LUT4 \core/n5359_s10  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/n5416_5 ),
	.I2(\core/mem_rdata_latched [3]),
	.I3(\core/mem_rdata_latched [4]),
	.F(\core/n5359_14 )
);
defparam \core/n5359_s10 .INIT=16'h0100;
LUT4 \core/n5312_s4  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/n5416_5 ),
	.I2(\core/mem_rdata_latched [3]),
	.I3(\core/mem_rdata_latched [4]),
	.F(\core/n5312_8 )
);
defparam \core/n5312_s4 .INIT=16'h0200;
LUT4 \core/n5407_s4  (
	.I0(\core/mem_rdata_latched [27]),
	.I1(\core/mem_rdata_latched [29]),
	.I2(\core/mem_rdata_latched [28]),
	.I3(\core/mem_rdata_latched [25]),
	.F(\core/n5407_8 )
);
defparam \core/n5407_s4 .INIT=16'h0001;
LUT4 \core/n5376_s2  (
	.I0(\core/n5312_10 ),
	.I1(\core/n5416_5 ),
	.I2(\core/mem_rdata_latched [2]),
	.I3(\core/n5332_4 ),
	.F(\core/n5376_6 )
);
defparam \core/n5376_s2 .INIT=16'h0002;
LUT4 \core/n5706_s3  (
	.I0(\core/n5706_9 ),
	.I1(\core/n2226_8 ),
	.I2(\core/n5710_4 ),
	.I3(\core/mem_rdata_latched [11]),
	.F(\core/n5706_7 )
);
defparam \core/n5706_s3 .INIT=16'hF400;
LUT4 \core/n5921_s4  (
	.I0(\core/n5921_5 ),
	.I1(\core/mem_rdata_q [31]),
	.I2(\core/mem_rdata_q [30]),
	.I3(\core/mem_rdata_q [29]),
	.F(\core/n5921_8 )
);
defparam \core/n5921_s4 .INIT=16'h0002;
LUT4 \core/n6015_s4  (
	.I0(\core/n6015_5 ),
	.I1(\core/mem_rdata_q [2]),
	.I2(\core/mem_rdata_q [1]),
	.I3(\core/mem_rdata_q [0]),
	.F(\core/n6015_8 )
);
defparam \core/n6015_s4 .INIT=16'h2000;
LUT3 \core/n6077_s2  (
	.I0(\core/n6070_4 ),
	.I1(\core/mem_rdata_q [26]),
	.I2(\core/mem_rdata_q [25]),
	.F(\core/n6077_6 )
);
defparam \core/n6077_s2 .INIT=8'h20;
LUT4 \core/mem_rdata_latched_10_s15  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_6 ),
	.I2(itcm_ready),
	.I3(itcm_rdata[26]),
	.F(\core/mem_rdata_latched_10_19 )
);
defparam \core/mem_rdata_latched_10_s15 .INIT=16'hB111;
LUT4 \core/n12634_s10  (
	.I0(dcsr_r[6]),
	.I1(dcsr_r[7]),
	.I2(dcsr_r[8]),
	.I3(\core/dbg_mode_r ),
	.F(\core/n12634_15 )
);
defparam \core/n12634_s10 .INIT=16'h0100;
LUT4 \core/n15091_s10  (
	.I0(\core/timer [18]),
	.I1(\core/timer [19]),
	.I2(\core/n15091_11 ),
	.I3(\core/n15091_12 ),
	.F(\core/n15091_14 )
);
defparam \core/n15091_s10 .INIT=16'h1000;
LUT3 \core/n12415_s3  (
	.I0(\core/n12417_7 ),
	.I1(\core/timer [18]),
	.I2(\core/timer [19]),
	.F(\core/n12415_7 )
);
defparam \core/n12415_s3 .INIT=8'h02;
LUT3 \core/n11114_s1  (
	.I0(cmt_dcause_ena_Z),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.F(\core/n11114_5 )
);
defparam \core/n11114_s1 .INIT=8'h20;
LUT4 \core/n23160_s14  (
	.I0(\core/n15323_22 ),
	.I1(\core/instr_timer ),
	.I2(\core/instr_maskirq ),
	.I3(\core/alu_out_31_18 ),
	.F(\core/n23160_18 )
);
defparam \core/n23160_s14 .INIT=16'h0200;
LUT3 \core/n15213_s20  (
	.I0(\core/n15220_15 ),
	.I1(\core/n15220_16 ),
	.I2(\core/latched_is_lb ),
	.F(\core/n15213_25 )
);
defparam \core/n15213_s20 .INIT=8'hB0;
LUT4 \core/n15409_s19  (
	.I0(\core/wr_dcsr_ena_6 ),
	.I1(\core/decoded_csr [4]),
	.I2(\core/decoded_csr [5]),
	.I3(\core/n15387_20 ),
	.F(\core/n15409_25 )
);
defparam \core/n15409_s19 .INIT=16'h0200;
LUT4 \core/n15375_s21  (
	.I0(\core/decoded_csr [2]),
	.I1(\core/decoded_csr [3]),
	.I2(\core/decoded_csr [4]),
	.I3(\core/decoded_csr [5]),
	.F(\core/n15375_28 )
);
defparam \core/n15375_s21 .INIT=16'h0001;
LUT3 \core/n15423_s19  (
	.I0(\core/n15375_28 ),
	.I1(\core/decoded_csr [0]),
	.I2(\core/decoded_csr [1]),
	.F(\core/n15423_26 )
);
defparam \core/n15423_s19 .INIT=8'h20;
LUT3 \core/n15369_s22  (
	.I0(\core/wr_dcsr_ena_11 ),
	.I1(\core/decoded_csr [0]),
	.I2(\core/decoded_csr [1]),
	.F(\core/n15369_29 )
);
defparam \core/n15369_s22 .INIT=8'h20;
LUT3 \core/n15405_s17  (
	.I0(\core/n15371_32 ),
	.I1(\core/decoded_csr [0]),
	.I2(\core/decoded_csr [1]),
	.F(\core/n15405_23 )
);
defparam \core/n15405_s17 .INIT=8'h20;
LUT4 \core/n5713_s7  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_rdata_latched_2_5 ),
	.I2(\core/mem_rdata_latched_2_8 ),
	.I3(\core/mem_la_secondword ),
	.F(\core/n5713_11 )
);
defparam \core/n5713_s7 .INIT=16'h5011;
LUT4 \core/n5750_s2  (
	.I0(\core/n5416_5 ),
	.I1(\core/n1863_8 ),
	.I2(\core/n1863_6 ),
	.I3(\core/mem_la_secondword ),
	.F(\core/n5750_6 )
);
defparam \core/n5750_s2 .INIT=16'h5011;
LUT4 \core/n2204_s10  (
	.I0(\core/n5718_8 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/mem_rdata_latched [11]),
	.I3(\core/n2204_5 ),
	.F(\core/n2204_14 )
);
defparam \core/n2204_s10 .INIT=16'h00D5;
LUT4 \core/n2203_s12  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/n5753_4 ),
	.I3(\core/n5752_4 ),
	.F(\core/n2203_17 )
);
defparam \core/n2203_s12 .INIT=16'h008F;
LUT4 \core/n2212_s10  (
	.I0(\core/n5752_4 ),
	.I1(\core/n5769_7 ),
	.I2(\core/n5708_4 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2212_14 )
);
defparam \core/n2212_s10 .INIT=16'h7F00;
LUT4 \core/n2204_s11  (
	.I0(\core/n5317_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/mem_rdata_latched [11]),
	.I3(\core/mem_rdata_latched [10]),
	.F(\core/n2204_16 )
);
defparam \core/n2204_s11 .INIT=16'hD000;
LUT3 \core/n15226_s17  (
	.I0(\core/mem_rdata_latched_1_7 ),
	.I1(\core/mem_rdata_latched_1_8 ),
	.I2(\core/n2314_4 ),
	.F(\core/n15226_22 )
);
defparam \core/n15226_s17 .INIT=8'h0B;
LUT4 \core/n1862_s4  (
	.I0(\core/mem_rdata_latched_1_7 ),
	.I1(\core/mem_rdata_latched_1_8 ),
	.I2(\core/mem_xfer ),
	.I3(\core/n1862_6 ),
	.F(\core/n1862_8 )
);
defparam \core/n1862_s4 .INIT=16'h004F;
LUT4 \core/n2421_s12  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_rdata_latched_1_7 ),
	.I2(\core/mem_rdata_latched_1_8 ),
	.I3(\core/n2421_5 ),
	.F(\core/n2421_16 )
);
defparam \core/n2421_s12 .INIT=16'hBAFF;
LUT4 \core/n5306_s4  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/mem_do_rdata ),
	.I2(\core/mem_do_wdata ),
	.I3(\core/n2528_11 ),
	.F(\core/n5306_8 )
);
defparam \core/n5306_s4 .INIT=16'h00FE;
LUT4 \core/n5346_s3  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n5317_4 ),
	.I3(\core/n5407_5 ),
	.F(\core/n5346_7 )
);
defparam \core/n5346_s3 .INIT=16'h4000;
LUT4 \core/n5364_s2  (
	.I0(\core/n5364_8 ),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/mem_rdata_latched [3]),
	.I3(\core/n5317_4 ),
	.F(\core/n5364_6 )
);
defparam \core/n5364_s2 .INIT=16'h2000;
LUT4 \core/wr_dcsr_ena_s8  (
	.I0(\core/wr_dcsr_ena_7 ),
	.I1(\core/decoded_csr [8]),
	.I2(\core/decoded_csr [9]),
	.I3(\core/wr_dcsr_ena_9 ),
	.F(\core/wr_dcsr_ena_11 )
);
defparam \core/wr_dcsr_ena_s8 .INIT=16'h8000;
LUT4 \core/wr_dscratch_ena_s3  (
	.I0(\core/latched_branch ),
	.I1(\core/latched_store ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/is_csr_ins ),
	.F(\core/wr_dscratch_ena_6 )
);
defparam \core/wr_dscratch_ena_s3 .INIT=16'h1FFF;
LUT4 \core/n2208_s14  (
	.I0(\core/mem_rdata_latched_10_10 ),
	.I1(\core/mem_rdata_latched_10_21 ),
	.I2(\core/mem_rdata_latched_10_12 ),
	.I3(\core/mem_rdata_latched_27_19 ),
	.F(\core/n2208_18 )
);
defparam \core/n2208_s14 .INIT=16'h4F00;
LUT4 \core/csr_mcause_30_s5  (
	.I0(\core/n11225_4 ),
	.I1(\core/latched_csr [4]),
	.I2(\core/latched_csr [5]),
	.I3(\core/n11244_4 ),
	.F(\core/csr_mcause_30_11 )
);
defparam \core/csr_mcause_30_s5 .INIT=16'h0200;
LUT4 \core/n11639_s5  (
	.I0(\core/latched_csr [4]),
	.I1(\core/latched_csr [5]),
	.I2(\core/n11244_4 ),
	.I3(\core/n11639_7 ),
	.F(\core/n11639_9 )
);
defparam \core/n11639_s5 .INIT=16'h1000;
LUT4 \core/n11340_s3  (
	.I0(\core/n11111_5 ),
	.I1(\core/latched_csr [4]),
	.I2(\core/latched_csr [5]),
	.I3(\core/n11244_4 ),
	.F(\core/n11340_7 )
);
defparam \core/n11340_s3 .INIT=16'h0200;
LUT4 \core/n15387_s23  (
	.I0(\core/csr_mcause [22]),
	.I1(\core/n15423_26 ),
	.I2(\core/decoded_csr [11]),
	.I3(\core/n15371_22 ),
	.F(\core/n15387_30 )
);
defparam \core/n15387_s23 .INIT=16'h0800;
LUT3 \core/n15403_s18  (
	.I0(\core/n15373_25 ),
	.I1(\core/decoded_csr [11]),
	.I2(\core/n15371_22 ),
	.F(\core/n15403_25 )
);
defparam \core/n15403_s18 .INIT=8'h20;
LUT3 \core/n15423_s20  (
	.I0(\core/n15423_26 ),
	.I1(\core/decoded_csr [11]),
	.I2(\core/n15371_22 ),
	.F(\core/n15423_28 )
);
defparam \core/n15423_s20 .INIT=8'h20;
LUT4 \core/n16136_s3  (
	.I0(n519_5),
	.I1(\core/n15305_32 ),
	.I2(\core/mem_do_wdata ),
	.I3(\core/cpu_state.cpu_state_stmem ),
	.F(\core/n16136_8 )
);
defparam \core/n16136_s3 .INIT=16'h0100;
LUT4 \core/n15305_s24  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/mem_do_wdata ),
	.I3(\core/cpu_state.cpu_state_stmem ),
	.F(\core/n15305_30 )
);
defparam \core/n15305_s24 .INIT=16'hB0BB;
LUT4 \core/n15021_s13  (
	.I0(\core/instr_lh ),
	.I1(\core/instr_lhu ),
	.I2(\core/mem_do_rdata ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15021_19 )
);
defparam \core/n15021_s13 .INIT=16'h0E00;
LUT4 \core/n15019_s14  (
	.I0(\core/instr_lb ),
	.I1(\core/instr_lbu ),
	.I2(\core/mem_do_rdata ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15019_20 )
);
defparam \core/n15019_s14 .INIT=16'h0E00;
LUT4 \core/n16138_s3  (
	.I0(n519_5),
	.I1(\core/n15305_32 ),
	.I2(\core/mem_do_rdata ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n16138_8 )
);
defparam \core/n16138_s3 .INIT=16'h0100;
LUT4 \core/n21992_s1  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21864_4 ),
	.F(\core/n21992_5 )
);
defparam \core/n21992_s1 .INIT=16'h1000;
LUT4 \core/n21736_s1  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21608_4 ),
	.F(\core/n21736_5 )
);
defparam \core/n21736_s1 .INIT=16'h1000;
LUT4 \core/n21480_s1  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21352_4 ),
	.F(\core/n21480_5 )
);
defparam \core/n21480_s1 .INIT=16'h1000;
LUT4 \core/n21224_s2  (
	.I0(\core/n21128_4 ),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [1]),
	.I3(\core/latched_rd [2]),
	.F(\core/n21224_6 )
);
defparam \core/n21224_s2 .INIT=16'h0200;
LUT4 \core/n22024_s1  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21864_4 ),
	.F(\core/n22024_5 )
);
defparam \core/n22024_s1 .INIT=16'h4000;
LUT4 \core/n21768_s1  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21608_4 ),
	.F(\core/n21768_5 )
);
defparam \core/n21768_s1 .INIT=16'h4000;
LUT4 \core/n21512_s1  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21352_4 ),
	.F(\core/n21512_5 )
);
defparam \core/n21512_s1 .INIT=16'h4000;
LUT4 \core/n21256_s2  (
	.I0(\core/n21128_4 ),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/latched_rd [2]),
	.F(\core/n21256_6 )
);
defparam \core/n21256_s2 .INIT=16'h2000;
LUT4 \core/n22056_s1  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21864_4 ),
	.F(\core/n22056_5 )
);
defparam \core/n22056_s1 .INIT=16'h4000;
LUT4 \core/n21800_s1  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21608_4 ),
	.F(\core/n21800_5 )
);
defparam \core/n21800_s1 .INIT=16'h4000;
LUT4 \core/n21544_s1  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21352_4 ),
	.F(\core/n21544_5 )
);
defparam \core/n21544_s1 .INIT=16'h4000;
LUT4 \core/n21288_s2  (
	.I0(\core/n21128_4 ),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [1]),
	.I3(\core/latched_rd [2]),
	.F(\core/n21288_6 )
);
defparam \core/n21288_s2 .INIT=16'h2000;
LUT4 \core/n22088_s1  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21864_4 ),
	.F(\core/n22088_5 )
);
defparam \core/n22088_s1 .INIT=16'h8000;
LUT4 \core/n21832_s1  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21608_4 ),
	.F(\core/n21832_5 )
);
defparam \core/n21832_s1 .INIT=16'h8000;
LUT4 \core/n21576_s1  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21352_4 ),
	.F(\core/n21576_5 )
);
defparam \core/n21576_s1 .INIT=16'h8000;
LUT4 \core/n21320_s2  (
	.I0(\core/n21128_4 ),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [1]),
	.I3(\core/latched_rd [2]),
	.F(\core/n21320_6 )
);
defparam \core/n21320_s2 .INIT=16'h8000;
LUT4 \core/n22120_s2  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n22120_4 ),
	.F(\core/n22120_6 )
);
defparam \core/n22120_s2 .INIT=16'h0100;
LUT4 \core/n21864_s2  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21864_4 ),
	.F(\core/n21864_6 )
);
defparam \core/n21864_s2 .INIT=16'h0100;
LUT4 \core/n21608_s2  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21608_4 ),
	.F(\core/n21608_6 )
);
defparam \core/n21608_s2 .INIT=16'h0100;
LUT4 \core/n21352_s3  (
	.I0(\core/n21352_4 ),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [1]),
	.I3(\core/latched_rd [2]),
	.F(\core/n21352_7 )
);
defparam \core/n21352_s3 .INIT=16'h0002;
LUT4 \core/n2207_s17  (
	.I0(\core/mem_rdata_latched [27]),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/mem_xfer ),
	.I3(\core/n2206_7 ),
	.F(\core/n2207_21 )
);
defparam \core/n2207_s17 .INIT=16'hAC00;
LUT4 \core/n2211_s12  (
	.I0(\core/n2212_10 ),
	.I1(\core/mem_rdata_latched [23]),
	.I2(\core/mem_rdata_q [23]),
	.I3(\core/mem_xfer ),
	.F(\core/n2211_16 )
);
defparam \core/n2211_s12 .INIT=16'h4450;
LUT4 \core/n19598_s2  (
	.I0(n519_5),
	.I1(\core/mem_do_wdata ),
	.I2(\core/mem_state [0]),
	.I3(\core/mem_state [1]),
	.F(\core/n19598_6 )
);
defparam \core/n19598_s2 .INIT=16'h0004;
LUT3 \core/n15373_s18  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15375_28 ),
	.F(\core/n15373_25 )
);
defparam \core/n15373_s18 .INIT=8'h10;
LUT3 \core/n15425_s18  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15371_32 ),
	.F(\core/n15425_24 )
);
defparam \core/n15425_s18 .INIT=8'h10;
LUT3 \core/wr_dcsr_ena_s9  (
	.I0(\core/wr_dcsr_ena_11 ),
	.I1(\core/decoded_csr [0]),
	.I2(\core/decoded_csr [1]),
	.F(\core/wr_dcsr_ena_13 )
);
defparam \core/wr_dcsr_ena_s9 .INIT=8'hFD;
LUT4 \core/n15227_s17  (
	.I0(\core/n15221_15 ),
	.I1(mem_rdata_16_4),
	.I2(mem_rdata_16_5),
	.I3(\core/n15227_19 ),
	.F(\core/n15227_22 )
);
defparam \core/n15227_s17 .INIT=16'h00DF;
LUT4 \core/n1863_s4  (
	.I0(mem_rdata_16_4),
	.I1(mem_rdata_16_5),
	.I2(\core/mem_rdata_q [16]),
	.I3(\core/mem_xfer ),
	.F(\core/n1863_8 )
);
defparam \core/n1863_s4 .INIT=16'h44F0;
LUT4 \core/n1862_s5  (
	.I0(\core/mem_rdata_latched_30_15 ),
	.I1(mem_rdata_17_4),
	.I2(mem_rdata_17_5),
	.I3(\core/n1862_8 ),
	.F(\core/n1862_10 )
);
defparam \core/n1862_s5 .INIT=16'h0075;
LUT4 \core/n15533_s16  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/is_lb_lh_lw_lbu_lhu ),
	.I3(\core/n15299_31 ),
	.F(\core/n15533_23 )
);
defparam \core/n15533_s16 .INIT=16'h0E00;
LUT3 \core/alu_out_31_s15  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15533_27 ),
	.F(\core/alu_out_31_20 )
);
defparam \core/alu_out_31_s15 .INIT=8'h10;
LUT4 \core/latched_rd_0_s5  (
	.I0(\core/n15180_18 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_0_11 )
);
defparam \core/latched_rd_0_s5 .INIT=16'hFAEE;
LUT4 \core/latched_rd_1_s5  (
	.I0(\core/n15178_20 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_1_11 )
);
defparam \core/latched_rd_1_s5 .INIT=16'hFAEE;
LUT4 \core/latched_rd_2_s5  (
	.I0(\core/n15176_20 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_2_11 )
);
defparam \core/latched_rd_2_s5 .INIT=16'hFAEE;
LUT4 \core/latched_rd_3_s5  (
	.I0(\core/n15174_20 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_3_11 )
);
defparam \core/latched_rd_3_s5 .INIT=16'hFAEE;
LUT4 \core/latched_rd_4_s6  (
	.I0(\core/n15172_20 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_4_12 )
);
defparam \core/latched_rd_4_s6 .INIT=16'hFAEE;
LUT4 \core/n12417_s3  (
	.I0(\core/timer [12]),
	.I1(\core/timer [13]),
	.I2(\core/n12423_4 ),
	.I3(\core/n12417_5 ),
	.F(\core/n12417_7 )
);
defparam \core/n12417_s3 .INIT=16'h1000;
LUT4 \core/n12425_s3  (
	.I0(\core/timer [4]),
	.I1(\core/timer [5]),
	.I2(\core/n12431_5 ),
	.I3(\core/n12425_5 ),
	.F(\core/n12425_7 )
);
defparam \core/n12425_s3 .INIT=16'h1000;
LUT4 \core/n15300_s27  (
	.I0(\core/n15331_23 ),
	.I1(\core/n15299_36 ),
	.I2(\core/mem_do_prefetch_7 ),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15300_32 )
);
defparam \core/n15300_s27 .INIT=16'h1011;
LUT4 \core/n15914_s7  (
	.I0(\core/mem_do_prefetch_7 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n15914_8 ),
	.I3(\core/n15914_9 ),
	.F(\core/n15914_12 )
);
defparam \core/n15914_s7 .INIT=16'h0B00;
LUT4 \core/n15301_s25  (
	.I0(\core/n15299_36 ),
	.I1(\core/mem_do_prefetch_7 ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/n15301_28 ),
	.F(\core/n15301_30 )
);
defparam \core/n15301_s25 .INIT=16'h4500;
LUT4 \core/n15371_s22  (
	.I0(\core/n15371_23 ),
	.I1(\core/decoded_csr [1]),
	.I2(\core/decoded_csr [0]),
	.I3(\core/n15387_19 ),
	.F(\core/n15371_28 )
);
defparam \core/n15371_s22 .INIT=16'h2000;
LUT3 \core/n15369_s23  (
	.I0(\core/wr_dcsr_ena_11 ),
	.I1(\core/decoded_csr [1]),
	.I2(\core/decoded_csr [0]),
	.F(\core/n15369_31 )
);
defparam \core/n15369_s23 .INIT=8'h20;
LUT3 \core/n15371_s23  (
	.I0(\core/n15371_32 ),
	.I1(\core/decoded_csr [1]),
	.I2(\core/decoded_csr [0]),
	.F(\core/n15371_30 )
);
defparam \core/n15371_s23 .INIT=8'h20;
LUT4 \core/n22152_s1  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n22120_4 ),
	.F(\core/n22152_5 )
);
defparam \core/n22152_s1 .INIT=16'h1000;
LUT4 \core/n21896_s1  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21864_4 ),
	.F(\core/n21896_5 )
);
defparam \core/n21896_s1 .INIT=16'h1000;
LUT4 \core/n21640_s1  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21608_4 ),
	.F(\core/n21640_5 )
);
defparam \core/n21640_s1 .INIT=16'h1000;
LUT4 \core/n21384_s1  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21352_4 ),
	.F(\core/n21384_5 )
);
defparam \core/n21384_s1 .INIT=16'h1000;
LUT4 \core/n21128_s4  (
	.I0(\core/n21128_4 ),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/latched_rd [0]),
	.F(\core/n21128_8 )
);
defparam \core/n21128_s4 .INIT=16'h0200;
LUT4 \core/n22184_s1  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n22120_4 ),
	.F(\core/n22184_5 )
);
defparam \core/n22184_s1 .INIT=16'h1000;
LUT4 \core/n21928_s1  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n21864_4 ),
	.F(\core/n21928_5 )
);
defparam \core/n21928_s1 .INIT=16'h1000;
LUT4 \core/n21672_s1  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n21608_4 ),
	.F(\core/n21672_5 )
);
defparam \core/n21672_s1 .INIT=16'h1000;
LUT4 \core/n21416_s1  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n21352_4 ),
	.F(\core/n21416_5 )
);
defparam \core/n21416_s1 .INIT=16'h1000;
LUT4 \core/n21160_s2  (
	.I0(\core/n21128_4 ),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [2]),
	.I3(\core/latched_rd [1]),
	.F(\core/n21160_6 )
);
defparam \core/n21160_s2 .INIT=16'h0200;
LUT4 \core/n22216_s1  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n22120_4 ),
	.F(\core/n22216_5 )
);
defparam \core/n22216_s1 .INIT=16'h4000;
LUT4 \core/n21960_s1  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21864_4 ),
	.F(\core/n21960_5 )
);
defparam \core/n21960_s1 .INIT=16'h4000;
LUT4 \core/n21704_s1  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21608_4 ),
	.F(\core/n21704_5 )
);
defparam \core/n21704_s1 .INIT=16'h4000;
LUT4 \core/n21448_s1  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21352_4 ),
	.F(\core/n21448_5 )
);
defparam \core/n21448_s1 .INIT=16'h4000;
LUT4 \core/n21192_s2  (
	.I0(\core/n21128_4 ),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/latched_rd [0]),
	.F(\core/n21192_6 )
);
defparam \core/n21192_s2 .INIT=16'h2000;
LUT4 \core/n5359_s11  (
	.I0(\core/n1864_4 ),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/n2226_9 ),
	.I3(\core/n2206_16 ),
	.F(\core/n5359_16 )
);
defparam \core/n5359_s11 .INIT=16'h0200;
LUT4 \core/n5907_s2  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_alu_reg_imm ),
	.F(\core/n5907_7 )
);
defparam \core/n5907_s2 .INIT=16'h0400;
LUT3 \core/n5863_s2  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [14]),
	.F(\core/n5863_6 )
);
defparam \core/n5863_s2 .INIT=8'h20;
LUT4 \core/n5964_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/n5938_4 ),
	.F(\core/n5964_5 )
);
defparam \core/n5964_s1 .INIT=16'h1000;
LUT4 \core/n5883_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/is_lb_lh_lw_lbu_lhu ),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [14]),
	.F(\core/n5883_5 )
);
defparam \core/n5883_s1 .INIT=16'h0400;
LUT4 \core/n5859_s2  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [14]),
	.F(\core/n5859_6 )
);
defparam \core/n5859_s2 .INIT=16'h0400;
LUT3 \core/n6220_s7  (
	.I0(\core/n6217_10 ),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/is_sb_sh_sw ),
	.F(\core/n6220_13 )
);
defparam \core/n6220_s7 .INIT=8'h02;
LUT4 \core/n6247_s9  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/mem_rdata_q [8]),
	.I3(\core/n6247_12 ),
	.F(\core/n6247_14 )
);
defparam \core/n6247_s9 .INIT=16'h1F00;
LUT4 \core/n6244_s9  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/mem_rdata_q [9]),
	.I3(\core/n6244_12 ),
	.F(\core/n6244_14 )
);
defparam \core/n6244_s9 .INIT=16'h1F00;
LUT4 \core/n6241_s9  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/mem_rdata_q [10]),
	.I3(\core/n6241_12 ),
	.F(\core/n6241_14 )
);
defparam \core/n6241_s9 .INIT=16'h1F00;
LUT4 \core/n6238_s10  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/mem_rdata_q [11]),
	.I3(\core/n6238_13 ),
	.F(\core/n6238_15 )
);
defparam \core/n6238_s10 .INIT=16'h1F00;
LUT4 \core/n15090_s14  (
	.I0(\core/pcpi_timeout ),
	.I1(\core/instr_ecall_ebreak ),
	.I2(\core/pcpi_div_ready ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15090_22 )
);
defparam \core/n15090_s14 .INIT=16'h0004;
LUT4 \core/n13996_s2  (
	.I0(\core/instr_ecall_ebreak ),
	.I1(\core/pcpi_timeout ),
	.I2(\core/pcpi_div_ready ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n13996_7 )
);
defparam \core/n13996_s2 .INIT=16'h0001;
LUT4 \core/dbg_active_s6  (
	.I0(\core/irq_pending [1]),
	.I1(\core/next_irq_pending [4]),
	.I2(irq_to_core[4]),
	.I3(\core/irq_state [0]),
	.F(\core/dbg_active_12 )
);
defparam \core/dbg_active_s6 .INIT=16'hFE00;
LUT4 \core/irq_active_s6  (
	.I0(irq_to_core[4]),
	.I1(\core/irq_pending [1]),
	.I2(\core/next_irq_pending [4]),
	.I3(\core/irq_state [0]),
	.F(\core/irq_active_12 )
);
defparam \core/irq_active_s6 .INIT=16'h0100;
LUT3 \core/n11093_s3  (
	.I0(dbg_step_r),
	.I1(\core/irq_pending [1]),
	.I2(\core/next_irq_pending [4]),
	.F(\core/n11093_8 )
);
defparam \core/n11093_s3 .INIT=8'h54;
LUT4 \core/cmt_dcause_0_s3  (
	.I0(\core/instr_dret ),
	.I1(dbg_step_r),
	.I2(\core/irq_pending [1]),
	.I3(\core/next_irq_pending [4]),
	.F(\core/cmt_dcause_0_6 )
);
defparam \core/cmt_dcause_0_s3 .INIT=16'hFFFE;
LUT4 \core/n15922_s13  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_sh [0]),
	.I2(\core/reg_sh [1]),
	.I3(\core/n14428_24 ),
	.F(\core/n15922_18 )
);
defparam \core/n15922_s13 .INIT=16'h0002;
LUT4 \core/n15331_s18  (
	.I0(\core/reg_sh [0]),
	.I1(\core/reg_sh [1]),
	.I2(\core/n14428_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15331_23 )
);
defparam \core/n15331_s18 .INIT=16'hFE00;
LUT4 \core/n15303_s23  (
	.I0(\core/n23160_5 ),
	.I1(\core/n23160_6 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/is_lb_lh_lw_lbu_lhu ),
	.F(\core/n15303_28 )
);
defparam \core/n15303_s23 .INIT=16'h7000;
LUT4 \core/n15299_s30  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/n23160_5 ),
	.I2(\core/n23160_6 ),
	.I3(\core/n13996_7 ),
	.F(\core/n15299_36 )
);
defparam \core/n15299_s30 .INIT=16'h8000;
LUT3 \core/n23160_s15  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/n23160_5 ),
	.I2(\core/n23160_6 ),
	.F(\core/n23160_20 )
);
defparam \core/n23160_s15 .INIT=8'h80;
LUT4 \core/n5938_s2  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5938_4 ),
	.F(\core/n5938_6 )
);
defparam \core/n5938_s2 .INIT=16'h0100;
LUT4 \core/n5897_s1  (
	.I0(\core/is_alu_reg_imm ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5897_5 )
);
defparam \core/n5897_s1 .INIT=16'h0002;
LUT4 \core/n5889_s1  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5889_5 )
);
defparam \core/n5889_s1 .INIT=16'h0002;
LUT4 \core/n5874_s1  (
	.I0(\core/is_lb_lh_lw_lbu_lhu ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5874_5 )
);
defparam \core/n5874_s1 .INIT=16'h0002;
LUT4 \core/n5853_s2  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5853_6 )
);
defparam \core/n5853_s2 .INIT=16'h0002;
LUT4 \core/n6054_s1  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n6015_8 ),
	.F(\core/n6054_5 )
);
defparam \core/n6054_s1 .INIT=16'h1000;
LUT4 \core/n5948_s1  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5938_4 ),
	.F(\core/n5948_5 )
);
defparam \core/n5948_s1 .INIT=16'h1000;
LUT4 \core/n5892_s1  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5892_5 )
);
defparam \core/n5892_s1 .INIT=16'h0200;
LUT4 \core/n5877_s1  (
	.I0(\core/is_lb_lh_lw_lbu_lhu ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5877_5 )
);
defparam \core/n5877_s1 .INIT=16'h0200;
LUT4 \core/n5856_s2  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5856_6 )
);
defparam \core/n5856_s2 .INIT=16'h0200;
LUT4 \core/n2208_s15  (
	.I0(\core/n2227_8 ),
	.I1(\core/n2227_9 ),
	.I2(\core/mem_rdata_latched [2]),
	.I3(\core/n1864_4 ),
	.F(\core/n2208_20 )
);
defparam \core/n2208_s15 .INIT=16'h0F44;
LUT4 \core/n5759_s1  (
	.I0(\core/mem_rdata_latched [26]),
	.I1(\core/n2227_8 ),
	.I2(\core/n2227_9 ),
	.I3(\core/n5416_5 ),
	.F(\core/n5759_5 )
);
defparam \core/n5759_s1 .INIT=16'hCFAA;
LUT4 \core/n2227_s8  (
	.I0(\core/n2227_14 ),
	.I1(\core/n2227_8 ),
	.I2(\core/n2227_9 ),
	.I3(\core/n2226_10 ),
	.F(\core/n2227_12 )
);
defparam \core/n2227_s8 .INIT=16'hAACF;
LUT4 \core/n15305_s25  (
	.I0(\core/n1952_14 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/n5306_5 ),
	.I3(\core/mem_do_prefetch ),
	.F(\core/n15305_32 )
);
defparam \core/n15305_s25 .INIT=16'h4F00;
LUT4 \core/n16222_s1  (
	.I0(n519_5),
	.I1(\core/n1952_14 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/n5306_5 ),
	.F(\core/n16222_5 )
);
defparam \core/n16222_s1 .INIT=16'hEFAA;
LUT4 \core/n5306_s5  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/n1952_14 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/n5306_5 ),
	.F(\core/n5306_10 )
);
defparam \core/n5306_s5 .INIT=16'h8A00;
LUT4 \core/n5714_s6  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n5765_10 ),
	.I3(\core/n5708_14 ),
	.F(\core/n5714_10 )
);
defparam \core/n5714_s6 .INIT=16'h000B;
LUT4 \core/n1952_s16  (
	.I0(\core/n5753_4 ),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/n1864_4 ),
	.I3(\core/n5752_4 ),
	.F(\core/n1952_20 )
);
defparam \core/n1952_s16 .INIT=16'h0E00;
LUT4 \core/n5769_s5  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n5769_7 ),
	.I3(\core/n5306_10 ),
	.F(\core/n5769_9 )
);
defparam \core/n5769_s5 .INIT=16'h4000;
LUT4 \core/n5911_s2  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_alu_reg_imm ),
	.F(\core/n5911_7 )
);
defparam \core/n5911_s2 .INIT=16'h0800;
LUT4 \core/n6045_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/n6015_8 ),
	.F(\core/n6045_5 )
);
defparam \core/n6045_s1 .INIT=16'h4000;
LUT4 \core/n6026_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/n6015_8 ),
	.F(\core/n6026_5 )
);
defparam \core/n6026_s1 .INIT=16'h8000;
LUT4 \core/n5990_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/n5938_4 ),
	.F(\core/n5990_5 )
);
defparam \core/n5990_s1 .INIT=16'h8000;
LUT4 \core/n5983_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/n5938_4 ),
	.F(\core/n5983_5 )
);
defparam \core/n5983_s1 .INIT=16'h4000;
LUT4 \core/n5916_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/is_alu_reg_imm ),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/mem_rdata_q [13]),
	.F(\core/n5916_5 )
);
defparam \core/n5916_s1 .INIT=16'h8000;
LUT4 \core/n5872_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/mem_rdata_q [13]),
	.F(\core/n5872_5 )
);
defparam \core/n5872_s1 .INIT=16'h8000;
LUT4 \core/n5867_s2  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/mem_rdata_q [13]),
	.F(\core/n5867_6 )
);
defparam \core/n5867_s2 .INIT=16'h4000;
LUT4 \core/n5900_s3  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_alu_reg_imm ),
	.F(\core/n5900_8 )
);
defparam \core/n5900_s3 .INIT=16'h0400;
LUT4 \core/n6035_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/n6015_8 ),
	.F(\core/n6035_5 )
);
defparam \core/n6035_s1 .INIT=16'h1000;
LUT4 \core/n6015_s5  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/n6015_8 ),
	.F(\core/n6015_10 )
);
defparam \core/n6015_s5 .INIT=16'h2000;
LUT4 \core/n5959_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/n5938_4 ),
	.F(\core/n5959_5 )
);
defparam \core/n5959_s1 .INIT=16'h2000;
LUT4 \core/n5953_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/n5938_4 ),
	.F(\core/n5953_5 )
);
defparam \core/n5953_s1 .INIT=16'h1000;
LUT4 \core/n5904_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/is_alu_reg_imm ),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/mem_rdata_q [13]),
	.F(\core/n5904_5 )
);
defparam \core/n5904_s1 .INIT=16'h0800;
LUT4 \core/n5895_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/mem_rdata_q [13]),
	.F(\core/n5895_5 )
);
defparam \core/n5895_s1 .INIT=16'h0400;
LUT4 \core/n5880_s2  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/is_lb_lh_lw_lbu_lhu ),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/mem_rdata_q [13]),
	.F(\core/n5880_6 )
);
defparam \core/n5880_s2 .INIT=16'h0400;
LUT3 \core/n5970_s1  (
	.I0(\core/n5863_6 ),
	.I1(\core/is_alu_reg_reg ),
	.I2(\core/n5921_8 ),
	.F(\core/n5970_5 )
);
defparam \core/n5970_s1 .INIT=8'h80;
LUT4 \core/n5706_s4  (
	.I0(\core/n5772_7 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n1864_4 ),
	.I3(\core/n2203_11 ),
	.F(\core/n5706_9 )
);
defparam \core/n5706_s4 .INIT=16'h00BF;
LUT4 \core/n2210_s11  (
	.I0(\core/n5752_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n2222_11 ),
	.I3(\core/n2212_7 ),
	.F(\core/n2210_16 )
);
defparam \core/n2210_s11 .INIT=16'h7F00;
LUT4 \core/n2210_s12  (
	.I0(\core/n2210_9 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5752_4 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2210_18 )
);
defparam \core/n2210_s12 .INIT=16'hCAAA;
LUT4 \core/n11539_s8  (
	.I0(\core/next_irq_pending [2]),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.I3(\core/n5306_5 ),
	.F(\core/n11539_12 )
);
defparam \core/n11539_s8 .INIT=16'h0200;
LUT4 \core/n11509_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [1]),
	.I2(\core/irq_state [1]),
	.I3(\core/irq_state [0]),
	.F(\core/n11509_19 )
);
defparam \core/n11509_s12 .INIT=16'h0008;
LUT4 \core/n11539_s9  (
	.I0(\core/next_irq_pending [0]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/irq_state [1]),
	.I3(\core/irq_state [0]),
	.F(\core/n11539_14 )
);
defparam \core/n11539_s9 .INIT=16'h0008;
LUT4 \core/mem_xfer_s8  (
	.I0(n519_5),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.I3(\core/mem_xfer_10 ),
	.F(\core/mem_xfer_12 )
);
defparam \core/mem_xfer_s8 .INIT=16'h0100;
LUT4 \core/n11501_s11  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.I3(\core/n11457_3 ),
	.F(\core/n11501_18 )
);
defparam \core/n11501_s11 .INIT=16'h0200;
LUT4 \core/csr_mtval_31_s5  (
	.I0(\core/next_irq_pending [3]),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.I3(\core/n11326_3 ),
	.F(\core/csr_mtval_31_11 )
);
defparam \core/csr_mtval_31_s5 .INIT=16'h0200;
LUT4 \core/n23373_s4  (
	.I0(\core/n23373_5 ),
	.I1(\core/n15970_7 ),
	.I2(\core/irq_state [1]),
	.I3(\core/irq_state [0]),
	.F(\core/n23373_8 )
);
defparam \core/n23373_s4 .INIT=16'h000D;
LUT4 \core/n7354_s1  (
	.I0(\core/latched_branch ),
	.I1(n519_5),
	.I2(\core/irq_state [1]),
	.I3(\core/irq_state [0]),
	.F(\core/n7354_5 )
);
defparam \core/n7354_s1 .INIT=16'hFFFE;
LUT4 \core/n2211_s13  (
	.I0(\core/mem_rdata_latched_5_5 ),
	.I1(\core/mem_rdata_latched_5_6 ),
	.I2(\core/mem_rdata_latched [10]),
	.I3(\core/n5752_4 ),
	.F(\core/n2211_18 )
);
defparam \core/n2211_s13 .INIT=16'hF011;
LUT4 \core/n2208_s16  (
	.I0(\core/mem_rdata_latched_5_5 ),
	.I1(\core/mem_rdata_latched_5_6 ),
	.I2(\core/n5753_4 ),
	.I3(\core/n5752_4 ),
	.F(\core/n2208_22 )
);
defparam \core/n2208_s16 .INIT=16'h1000;
LUT4 \core/n2208_s17  (
	.I0(\core/n2208_13 ),
	.I1(\core/mem_rdata_latched_5_5 ),
	.I2(\core/mem_rdata_latched_5_6 ),
	.I3(\core/n5752_4 ),
	.F(\core/n2208_24 )
);
defparam \core/n2208_s17 .INIT=16'h03AA;
LUT4 \core/n2208_s18  (
	.I0(\core/n5752_4 ),
	.I1(\core/mem_rdata_latched_5_5 ),
	.I2(\core/mem_rdata_latched_5_6 ),
	.I3(\core/n2207_27 ),
	.F(\core/n2208_26 )
);
defparam \core/n2208_s18 .INIT=16'hFD00;
LUT3 \core/n5393_s2  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched_5_5 ),
	.I2(\core/mem_rdata_latched_5_6 ),
	.F(\core/n5393_6 )
);
defparam \core/n5393_s2 .INIT=8'h02;
LUT3 \core/n5312_s5  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched_5_5 ),
	.I2(\core/mem_rdata_latched_5_6 ),
	.F(\core/n5312_10 )
);
defparam \core/n5312_s5 .INIT=8'h01;
LUT4 \core/n5762_s1  (
	.I0(\core/mem_rdata_latched [23]),
	.I1(\core/mem_rdata_latched_5_5 ),
	.I2(\core/mem_rdata_latched_5_6 ),
	.I3(\core/n5416_5 ),
	.F(\core/n5762_5 )
);
defparam \core/n5762_s1 .INIT=16'h03AA;
LUT4 \core/n1864_s6  (
	.I0(\core/mem_rdata_latched_5_5 ),
	.I1(\core/mem_rdata_latched_5_6 ),
	.I2(\core/n1860_8 ),
	.I3(\core/n1864_4 ),
	.F(\core/n1864_10 )
);
defparam \core/n1864_s6 .INIT=16'h10FF;
LUT4 \core/n15922_s14  (
	.I0(\core/cpu_state.cpu_state_trap ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/cpu_state.cpu_state_stmem ),
	.F(\core/n15922_20 )
);
defparam \core/n15922_s14 .INIT=16'h0001;
LUT4 \core/n15300_s28  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/n5306_4 ),
	.F(\core/n15300_34 )
);
defparam \core/n15300_s28 .INIT=16'h00FE;
LUT3 \core/n15300_s29  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/mem_do_prefetch ),
	.F(\core/n15300_36 )
);
defparam \core/n15300_s29 .INIT=8'hE0;
LUT4 \core/n15311_s20  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/reg_op1 [28]),
	.I3(\core/n15345_19 ),
	.F(\core/n15311_25 )
);
defparam \core/n15311_s20 .INIT=16'hE000;
LUT4 \core/n15307_s24  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/reg_op1 [30]),
	.I3(\core/n15345_19 ),
	.F(\core/n15307_29 )
);
defparam \core/n15307_s24 .INIT=16'hE000;
LUT3 \core/reg_op1_31_s7  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/cpu_state.cpu_state_stmem ),
	.F(\core/reg_op1_31_12 )
);
defparam \core/reg_op1_31_s7 .INIT=8'h01;
LUT4 \core/n15635_s6  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/cpu_state.cpu_state_stmem ),
	.I3(\core/n5306_4 ),
	.F(\core/n15635_11 )
);
defparam \core/n15635_s6 .INIT=16'h5400;
LUT4 \core/mem_wordsize_1_s5  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(n519_5),
	.F(\core/mem_wordsize_1_10 )
);
defparam \core/mem_wordsize_1_s5 .INIT=16'h00FE;
LUT4 \core/n15347_s18  (
	.I0(\core/n15922_18 ),
	.I1(\core/n15345_19 ),
	.I2(\core/reg_op1 [10]),
	.I3(\core/n15347_21 ),
	.F(\core/n15347_23 )
);
defparam \core/n15347_s18 .INIT=16'h4F00;
LUT4 \core/n15319_s18  (
	.I0(\core/n15922_18 ),
	.I1(\core/n15345_19 ),
	.I2(\core/reg_op1 [24]),
	.I3(\core/n15319_21 ),
	.F(\core/n15319_23 )
);
defparam \core/n15319_s18 .INIT=16'h4F00;
LUT4 \core/n15317_s18  (
	.I0(\core/n15922_18 ),
	.I1(\core/n15345_19 ),
	.I2(\core/reg_op1 [25]),
	.I3(\core/n15317_21 ),
	.F(\core/n15317_23 )
);
defparam \core/n15317_s18 .INIT=16'h4F00;
LUT3 \core/n15309_s22  (
	.I0(\core/n15305_20 ),
	.I1(\core/n15922_18 ),
	.I2(\core/n15345_19 ),
	.F(\core/n15309_27 )
);
defparam \core/n15309_s22 .INIT=8'h10;
LUT4 \core/n2227_s9  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched_0_6 ),
	.I2(\core/mem_rdata_latched_0_5 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2227_14 )
);
defparam \core/n2227_s9 .INIT=16'h00A2;
LUT4 \core/n23160_s16  (
	.I0(\core/n14429_3 ),
	.I1(\core/n23160_15 ),
	.I2(\core/instr_auipc ),
	.I3(\core/instr_lui ),
	.F(\core/n23160_22 )
);
defparam \core/n23160_s16 .INIT=16'h0004;
LUT4 \core/n6157_s6  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [31]),
	.I3(\core/n6160_11 ),
	.F(\core/n6157_12 )
);
defparam \core/n6157_s6 .INIT=16'hE0FF;
LUT4 \core/n6190_s6  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [20]),
	.I3(\core/n6160_11 ),
	.F(\core/n6190_11 )
);
defparam \core/n6190_s6 .INIT=16'hE0FF;
LUT4 \core/n6187_s6  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [21]),
	.I3(\core/n6160_11 ),
	.F(\core/n6187_11 )
);
defparam \core/n6187_s6 .INIT=16'hE0FF;
LUT4 \core/n6184_s6  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [22]),
	.I3(\core/n6160_11 ),
	.F(\core/n6184_11 )
);
defparam \core/n6184_s6 .INIT=16'hE0FF;
LUT4 \core/n6181_s6  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [23]),
	.I3(\core/n6160_11 ),
	.F(\core/n6181_11 )
);
defparam \core/n6181_s6 .INIT=16'hE0FF;
LUT4 \core/n6178_s6  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [24]),
	.I3(\core/n6160_11 ),
	.F(\core/n6178_11 )
);
defparam \core/n6178_s6 .INIT=16'hE0FF;
LUT4 \core/n6175_s6  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [25]),
	.I3(\core/n6160_11 ),
	.F(\core/n6175_11 )
);
defparam \core/n6175_s6 .INIT=16'hE0FF;
LUT4 \core/n6172_s6  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [26]),
	.I3(\core/n6160_11 ),
	.F(\core/n6172_11 )
);
defparam \core/n6172_s6 .INIT=16'hE0FF;
LUT4 \core/n6169_s6  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [27]),
	.I3(\core/n6160_11 ),
	.F(\core/n6169_11 )
);
defparam \core/n6169_s6 .INIT=16'hE0FF;
LUT4 \core/n6166_s6  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [28]),
	.I3(\core/n6160_11 ),
	.F(\core/n6166_11 )
);
defparam \core/n6166_s6 .INIT=16'hE0FF;
LUT4 \core/n6163_s6  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [29]),
	.I3(\core/n6160_11 ),
	.F(\core/n6163_11 )
);
defparam \core/n6163_s6 .INIT=16'hE0FF;
LUT4 \core/n6160_s8  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [30]),
	.I3(\core/n6160_11 ),
	.F(\core/n6160_13 )
);
defparam \core/n6160_s8 .INIT=16'hE0FF;
LUT4 \core/mem_rdata_latched_24_s9  (
	.I0(wbmem_rdata[8]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_24_13 )
);
defparam \core/mem_rdata_latched_24_s9 .INIT=16'h0007;
LUT4 \core/mem_rdata_latched_1_s15  (
	.I0(wbmem_rdata[1]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_1_19 )
);
defparam \core/mem_rdata_latched_1_s15 .INIT=16'h000B;
LUT4 \core/mem_rdata_latched_23_s13  (
	.I0(wbmem_rdata[7]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_23_17 )
);
defparam \core/mem_rdata_latched_23_s13 .INIT=16'h0007;
LUT4 \core/mem_rdata_latched_25_s11  (
	.I0(wbmem_rdata[9]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_25_15 )
);
defparam \core/mem_rdata_latched_25_s11 .INIT=16'h0007;
LUT4 \core/mem_rdata_latched_28_s11  (
	.I0(wbmem_rdata[12]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_28_16 )
);
defparam \core/mem_rdata_latched_28_s11 .INIT=16'h0007;
LUT4 \core/mem_rdata_latched_10_s16  (
	.I0(wbmem_rdata[10]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_10_21 )
);
defparam \core/mem_rdata_latched_10_s16 .INIT=16'h0007;
LUT4 \core/mem_rdata_latched_27_s13  (
	.I0(wbmem_rdata[11]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_27_17 )
);
defparam \core/mem_rdata_latched_27_s13 .INIT=16'h0007;
LUT4 \core/mem_rdata_latched_31_s8  (
	.I0(wbmem_rdata[15]),
	.I1(wbmem_ready),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_31_12 )
);
defparam \core/mem_rdata_latched_31_s8 .INIT=16'h0007;
LUT4 \core/n5752_s6  (
	.I0(\core/mem_16bit_buffer [14]),
	.I1(\core/mem_xfer_12 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/mem_la_secondword ),
	.F(\core/n5752_10 )
);
defparam \core/n5752_s6 .INIT=16'h5540;
LUT4 \core/n5332_s9  (
	.I0(\core/mem_xfer_12 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_16bit_buffer [13]),
	.F(\core/n5332_13 )
);
defparam \core/n5332_s9 .INIT=16'hF800;
LUT4 \core/n2226_s10  (
	.I0(\core/mem_16bit_buffer [8]),
	.I1(\core/mem_xfer_12 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/mem_la_secondword ),
	.F(\core/n2226_15 )
);
defparam \core/n2226_s10 .INIT=16'h5540;
LUT4 \core/mem_rdata_latched_10_s17  (
	.I0(\core/mem_xfer_12 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_16bit_buffer [10]),
	.F(\core/mem_rdata_latched_10_23 )
);
defparam \core/mem_rdata_latched_10_s17 .INIT=16'hF800;
LUT4 \core/mem_rdata_latched_11_s7  (
	.I0(\core/mem_xfer_12 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_16bit_buffer [11]),
	.F(\core/mem_rdata_latched_11_11 )
);
defparam \core/mem_rdata_latched_11_s7 .INIT=16'hF800;
LUT4 \core/mem_rdata_latched_12_s10  (
	.I0(\core/mem_xfer_12 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_16bit_buffer [12]),
	.F(\core/mem_rdata_latched_12_14 )
);
defparam \core/mem_rdata_latched_12_s10 .INIT=16'hF800;
LUT4 \core/n12690_s7  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [3]),
	.I3(\core/n12690_10 ),
	.F(\core/n12690_12 )
);
defparam \core/n12690_s7 .INIT=16'hB0FF;
LUT4 \core/n12688_s9  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [4]),
	.I3(\core/n12688_10 ),
	.F(\core/n12688_15 )
);
defparam \core/n12688_s9 .INIT=16'hB0FF;
LUT4 \core/n12686_s7  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [5]),
	.I3(\core/n12686_10 ),
	.F(\core/n12686_12 )
);
defparam \core/n12686_s7 .INIT=16'hB0FF;
LUT4 \core/n12682_s7  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [7]),
	.I3(\core/n12682_10 ),
	.F(\core/n12682_12 )
);
defparam \core/n12682_s7 .INIT=16'hB0FF;
LUT4 \core/n12674_s9  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [11]),
	.I3(\core/n12674_10 ),
	.F(\core/n12674_15 )
);
defparam \core/n12674_s9 .INIT=16'hB0FF;
LUT4 \core/n12670_s7  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [13]),
	.I3(\core/n12670_10 ),
	.F(\core/n12670_12 )
);
defparam \core/n12670_s7 .INIT=16'hB0FF;
LUT4 \core/n12666_s7  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [15]),
	.I3(\core/n12666_10 ),
	.F(\core/n12666_12 )
);
defparam \core/n12666_s7 .INIT=16'hB0FF;
LUT4 \core/n12664_s7  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [16]),
	.I3(\core/n12664_10 ),
	.F(\core/n12664_12 )
);
defparam \core/n12664_s7 .INIT=16'hB0FF;
LUT4 \core/n12662_s7  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [17]),
	.I3(\core/n12662_10 ),
	.F(\core/n12662_12 )
);
defparam \core/n12662_s7 .INIT=16'hB0FF;
LUT4 \core/n12658_s7  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [19]),
	.I3(\core/n12658_10 ),
	.F(\core/n12658_12 )
);
defparam \core/n12658_s7 .INIT=16'hB0FF;
LUT4 \core/n12656_s7  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [20]),
	.I3(\core/n12656_10 ),
	.F(\core/n12656_12 )
);
defparam \core/n12656_s7 .INIT=16'hB0FF;
LUT4 \core/n12652_s9  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [22]),
	.I3(\core/n12652_10 ),
	.F(\core/n12652_15 )
);
defparam \core/n12652_s9 .INIT=16'hB0FF;
LUT4 \core/n12640_s9  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [28]),
	.I3(\core/n12640_10 ),
	.F(\core/n12640_15 )
);
defparam \core/n12640_s9 .INIT=16'hB0FF;
LUT4 \core/n12638_s7  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [29]),
	.I3(\core/n12638_10 ),
	.F(\core/n12638_12 )
);
defparam \core/n12638_s7 .INIT=16'hB0FF;
LUT4 \core/n12634_s11  (
	.I0(\core/irq_state [1]),
	.I1(\core/n12634_12 ),
	.I2(\core/reg_next_pc [31]),
	.I3(\core/n12634_11 ),
	.F(\core/n12634_17 )
);
defparam \core/n12634_s11 .INIT=16'hB0FF;
LUT4 \core/n15367_s18  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14746_1 ),
	.I3(\core/n15367_17 ),
	.F(\core/n15367_23 )
);
defparam \core/n15367_s18 .INIT=16'h10FF;
LUT4 \core/n15365_s19  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14745_1 ),
	.I3(\core/n15365_17 ),
	.F(\core/n15365_24 )
);
defparam \core/n15365_s19 .INIT=16'h10FF;
LUT4 \core/n15363_s19  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14744_1 ),
	.I3(\core/n15363_17 ),
	.F(\core/n15363_24 )
);
defparam \core/n15363_s19 .INIT=16'h10FF;
LUT4 \core/n15361_s19  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14743_1 ),
	.I3(\core/n15361_17 ),
	.F(\core/n15361_24 )
);
defparam \core/n15361_s19 .INIT=16'h10FF;
LUT4 \core/n15359_s17  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14742_1 ),
	.I3(\core/n15359_17 ),
	.F(\core/n15359_22 )
);
defparam \core/n15359_s17 .INIT=16'h10FF;
LUT4 \core/n15357_s17  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14741_1 ),
	.I3(\core/n15357_17 ),
	.F(\core/n15357_22 )
);
defparam \core/n15357_s17 .INIT=16'h10FF;
LUT4 \core/n15355_s17  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14740_1 ),
	.I3(\core/n15355_17 ),
	.F(\core/n15355_22 )
);
defparam \core/n15355_s17 .INIT=16'h10FF;
LUT4 \core/n15351_s17  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14738_1 ),
	.I3(\core/n15351_17 ),
	.F(\core/n15351_22 )
);
defparam \core/n15351_s17 .INIT=16'h10FF;
LUT4 \core/n15349_s17  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14737_1 ),
	.I3(\core/n15349_17 ),
	.F(\core/n15349_22 )
);
defparam \core/n15349_s17 .INIT=16'h10FF;
LUT4 \core/n15347_s19  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14736_1 ),
	.I3(\core/n15347_17 ),
	.F(\core/n15347_25 )
);
defparam \core/n15347_s19 .INIT=16'h10FF;
LUT4 \core/n15343_s17  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14734_1 ),
	.I3(\core/n15343_17 ),
	.F(\core/n15343_22 )
);
defparam \core/n15343_s17 .INIT=16'h10FF;
LUT4 \core/n15341_s18  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14733_1 ),
	.I3(\core/n15341_17 ),
	.F(\core/n15341_23 )
);
defparam \core/n15341_s18 .INIT=16'h10FF;
LUT4 \core/n15339_s17  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14732_1 ),
	.I3(\core/n15339_17 ),
	.F(\core/n15339_22 )
);
defparam \core/n15339_s17 .INIT=16'h10FF;
LUT4 \core/n15337_s18  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14731_1 ),
	.I3(\core/n15337_17 ),
	.F(\core/n15337_23 )
);
defparam \core/n15337_s18 .INIT=16'h10FF;
LUT4 \core/n15335_s18  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14730_1 ),
	.I3(\core/n15335_17 ),
	.F(\core/n15335_23 )
);
defparam \core/n15335_s18 .INIT=16'h10FF;
LUT4 \core/n15329_s17  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14727_1 ),
	.I3(\core/n15329_17 ),
	.F(\core/n15329_22 )
);
defparam \core/n15329_s17 .INIT=16'h10FF;
LUT4 \core/n15327_s17  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14726_1 ),
	.I3(\core/n15327_17 ),
	.F(\core/n15327_22 )
);
defparam \core/n15327_s17 .INIT=16'h10FF;
LUT4 \core/n15325_s17  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14725_1 ),
	.I3(\core/n15325_17 ),
	.F(\core/n15325_22 )
);
defparam \core/n15325_s17 .INIT=16'h10FF;
LUT4 \core/n15321_s17  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14723_1 ),
	.I3(\core/n15321_17 ),
	.F(\core/n15321_22 )
);
defparam \core/n15321_s17 .INIT=16'h10FF;
LUT4 \core/n15319_s19  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14722_1 ),
	.I3(\core/n15319_17 ),
	.F(\core/n15319_25 )
);
defparam \core/n15319_s19 .INIT=16'h10FF;
LUT4 \core/n15317_s19  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14721_1 ),
	.I3(\core/n15317_17 ),
	.F(\core/n15317_25 )
);
defparam \core/n15317_s19 .INIT=16'h10FF;
LUT4 \core/n15315_s17  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14720_1 ),
	.I3(\core/n15315_17 ),
	.F(\core/n15315_22 )
);
defparam \core/n15315_s17 .INIT=16'h10FF;
LUT4 \core/n15313_s17  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14719_1 ),
	.I3(\core/n15313_17 ),
	.F(\core/n15313_22 )
);
defparam \core/n15313_s17 .INIT=16'h10FF;
LUT4 \core/n15311_s21  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14718_1 ),
	.I3(\core/n15311_17 ),
	.F(\core/n15311_27 )
);
defparam \core/n15311_s21 .INIT=16'h10FF;
LUT4 \core/n15309_s23  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14717_1 ),
	.I3(\core/n15309_17 ),
	.F(\core/n15309_29 )
);
defparam \core/n15309_s23 .INIT=16'h10FF;
LUT4 \core/n15307_s25  (
	.I0(\core/n15305_32 ),
	.I1(\core/n15305_30 ),
	.I2(\core/n14716_1 ),
	.I3(\core/n15307_18 ),
	.F(\core/n15307_31 )
);
defparam \core/n15307_s25 .INIT=16'h10FF;
LUT3 \core/n12434_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11948_171 ),
	.F(\core/n12434_7 )
);
defparam \core/n12434_s3 .INIT=8'hB0;
LUT3 \core/n12431_s4  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11945_171 ),
	.F(\core/n12431_8 )
);
defparam \core/n12431_s4 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_31_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11918_171 ),
	.F(\core/cpuregs_rs1_31_8 )
);
defparam \core/cpuregs_rs1_31_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_30_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11919_171 ),
	.F(\core/cpuregs_rs1_30_8 )
);
defparam \core/cpuregs_rs1_30_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_29_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11920_171 ),
	.F(\core/cpuregs_rs1_29_8 )
);
defparam \core/cpuregs_rs1_29_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_28_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11921_171 ),
	.F(\core/cpuregs_rs1_28_8 )
);
defparam \core/cpuregs_rs1_28_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_27_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11922_171 ),
	.F(\core/cpuregs_rs1_27_8 )
);
defparam \core/cpuregs_rs1_27_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_26_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11923_171 ),
	.F(\core/cpuregs_rs1_26_8 )
);
defparam \core/cpuregs_rs1_26_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_25_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11924_171 ),
	.F(\core/cpuregs_rs1_25_8 )
);
defparam \core/cpuregs_rs1_25_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_24_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11925_171 ),
	.F(\core/cpuregs_rs1_24_8 )
);
defparam \core/cpuregs_rs1_24_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_23_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11926_171 ),
	.F(\core/cpuregs_rs1_23_8 )
);
defparam \core/cpuregs_rs1_23_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_22_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11927_171 ),
	.F(\core/cpuregs_rs1_22_8 )
);
defparam \core/cpuregs_rs1_22_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_21_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11928_171 ),
	.F(\core/cpuregs_rs1_21_8 )
);
defparam \core/cpuregs_rs1_21_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_20_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11929_171 ),
	.F(\core/cpuregs_rs1_20_8 )
);
defparam \core/cpuregs_rs1_20_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_19_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11930_171 ),
	.F(\core/cpuregs_rs1_19_8 )
);
defparam \core/cpuregs_rs1_19_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_18_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11931_171 ),
	.F(\core/cpuregs_rs1_18_8 )
);
defparam \core/cpuregs_rs1_18_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_17_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11932_171 ),
	.F(\core/cpuregs_rs1_17_8 )
);
defparam \core/cpuregs_rs1_17_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_16_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11933_171 ),
	.F(\core/cpuregs_rs1_16_8 )
);
defparam \core/cpuregs_rs1_16_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_15_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11934_171 ),
	.F(\core/cpuregs_rs1_15_8 )
);
defparam \core/cpuregs_rs1_15_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_14_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11935_171 ),
	.F(\core/cpuregs_rs1_14_8 )
);
defparam \core/cpuregs_rs1_14_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_13_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11936_171 ),
	.F(\core/cpuregs_rs1_13_8 )
);
defparam \core/cpuregs_rs1_13_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_12_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11937_171 ),
	.F(\core/cpuregs_rs1_12_8 )
);
defparam \core/cpuregs_rs1_12_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_11_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11938_171 ),
	.F(\core/cpuregs_rs1_11_8 )
);
defparam \core/cpuregs_rs1_11_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_10_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11939_171 ),
	.F(\core/cpuregs_rs1_10_8 )
);
defparam \core/cpuregs_rs1_10_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_9_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11940_171 ),
	.F(\core/cpuregs_rs1_9_8 )
);
defparam \core/cpuregs_rs1_9_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_8_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11941_171 ),
	.F(\core/cpuregs_rs1_8_8 )
);
defparam \core/cpuregs_rs1_8_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_7_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11942_171 ),
	.F(\core/cpuregs_rs1_7_8 )
);
defparam \core/cpuregs_rs1_7_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_6_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11943_171 ),
	.F(\core/cpuregs_rs1_6_8 )
);
defparam \core/cpuregs_rs1_6_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_5_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11944_171 ),
	.F(\core/cpuregs_rs1_5_8 )
);
defparam \core/cpuregs_rs1_5_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_3_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11946_171 ),
	.F(\core/cpuregs_rs1_3_8 )
);
defparam \core/cpuregs_rs1_3_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_2_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11947_171 ),
	.F(\core/cpuregs_rs1_2_8 )
);
defparam \core/cpuregs_rs1_2_s3 .INIT=8'hB0;
LUT3 \core/cpuregs_rs1_0_s8  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/decoded_rs1 [5]),
	.I2(\core/n11949_171 ),
	.F(\core/cpuregs_rs1_0_13 )
);
defparam \core/cpuregs_rs1_0_s8 .INIT=8'hB0;
LUT4 \core/cpuregs_rs1_0_s9  (
	.I0(\core/decoded_rs2 [4]),
	.I1(\core/decoded_rs1 [4]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/decoded_rs [1]),
	.F(\core/cpuregs_rs1_0_15 )
);
defparam \core/cpuregs_rs1_0_s9 .INIT=16'h0053;
LUT4 \core/n12435_s1  (
	.I0(\core/cpuregs_rs1 [0]),
	.I1(\core/timer [0]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12435_5 )
);
defparam \core/n12435_s1 .INIT=16'hA333;
LUT4 \core/n12432_s3  (
	.I0(\core/n12432_6 ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12432_8 )
);
defparam \core/n12432_s3 .INIT=16'hCAAA;
LUT4 \core/n12430_s2  (
	.I0(\core/n12430_4 ),
	.I1(\core/cpuregs_rs1 [5]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12430_6 )
);
defparam \core/n12430_s2 .INIT=16'hCAAA;
LUT4 \core/n12428_s2  (
	.I0(\core/n12428_4 ),
	.I1(\core/cpuregs_rs1 [7]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12428_6 )
);
defparam \core/n12428_s2 .INIT=16'hCAAA;
LUT4 \core/n12427_s2  (
	.I0(\core/n12427_4 ),
	.I1(\core/cpuregs_rs1 [8]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12427_6 )
);
defparam \core/n12427_s2 .INIT=16'hCAAA;
LUT4 \core/n12424_s2  (
	.I0(\core/n12424_4 ),
	.I1(\core/cpuregs_rs1 [11]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12424_6 )
);
defparam \core/n12424_s2 .INIT=16'hCAAA;
LUT4 \core/n12422_s2  (
	.I0(\core/n12422_4 ),
	.I1(\core/cpuregs_rs1 [13]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12422_6 )
);
defparam \core/n12422_s2 .INIT=16'hCAAA;
LUT4 \core/n12420_s2  (
	.I0(\core/n12420_4 ),
	.I1(\core/cpuregs_rs1 [15]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12420_6 )
);
defparam \core/n12420_s2 .INIT=16'hCAAA;
LUT4 \core/n12419_s2  (
	.I0(\core/n12419_4 ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12419_6 )
);
defparam \core/n12419_s2 .INIT=16'hCAAA;
LUT4 \core/n12416_s2  (
	.I0(\core/n12416_4 ),
	.I1(\core/cpuregs_rs1 [19]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12416_6 )
);
defparam \core/n12416_s2 .INIT=16'hCAAA;
LUT4 \core/n12414_s2  (
	.I0(\core/n12414_4 ),
	.I1(\core/cpuregs_rs1 [21]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12414_6 )
);
defparam \core/n12414_s2 .INIT=16'hCAAA;
LUT4 \core/n12413_s2  (
	.I0(\core/n12413_4 ),
	.I1(\core/cpuregs_rs1 [22]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12413_6 )
);
defparam \core/n12413_s2 .INIT=16'hCAAA;
LUT4 \core/n12411_s2  (
	.I0(\core/n12411_4 ),
	.I1(\core/cpuregs_rs1 [24]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12411_6 )
);
defparam \core/n12411_s2 .INIT=16'hCAAA;
LUT4 \core/n12410_s3  (
	.I0(\core/n12410_4 ),
	.I1(\core/cpuregs_rs1 [25]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12410_7 )
);
defparam \core/n12410_s3 .INIT=16'hCAAA;
LUT4 \core/n12406_s2  (
	.I0(\core/n12406_4 ),
	.I1(\core/cpuregs_rs1 [29]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12406_6 )
);
defparam \core/n12406_s2 .INIT=16'hCAAA;
LUT4 \core/n15533_s18  (
	.I0(\core/instr_csrrs ),
	.I1(\core/instr_csrrc ),
	.I2(\core/instr_csrrsi ),
	.I3(\core/instr_csrrci ),
	.F(\core/n15533_27 )
);
defparam \core/n15533_s18 .INIT=16'h0001;
LUT4 \core/n5748_s2  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched_0_5 ),
	.I2(\core/mem_rdata_latched_0_6 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5748_6 )
);
defparam \core/n5748_s2 .INIT=16'h1055;
LUT4 \core/n5364_s3  (
	.I0(\core/mem_rdata_latched_0_5 ),
	.I1(\core/mem_rdata_latched_0_6 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/mem_rdata_latched [2]),
	.F(\core/n5364_8 )
);
defparam \core/n5364_s3 .INIT=16'hB000;
LUT4 \core/n5711_s2  (
	.I0(\core/mem_rdata_latched_0_5 ),
	.I1(\core/mem_rdata_latched_0_6 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n5306_10 ),
	.F(\core/n5711_6 )
);
defparam \core/n5711_s2 .INIT=16'h4F00;
LUT4 \core/mem_valid_s9  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/mem_do_rinst ),
	.I2(\core/mem_do_rdata ),
	.I3(\core/mem_do_wdata ),
	.F(\core/mem_valid_13 )
);
defparam \core/mem_valid_s9 .INIT=16'h0001;
LUT3 \core/n1952_s17  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/mem_do_rinst ),
	.I2(\core/n5306_5 ),
	.F(\core/n1952_22 )
);
defparam \core/n1952_s17 .INIT=8'hE0;
LUT4 \core/mem_la_addr_2_s1  (
	.I0(\core/n1608_1 ),
	.I1(\core/reg_op1 [2]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [2])
);
defparam \core/mem_la_addr_2_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_3_s1  (
	.I0(\core/n1607_1 ),
	.I1(\core/reg_op1 [3]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [3])
);
defparam \core/mem_la_addr_3_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_4_s1  (
	.I0(\core/n1606_1 ),
	.I1(\core/reg_op1 [4]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [4])
);
defparam \core/mem_la_addr_4_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_5_s1  (
	.I0(\core/n1605_1 ),
	.I1(\core/reg_op1 [5]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [5])
);
defparam \core/mem_la_addr_5_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_6_s1  (
	.I0(\core/n1604_1 ),
	.I1(\core/reg_op1 [6]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [6])
);
defparam \core/mem_la_addr_6_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_7_s1  (
	.I0(\core/n1603_1 ),
	.I1(\core/reg_op1 [7]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [7])
);
defparam \core/mem_la_addr_7_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_8_s1  (
	.I0(\core/n1602_1 ),
	.I1(\core/reg_op1 [8]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [8])
);
defparam \core/mem_la_addr_8_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_9_s1  (
	.I0(\core/n1601_1 ),
	.I1(\core/reg_op1 [9]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [9])
);
defparam \core/mem_la_addr_9_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_10_s1  (
	.I0(\core/n1600_1 ),
	.I1(\core/reg_op1 [10]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [10])
);
defparam \core/mem_la_addr_10_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_11_s1  (
	.I0(\core/n1599_1 ),
	.I1(\core/reg_op1 [11]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [11])
);
defparam \core/mem_la_addr_11_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_12_s1  (
	.I0(\core/n1598_1 ),
	.I1(\core/reg_op1 [12]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [12])
);
defparam \core/mem_la_addr_12_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_13_s1  (
	.I0(\core/n1597_1 ),
	.I1(\core/reg_op1 [13]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [13])
);
defparam \core/mem_la_addr_13_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_14_s1  (
	.I0(\core/n1596_1 ),
	.I1(\core/reg_op1 [14]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [14])
);
defparam \core/mem_la_addr_14_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_15_s1  (
	.I0(\core/n1595_1 ),
	.I1(\core/reg_op1 [15]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [15])
);
defparam \core/mem_la_addr_15_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_16_s1  (
	.I0(\core/n1594_1 ),
	.I1(\core/reg_op1 [16]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [16])
);
defparam \core/mem_la_addr_16_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_17_s1  (
	.I0(\core/n1593_1 ),
	.I1(\core/reg_op1 [17]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [17])
);
defparam \core/mem_la_addr_17_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_18_s1  (
	.I0(\core/n1592_1 ),
	.I1(\core/reg_op1 [18]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [18])
);
defparam \core/mem_la_addr_18_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_19_s1  (
	.I0(\core/n1591_1 ),
	.I1(\core/reg_op1 [19]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [19])
);
defparam \core/mem_la_addr_19_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_20_s1  (
	.I0(\core/n1590_1 ),
	.I1(\core/reg_op1 [20]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [20])
);
defparam \core/mem_la_addr_20_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_21_s1  (
	.I0(\core/n1589_1 ),
	.I1(\core/reg_op1 [21]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [21])
);
defparam \core/mem_la_addr_21_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_22_s1  (
	.I0(\core/n1588_1 ),
	.I1(\core/reg_op1 [22]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [22])
);
defparam \core/mem_la_addr_22_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_23_s1  (
	.I0(\core/n1587_1 ),
	.I1(\core/reg_op1 [23]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [23])
);
defparam \core/mem_la_addr_23_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_24_s1  (
	.I0(\core/n1586_1 ),
	.I1(\core/reg_op1 [24]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [24])
);
defparam \core/mem_la_addr_24_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_25_s1  (
	.I0(\core/n1585_1 ),
	.I1(\core/reg_op1 [25]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [25])
);
defparam \core/mem_la_addr_25_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_26_s1  (
	.I0(\core/n1584_1 ),
	.I1(\core/reg_op1 [26]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [26])
);
defparam \core/mem_la_addr_26_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_27_s1  (
	.I0(\core/n1583_1 ),
	.I1(\core/reg_op1 [27]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [27])
);
defparam \core/mem_la_addr_27_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_28_s1  (
	.I0(\core/n1582_1 ),
	.I1(\core/reg_op1 [28]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [28])
);
defparam \core/mem_la_addr_28_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_29_s1  (
	.I0(\core/n1581_1 ),
	.I1(\core/reg_op1 [29]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [29])
);
defparam \core/mem_la_addr_29_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_30_s1  (
	.I0(\core/n1580_1 ),
	.I1(\core/reg_op1 [30]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [30])
);
defparam \core/mem_la_addr_30_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_31_s1  (
	.I0(\core/n1579_1 ),
	.I1(\core/reg_op1 [31]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [31])
);
defparam \core/mem_la_addr_31_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_firstword_s3  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_do_prefetch ),
	.I2(\core/mem_do_rinst ),
	.I3(\core/mem_la_firstword_5 ),
	.F(\core/mem_la_firstword )
);
defparam \core/mem_la_firstword_s3 .INIT=16'h5400;
LUT4 \core/n5710_s10  (
	.I0(\core/n2227_8 ),
	.I1(\core/n2227_9 ),
	.I2(\core/mem_rdata_latched_0_5 ),
	.I3(\core/mem_rdata_latched_0_6 ),
	.F(\core/n5710_15 )
);
defparam \core/n5710_s10 .INIT=16'hB0BB;
LUT4 \core/n2222_s14  (
	.I0(\core/n5752_4 ),
	.I1(\core/n5753_4 ),
	.I2(\core/mem_rdata_latched_0_5 ),
	.I3(\core/mem_rdata_latched_0_6 ),
	.F(\core/n2222_18 )
);
defparam \core/n2222_s14 .INIT=16'hE0EE;
LUT4 \core/n2207_s18  (
	.I0(\core/n2207_15 ),
	.I1(\core/n2204_7 ),
	.I2(\core/mem_rdata_latched_0_5 ),
	.I3(\core/mem_rdata_latched_0_6 ),
	.F(\core/n2207_23 )
);
defparam \core/n2207_s18 .INIT=16'h0D00;
LUT3 \core/n5720_s4  (
	.I0(\core/n5719_10 ),
	.I1(\core/mem_rdata_latched_0_5 ),
	.I2(\core/mem_rdata_latched_0_6 ),
	.F(\core/n5720_8 )
);
defparam \core/n5720_s4 .INIT=8'h45;
LUT3 \core/n5712_s5  (
	.I0(\core/mem_rdata_latched_0_5 ),
	.I1(\core/mem_rdata_latched_0_6 ),
	.I2(\core/mem_rdata_latched [1]),
	.F(\core/n5712_9 )
);
defparam \core/n5712_s5 .INIT=8'h40;
LUT3 \core/n5708_s6  (
	.I0(\core/mem_rdata_latched_0_5 ),
	.I1(\core/mem_rdata_latched_0_6 ),
	.I2(\core/mem_rdata_latched [1]),
	.F(\core/n5708_10 )
);
defparam \core/n5708_s6 .INIT=8'h04;
LUT3 \core/n5707_s4  (
	.I0(\core/mem_rdata_latched_0_5 ),
	.I1(\core/mem_rdata_latched_0_6 ),
	.I2(\core/n2203_11 ),
	.F(\core/n5707_8 )
);
defparam \core/n5707_s4 .INIT=8'h40;
LUT3 \core/n2222_s16  (
	.I0(\core/mem_rdata_latched_0_5 ),
	.I1(\core/mem_rdata_latched_0_6 ),
	.I2(\core/n5710_7 ),
	.F(\core/n2222_22 )
);
defparam \core/n2222_s16 .INIT=8'hB0;
LUT4 \core/n2213_s7  (
	.I0(\core/n2212_7 ),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/mem_rdata_latched_0_5 ),
	.I3(\core/mem_rdata_latched_0_6 ),
	.F(\core/n2213_11 )
);
defparam \core/n2213_s7 .INIT=16'hB0BB;
LUT3 \core/n2207_s19  (
	.I0(\core/mem_rdata_latched_0_5 ),
	.I1(\core/mem_rdata_latched_0_6 ),
	.I2(\core/n1864_4 ),
	.F(\core/n2207_25 )
);
defparam \core/n2207_s19 .INIT=8'hB0;
LUT3 \core/n2207_s20  (
	.I0(\core/n1864_4 ),
	.I1(\core/mem_rdata_latched_0_5 ),
	.I2(\core/mem_rdata_latched_0_6 ),
	.F(\core/n2207_27 )
);
defparam \core/n2207_s20 .INIT=8'h45;
LUT4 \core/n5714_s7  (
	.I0(\core/n5407_3 ),
	.I1(\core/n1862_10 ),
	.I2(\core/mem_rdata_latched_0_5 ),
	.I3(\core/mem_rdata_latched_0_6 ),
	.F(\core/n5714_12 )
);
defparam \core/n5714_s7 .INIT=16'h4044;
LUT4 \core/n2221_s11  (
	.I0(\core/n5771_8 ),
	.I1(\core/mem_rdata_latched_0_5 ),
	.I2(\core/mem_rdata_latched_0_6 ),
	.I3(\core/n2221_17 ),
	.F(\core/n2221_15 )
);
defparam \core/n2221_s11 .INIT=16'h0075;
LUT4 \core/n2204_s12  (
	.I0(\core/n2204_7 ),
	.I1(\core/mem_rdata_latched_0_5 ),
	.I2(\core/mem_rdata_latched_0_6 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2204_18 )
);
defparam \core/n2204_s12 .INIT=16'hEF00;
LUT4 \core/n1952_s18  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/mem_rdata_latched_0_5 ),
	.I3(\core/mem_rdata_latched_0_6 ),
	.F(\core/n1952_24 )
);
defparam \core/n1952_s18 .INIT=16'h3533;
LUT4 \core/n12694_s7  (
	.I0(\core/cpuregs_wrdata_1_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12694_10 ),
	.F(\core/n12694_12 )
);
defparam \core/n12694_s7 .INIT=16'h80FF;
LUT4 \core/n12692_s7  (
	.I0(\core/cpuregs_wrdata_2_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12692_10 ),
	.F(\core/n12692_12 )
);
defparam \core/n12692_s7 .INIT=16'h80FF;
LUT4 \core/n12684_s7  (
	.I0(\core/cpuregs_wrdata_6_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12684_10 ),
	.F(\core/n12684_12 )
);
defparam \core/n12684_s7 .INIT=16'h80FF;
LUT4 \core/n12680_s7  (
	.I0(\core/cpuregs_wrdata_8_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12680_10 ),
	.F(\core/n12680_12 )
);
defparam \core/n12680_s7 .INIT=16'h80FF;
LUT4 \core/n12678_s7  (
	.I0(\core/cpuregs_wrdata_9_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12678_10 ),
	.F(\core/n12678_12 )
);
defparam \core/n12678_s7 .INIT=16'h80FF;
LUT4 \core/n12676_s7  (
	.I0(\core/cpuregs_wrdata_10_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12676_10 ),
	.F(\core/n12676_12 )
);
defparam \core/n12676_s7 .INIT=16'h80FF;
LUT4 \core/n12672_s7  (
	.I0(\core/cpuregs_wrdata_12_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12672_10 ),
	.F(\core/n12672_12 )
);
defparam \core/n12672_s7 .INIT=16'h80FF;
LUT4 \core/n12668_s7  (
	.I0(\core/cpuregs_wrdata_14_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12668_10 ),
	.F(\core/n12668_12 )
);
defparam \core/n12668_s7 .INIT=16'h80FF;
LUT4 \core/n12660_s7  (
	.I0(\core/cpuregs_wrdata_18_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12660_10 ),
	.F(\core/n12660_12 )
);
defparam \core/n12660_s7 .INIT=16'h80FF;
LUT4 \core/n12654_s7  (
	.I0(\core/cpuregs_wrdata_21_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12654_10 ),
	.F(\core/n12654_12 )
);
defparam \core/n12654_s7 .INIT=16'h80FF;
LUT4 \core/n12650_s7  (
	.I0(\core/cpuregs_wrdata_23_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12650_10 ),
	.F(\core/n12650_12 )
);
defparam \core/n12650_s7 .INIT=16'h80FF;
LUT4 \core/n12648_s7  (
	.I0(\core/cpuregs_wrdata_24_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12648_10 ),
	.F(\core/n12648_12 )
);
defparam \core/n12648_s7 .INIT=16'h80FF;
LUT4 \core/n12646_s7  (
	.I0(\core/cpuregs_wrdata_25_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12646_10 ),
	.F(\core/n12646_12 )
);
defparam \core/n12646_s7 .INIT=16'h80FF;
LUT4 \core/n12644_s7  (
	.I0(\core/cpuregs_wrdata_26_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12644_10 ),
	.F(\core/n12644_12 )
);
defparam \core/n12644_s7 .INIT=16'h80FF;
LUT4 \core/n12642_s7  (
	.I0(\core/cpuregs_wrdata_27_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12642_10 ),
	.F(\core/n12642_12 )
);
defparam \core/n12642_s7 .INIT=16'h80FF;
LUT4 \core/n12636_s7  (
	.I0(\core/cpuregs_wrdata_30_10 ),
	.I1(\core/latched_store ),
	.I2(\core/latched_branch ),
	.I3(\core/n12636_10 ),
	.F(\core/n12636_12 )
);
defparam \core/n12636_s7 .INIT=16'h80FF;
LUT4 \core/next_pc_2_s1  (
	.I0(\core/reg_out [2]),
	.I1(\core/reg_next_pc [2]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [2])
);
defparam \core/next_pc_2_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_3_s1  (
	.I0(\core/reg_out [3]),
	.I1(\core/reg_next_pc [3]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [3])
);
defparam \core/next_pc_3_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_4_s1  (
	.I0(\core/reg_out [4]),
	.I1(\core/reg_next_pc [4]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [4])
);
defparam \core/next_pc_4_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_5_s1  (
	.I0(\core/reg_out [5]),
	.I1(\core/reg_next_pc [5]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [5])
);
defparam \core/next_pc_5_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_6_s1  (
	.I0(\core/reg_out [6]),
	.I1(\core/reg_next_pc [6]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [6])
);
defparam \core/next_pc_6_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_7_s1  (
	.I0(\core/reg_out [7]),
	.I1(\core/reg_next_pc [7]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [7])
);
defparam \core/next_pc_7_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_8_s1  (
	.I0(\core/reg_out [8]),
	.I1(\core/reg_next_pc [8]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [8])
);
defparam \core/next_pc_8_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_9_s1  (
	.I0(\core/reg_out [9]),
	.I1(\core/reg_next_pc [9]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [9])
);
defparam \core/next_pc_9_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_10_s1  (
	.I0(\core/reg_out [10]),
	.I1(\core/reg_next_pc [10]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [10])
);
defparam \core/next_pc_10_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_11_s1  (
	.I0(\core/reg_out [11]),
	.I1(\core/reg_next_pc [11]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [11])
);
defparam \core/next_pc_11_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_12_s1  (
	.I0(\core/reg_out [12]),
	.I1(\core/reg_next_pc [12]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [12])
);
defparam \core/next_pc_12_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_13_s1  (
	.I0(\core/reg_out [13]),
	.I1(\core/reg_next_pc [13]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [13])
);
defparam \core/next_pc_13_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_14_s1  (
	.I0(\core/reg_out [14]),
	.I1(\core/reg_next_pc [14]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [14])
);
defparam \core/next_pc_14_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_15_s1  (
	.I0(\core/reg_out [15]),
	.I1(\core/reg_next_pc [15]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [15])
);
defparam \core/next_pc_15_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_16_s1  (
	.I0(\core/reg_out [16]),
	.I1(\core/reg_next_pc [16]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [16])
);
defparam \core/next_pc_16_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_17_s1  (
	.I0(\core/reg_out [17]),
	.I1(\core/reg_next_pc [17]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [17])
);
defparam \core/next_pc_17_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_18_s1  (
	.I0(\core/reg_out [18]),
	.I1(\core/reg_next_pc [18]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [18])
);
defparam \core/next_pc_18_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_19_s1  (
	.I0(\core/reg_out [19]),
	.I1(\core/reg_next_pc [19]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [19])
);
defparam \core/next_pc_19_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_20_s1  (
	.I0(\core/reg_out [20]),
	.I1(\core/reg_next_pc [20]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [20])
);
defparam \core/next_pc_20_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_21_s1  (
	.I0(\core/reg_out [21]),
	.I1(\core/reg_next_pc [21]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [21])
);
defparam \core/next_pc_21_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_22_s1  (
	.I0(\core/reg_out [22]),
	.I1(\core/reg_next_pc [22]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [22])
);
defparam \core/next_pc_22_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_23_s1  (
	.I0(\core/reg_out [23]),
	.I1(\core/reg_next_pc [23]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [23])
);
defparam \core/next_pc_23_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_24_s1  (
	.I0(\core/reg_out [24]),
	.I1(\core/reg_next_pc [24]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [24])
);
defparam \core/next_pc_24_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_25_s1  (
	.I0(\core/reg_out [25]),
	.I1(\core/reg_next_pc [25]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [25])
);
defparam \core/next_pc_25_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_26_s1  (
	.I0(\core/reg_out [26]),
	.I1(\core/reg_next_pc [26]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [26])
);
defparam \core/next_pc_26_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_27_s1  (
	.I0(\core/reg_out [27]),
	.I1(\core/reg_next_pc [27]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [27])
);
defparam \core/next_pc_27_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_28_s1  (
	.I0(\core/reg_out [28]),
	.I1(\core/reg_next_pc [28]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [28])
);
defparam \core/next_pc_28_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_29_s1  (
	.I0(\core/reg_out [29]),
	.I1(\core/reg_next_pc [29]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [29])
);
defparam \core/next_pc_29_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_30_s1  (
	.I0(\core/reg_out [30]),
	.I1(\core/reg_next_pc [30]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [30])
);
defparam \core/next_pc_30_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_31_s2  (
	.I0(\core/reg_out [31]),
	.I1(\core/reg_next_pc [31]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [31])
);
defparam \core/next_pc_31_s2 .INIT=16'hACCC;
LUT4 \core/n15363_s20  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n15363_26 )
);
defparam \core/n15363_s20 .INIT=16'hAAAC;
LUT4 \core/n15361_s20  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/reg_op1 [4]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n15361_26 )
);
defparam \core/n15361_s20 .INIT=16'hAAAC;
LUT4 \core/n15309_s24  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/instr_sll ),
	.I2(\core/instr_slli ),
	.I3(\core/n14428_24 ),
	.F(\core/n15309_31 )
);
defparam \core/n15309_s24 .INIT=16'h5700;
LUT4 \core/n14632_s2  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op1 [23]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14440_4 )
);
defparam \core/n14632_s2 .INIT=16'hCCCA;
LUT4 \core/n14633_s2  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op1 [22]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14442_4 )
);
defparam \core/n14633_s2 .INIT=16'hCCCA;
LUT4 \core/n14634_s2  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op1 [21]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14444_4 )
);
defparam \core/n14634_s2 .INIT=16'hCCCA;
LUT4 \core/n14635_s2  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op1 [20]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14446_4 )
);
defparam \core/n14635_s2 .INIT=16'hCCCA;
LUT4 \core/n14636_s2  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op1 [19]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14448_4 )
);
defparam \core/n14636_s2 .INIT=16'hCCCA;
LUT4 \core/n14637_s2  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op1 [18]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14450_4 )
);
defparam \core/n14637_s2 .INIT=16'hCCCA;
LUT4 \core/n14638_s2  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op1 [17]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14452_4 )
);
defparam \core/n14638_s2 .INIT=16'hCCCA;
LUT4 \core/n14639_s2  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op1 [16]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14454_4 )
);
defparam \core/n14639_s2 .INIT=16'hCCCA;
LUT4 \core/n14640_s2  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/reg_op1 [15]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14456_4 )
);
defparam \core/n14640_s2 .INIT=16'hCCCA;
LUT4 \core/n14641_s2  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/reg_op1 [14]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14458_4 )
);
defparam \core/n14641_s2 .INIT=16'hCCCA;
LUT4 \core/n14642_s2  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/reg_op1 [13]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14460_4 )
);
defparam \core/n14642_s2 .INIT=16'hCCCA;
LUT4 \core/n14462_s1  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op1 [12]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14462_4 )
);
defparam \core/n14462_s1 .INIT=16'hCCCA;
LUT4 \core/n14464_s1  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op1 [11]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14464_4 )
);
defparam \core/n14464_s1 .INIT=16'hCCCA;
LUT4 \core/n14645_s2  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/reg_op1 [10]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14466_4 )
);
defparam \core/n14645_s2 .INIT=16'hCCCA;
LUT4 \core/n14646_s2  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/reg_op1 [9]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14468_4 )
);
defparam \core/n14646_s2 .INIT=16'hCCCA;
LUT4 \core/n14647_s2  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op1 [8]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14470_4 )
);
defparam \core/n14647_s2 .INIT=16'hCCCA;
LUT4 \core/n14648_s2  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/reg_op1 [7]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14472_4 )
);
defparam \core/n14648_s2 .INIT=16'hCCCA;
LUT4 \core/n14649_s2  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14474_4 )
);
defparam \core/n14649_s2 .INIT=16'hCCCA;
LUT4 \core/n14650_s2  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op1 [5]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14476_4 )
);
defparam \core/n14650_s2 .INIT=16'hCCCA;
LUT4 \core/n14651_s2  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/reg_op1 [4]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14478_4 )
);
defparam \core/n14651_s2 .INIT=16'hCCCA;
LUT4 \core/n14652_s2  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14480_4 )
);
defparam \core/n14652_s2 .INIT=16'hCCCA;
LUT4 \core/n14653_s2  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op1 [2]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14482_4 )
);
defparam \core/n14653_s2 .INIT=16'hCCCA;
LUT4 \core/n14654_s2  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/reg_op1 [1]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14484_4 )
);
defparam \core/n14654_s2 .INIT=16'hCCCA;
LUT4 \core/n14655_s2  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op1 [0]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14486_4 )
);
defparam \core/n14655_s2 .INIT=16'hCCCA;
LUT4 \core/n14632_s1  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op1 [26]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14540_4 )
);
defparam \core/n14632_s1 .INIT=16'hCCCA;
LUT4 \core/n14633_s1  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op1 [25]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14542_4 )
);
defparam \core/n14633_s1 .INIT=16'hCCCA;
LUT4 \core/n14634_s1  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op1 [24]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14544_4 )
);
defparam \core/n14634_s1 .INIT=16'hCCCA;
LUT4 \core/n14635_s1  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op1 [23]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14546_4 )
);
defparam \core/n14635_s1 .INIT=16'hCCCA;
LUT4 \core/n14636_s1  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op1 [22]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14548_4 )
);
defparam \core/n14636_s1 .INIT=16'hCCCA;
LUT4 \core/n14637_s1  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/reg_op1 [21]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14550_4 )
);
defparam \core/n14637_s1 .INIT=16'hCCCA;
LUT4 \core/n14638_s1  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/reg_op1 [20]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14552_4 )
);
defparam \core/n14638_s1 .INIT=16'hCCCA;
LUT4 \core/n14639_s1  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/reg_op1 [19]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14554_4 )
);
defparam \core/n14639_s1 .INIT=16'hCCCA;
LUT4 \core/n14640_s1  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op1 [18]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14556_4 )
);
defparam \core/n14640_s1 .INIT=16'hCCCA;
LUT4 \core/n14641_s1  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op1 [17]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14558_4 )
);
defparam \core/n14641_s1 .INIT=16'hCCCA;
LUT4 \core/n14642_s1  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/reg_op1 [16]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14560_4 )
);
defparam \core/n14642_s1 .INIT=16'hCCCA;
LUT4 \core/n14562_s1  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/reg_op1 [15]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14562_4 )
);
defparam \core/n14562_s1 .INIT=16'hCCCA;
LUT4 \core/n14564_s1  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op1 [14]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14564_4 )
);
defparam \core/n14564_s1 .INIT=16'hCCCA;
LUT4 \core/n14645_s1  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/reg_op1 [13]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14566_4 )
);
defparam \core/n14645_s1 .INIT=16'hCCCA;
LUT4 \core/n14646_s1  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op1 [12]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14568_4 )
);
defparam \core/n14646_s1 .INIT=16'hCCCA;
LUT4 \core/n14647_s1  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op1 [11]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14570_4 )
);
defparam \core/n14647_s1 .INIT=16'hCCCA;
LUT4 \core/n14648_s1  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/reg_op1 [10]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14572_4 )
);
defparam \core/n14648_s1 .INIT=16'hCCCA;
LUT4 \core/n14649_s1  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/reg_op1 [9]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14574_4 )
);
defparam \core/n14649_s1 .INIT=16'hCCCA;
LUT4 \core/n14650_s1  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op1 [8]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14576_4 )
);
defparam \core/n14650_s1 .INIT=16'hCCCA;
LUT4 \core/n14651_s1  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/reg_op1 [7]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14578_4 )
);
defparam \core/n14651_s1 .INIT=16'hCCCA;
LUT4 \core/n14652_s1  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14580_4 )
);
defparam \core/n14652_s1 .INIT=16'hCCCA;
LUT4 \core/n14653_s1  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/reg_op1 [5]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14582_4 )
);
defparam \core/n14653_s1 .INIT=16'hCCCA;
LUT4 \core/n14654_s1  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/reg_op1 [4]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14584_4 )
);
defparam \core/n14654_s1 .INIT=16'hCCCA;
LUT4 \core/n14655_s1  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14586_4 )
);
defparam \core/n14655_s1 .INIT=16'hCCCA;
LUT4 \core/cpuregs_rs1_0_s10  (
	.I0(\core/decoded_rs1 [3]),
	.I1(\core/decoded_rs2 [3]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/decoded_rs [2]),
	.F(\core/cpuregs_rs1_0_17 )
);
defparam \core/cpuregs_rs1_0_s10 .INIT=16'h0035;
LUT4 \core/mem_rdata_latched_3_s6  (
	.I0(\core/n15224_15 ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_xfer_5 ),
	.I3(\core/mem_xfer_6 ),
	.F(\core/mem_rdata_latched_3_10 )
);
defparam \core/mem_rdata_latched_3_s6 .INIT=16'h5554;
LUT4 \core/mem_rdata_latched_26_s5  (
	.I0(mem_rdata[26]),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_xfer_5 ),
	.I3(\core/mem_xfer_6 ),
	.F(\core/mem_rdata_latched_26_9 )
);
defparam \core/mem_rdata_latched_26_s5 .INIT=16'h5554;
LUT4 \core/mem_rdata_latched_27_s14  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_xfer_5 ),
	.I3(\core/mem_xfer_6 ),
	.F(\core/mem_rdata_latched_27_19 )
);
defparam \core/mem_rdata_latched_27_s14 .INIT=16'hAAA8;
LUT4 \core/mem_rdata_latched_27_s15  (
	.I0(mem_rdata[27]),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_xfer_5 ),
	.I3(\core/mem_xfer_6 ),
	.F(\core/mem_rdata_latched_27_21 )
);
defparam \core/mem_rdata_latched_27_s15 .INIT=16'hAAA8;
LUT4 \core/mem_rdata_latched_30_s11  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_xfer_5 ),
	.I3(\core/mem_xfer_6 ),
	.F(\core/mem_rdata_latched_30_15 )
);
defparam \core/mem_rdata_latched_30_s11 .INIT=16'h5554;
LUT4 \core/mem_rdata_latched_30_s12  (
	.I0(\core/mem_rdata_latched_30_7 ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_xfer_5 ),
	.I3(\core/mem_xfer_6 ),
	.F(\core/mem_rdata_latched_30_17 )
);
defparam \core/mem_rdata_latched_30_s12 .INIT=16'h5554;
LUT4 \core/mem_rdata_q_11_s6  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/mem_xfer_6 ),
	.I3(\core/n2226_10 ),
	.F(\core/mem_rdata_q_11_12 )
);
defparam \core/mem_rdata_q_11_s6 .INIT=16'hFFFE;
LUT4 \core/mem_rdata_q_19_s4  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/mem_xfer_6 ),
	.I3(\core/n1860_8 ),
	.F(\core/mem_rdata_q_19_10 )
);
defparam \core/mem_rdata_q_19_s4 .INIT=16'hFFFE;
LUT4 \core/n21006_s2  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(\core/decoder_pseudo_trigger ),
	.I3(\core/decoder_trigger ),
	.F(\core/n21006_7 )
);
defparam \core/n21006_s2 .INIT=16'h7F77;
LUT4 \core/reg_op2_31_s5  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/reg_op2_31_11 )
);
defparam \core/reg_op2_31_s5 .INIT=16'h8880;
LUT4 \core/n23364_s4  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(\core/reg_pc [0]),
	.I3(\core/mem_do_rinst ),
	.F(\core/n23364_8 )
);
defparam \core/n23364_s4 .INIT=16'h8000;
LUT4 \core/mem_state_1_s10  (
	.I0(\core/mem_state_1_11 ),
	.I1(\core/mem_state_1_12 ),
	.I2(resetn_in),
	.I3(rstdly[15]),
	.F(\core/mem_state_1_16 )
);
defparam \core/mem_state_1_s10 .INIT=16'h4FFF;
LUT4 \core/reg_op1_31_s8  (
	.I0(\core/reg_op1_31_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(resetn_in),
	.I3(rstdly[15]),
	.F(\core/reg_op1_31_14 )
);
defparam \core/reg_op1_31_s8 .INIT=16'hD000;
LUT4 \core/n12130_s2  (
	.I0(\core/pcpi_div_wait ),
	.I1(resetn_in),
	.I2(rstdly[15]),
	.I3(\core/pcpi_valid ),
	.F(\core/n12130_6 )
);
defparam \core/n12130_s2 .INIT=16'hBFFF;
LUT3 \core/n23370_s1  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(\core/n23364_3 ),
	.F(\core/n23370_5 )
);
defparam \core/n23370_s1 .INIT=8'hF7;
LUT3 \core/n23188_s1  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n23188_5 )
);
defparam \core/n23188_s1 .INIT=8'h80;
LUT3 \core/n2306_s1  (
	.I0(\core/trap ),
	.I1(resetn_in),
	.I2(rstdly[15]),
	.F(\core/n2306_5 )
);
defparam \core/n2306_s1 .INIT=8'hBF;
LUT3 \core/mem_la_read_s3  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(\core/mem_la_read_4 ),
	.F(\core/mem_la_read )
);
defparam \core/mem_la_read_s3 .INIT=8'h08;
LUT3 \core/n11509_s13  (
	.I0(\core/n11509_19 ),
	.I1(\core/n11539_14 ),
	.I2(\core/n11501_18 ),
	.F(\core/n11509_21 )
);
defparam \core/n11509_s13 .INIT=8'h01;
LUT4 \core/n11473_s11  (
	.I0(\core/n11539_14 ),
	.I1(\core/n11501_18 ),
	.I2(wr_csr_nxt_Z[31]),
	.I3(\core/csr_mcause_30_11 ),
	.F(\core/n11473_18 )
);
defparam \core/n11473_s11 .INIT=16'hF0EE;
LUT3 \core/n12408_s2  (
	.I0(\core/timer [26]),
	.I1(\core/n12417_7 ),
	.I2(\core/n12409_5 ),
	.F(\core/n12408_6 )
);
defparam \core/n12408_s2 .INIT=8'h40;
LUT4 \core/n15409_s20  (
	.I0(\core/n15371_22 ),
	.I1(\core/n15409_25 ),
	.I2(\core/csr_mip_meip ),
	.I3(\core/n15409_17 ),
	.F(\core/n15409_27 )
);
defparam \core/n15409_s20 .INIT=16'h7F00;
LUT4 \core/n15409_s21  (
	.I0(\core/n15387_19 ),
	.I1(\core/n15409_25 ),
	.I2(\core/csr_mie_meie ),
	.I3(\core/n15425_21 ),
	.F(\core/n15409_29 )
);
defparam \core/n15409_s21 .INIT=16'h007F;
LUT4 \core/n5710_s11  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5359_11 ),
	.I2(\core/n2206_11 ),
	.I3(\core/n5712_9 ),
	.F(\core/n5710_17 )
);
defparam \core/n5710_s11 .INIT=16'h2000;
LUT4 \core/n5767_s4  (
	.I0(\core/n5306_10 ),
	.I1(\core/n5359_11 ),
	.I2(\core/n2206_11 ),
	.I3(\core/n5712_9 ),
	.F(\core/n5767_8 )
);
defparam \core/n5767_s4 .INIT=16'h2000;
LUT4 \core/csr_mcause_0_s3  (
	.I0(\core/csr_mcause_30_11 ),
	.I1(\core/n11539_7 ),
	.I2(\core/csr_mtval_31_11 ),
	.I3(\core/n11509_21 ),
	.F(\core/csr_mcause_0_9 )
);
defparam \core/csr_mcause_0_s3 .INIT=16'hFEFF;
LUT4 \core/n15305_s26  (
	.I0(\core/n15345_19 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/cpu_state.cpu_state_stmem ),
	.I3(\core/mem_do_prefetch ),
	.F(\core/n15305_34 )
);
defparam \core/n15305_s26 .INIT=16'hA800;
LUT4 \core/n15407_s16  (
	.I0(\core/decoded_csr [1]),
	.I1(\core/decoded_csr [11]),
	.I2(\core/n15375_28 ),
	.I3(\core/n15387_19 ),
	.F(\core/n15407_22 )
);
defparam \core/n15407_s16 .INIT=16'h1000;
LUT3 \core/n15371_s24  (
	.I0(\core/n15371_22 ),
	.I1(\core/decoded_csr [11]),
	.I2(\core/n15375_28 ),
	.F(\core/n15371_32 )
);
defparam \core/n15371_s24 .INIT=8'h20;
LUT4 \core/n15970_s8  (
	.I0(\core/decoder_trigger ),
	.I1(\core/do_waitirq ),
	.I2(\core/instr_waitirq ),
	.I3(\core/latched_compr_8 ),
	.F(\core/n15970_14 )
);
defparam \core/n15970_s8 .INIT=16'h1FFF;
LUT4 \core/n15158_s21  (
	.I0(\core/n15970_7 ),
	.I1(\core/decoder_trigger ),
	.I2(\core/do_waitirq ),
	.I3(\core/instr_waitirq ),
	.F(\core/n15158_27 )
);
defparam \core/n15158_s21 .INIT=16'h5400;
LUT4 \core/n13435_s5  (
	.I0(\core/decoder_trigger ),
	.I1(\core/do_waitirq ),
	.I2(\core/instr_waitirq ),
	.I3(\core/instr_jal ),
	.F(\core/n13435_9 )
);
defparam \core/n13435_s5 .INIT=16'h1F00;
LUT3 \core/n15170_s12  (
	.I0(\core/n23373_8 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n15170_14 ),
	.F(\core/n15170_17 )
);
defparam \core/n15170_s12 .INIT=8'hF4;
LUT4 \core/n5312_s6  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched_5_5 ),
	.I2(\core/mem_rdata_latched_5_6 ),
	.I3(\core/n5312_8 ),
	.F(\core/n5312_12 )
);
defparam \core/n5312_s6 .INIT=16'h0100;
LUT4 \core/mem_rdata_latched_2_s6  (
	.I0(\core/mem_rdata_latched_2_5 ),
	.I1(\core/mem_xfer_12 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/mem_rdata_latched_2_7 ),
	.F(\core/mem_rdata_latched [2])
);
defparam \core/mem_rdata_latched_2_s6 .INIT=16'h20FF;
LUT4 \core/n15377_s18  (
	.I0(\core/decoded_csr [11]),
	.I1(\core/decoded_csr [0]),
	.I2(\core/decoded_csr [1]),
	.I3(\core/n15375_28 ),
	.F(\core/n15377_24 )
);
defparam \core/n15377_s18 .INIT=16'h0100;
LUT4 \core/n2533_s8  (
	.I0(\core/mem_state [1]),
	.I1(\core/trap ),
	.I2(resetn_in),
	.I3(rstdly[15]),
	.F(\core/n2533_13 )
);
defparam \core/n2533_s8 .INIT=16'h1000;
LUT4 \core/n5324_s2  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched_5_5 ),
	.I2(\core/mem_rdata_latched_5_6 ),
	.I3(\core/n5364_8 ),
	.F(\core/n5324_6 )
);
defparam \core/n5324_s2 .INIT=16'h0200;
LUT4 \core/n15409_s22  (
	.I0(\core/n15371_22 ),
	.I1(\core/n15377_24 ),
	.I2(\core/csr_mscratch [11]),
	.I3(\core/n15409_21 ),
	.F(\core/n15409_31 )
);
defparam \core/n15409_s22 .INIT=16'h7F00;
LUT4 \core/n15421_s16  (
	.I0(\core/n15371_22 ),
	.I1(\core/n15377_24 ),
	.I2(\core/csr_mscratch [5]),
	.I3(\core/n15421_18 ),
	.F(\core/n15421_22 )
);
defparam \core/n15421_s16 .INIT=16'h7F00;
LUT4 \core/n5716_s4  (
	.I0(\core/n5407_3 ),
	.I1(\core/n1864_4 ),
	.I2(\core/mem_rdata_latched_0_5 ),
	.I3(\core/mem_rdata_latched_0_6 ),
	.F(\core/n5716_8 )
);
defparam \core/n5716_s4 .INIT=16'h1011;
LUT3 \core/n15178_s13  (
	.I0(\core/decoded_rd [1]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n23373_8 ),
	.F(\core/n15178_20 )
);
defparam \core/n15178_s13 .INIT=8'h80;
LUT3 \core/n15176_s13  (
	.I0(\core/decoded_rd [2]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n23373_8 ),
	.F(\core/n15176_20 )
);
defparam \core/n15176_s13 .INIT=8'h80;
LUT3 \core/n15174_s13  (
	.I0(\core/decoded_rd [3]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n23373_8 ),
	.F(\core/n15174_20 )
);
defparam \core/n15174_s13 .INIT=8'h80;
LUT3 \core/n15172_s13  (
	.I0(\core/decoded_rd [4]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n23373_8 ),
	.F(\core/n15172_20 )
);
defparam \core/n15172_s13 .INIT=8'h80;
LUT4 \core/n22964_s2  (
	.I0(\core/instr_waitirq ),
	.I1(\core/decoder_trigger ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/n23373_8 ),
	.F(\core/n22964_6 )
);
defparam \core/n22964_s2 .INIT=16'h4000;
LUT4 \core/n5708_s7  (
	.I0(\core/n5753_4 ),
	.I1(\core/mem_rdata_latched_0_5 ),
	.I2(\core/mem_rdata_latched_0_6 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5708_12 )
);
defparam \core/n5708_s7 .INIT=16'h0020;
LUT4 \core/n2221_s12  (
	.I0(\core/n5765_10 ),
	.I1(\core/mem_rdata_latched_0_5 ),
	.I2(\core/mem_rdata_latched_0_6 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2221_17 )
);
defparam \core/n2221_s12 .INIT=16'h0010;
LUT4 \core/n5863_s3  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [14]),
	.F(\core/n5863_8 )
);
defparam \core/n5863_s3 .INIT=16'h0800;
LUT4 \core/n5887_s1  (
	.I0(\core/is_lb_lh_lw_lbu_lhu ),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [14]),
	.F(\core/n5887_5 )
);
defparam \core/n5887_s1 .INIT=16'h0800;
LUT4 \core/n6064_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/n6015_8 ),
	.F(\core/n6064_5 )
);
defparam \core/n6064_s1 .INIT=16'h2000;
LUT4 \core/n5934_s2  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/n5943_4 ),
	.F(\core/n5934_6 )
);
defparam \core/n5934_s2 .INIT=16'h2000;
LUT4 \core/n6193_s8  (
	.I0(\core/n6217_10 ),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/is_sb_sh_sw ),
	.I3(\core/mem_rdata_q [31]),
	.F(\core/n6193_13 )
);
defparam \core/n6193_s8 .INIT=16'hFD00;
LUT4 \core/n2207_s21  (
	.I0(\core/n5714_14 ),
	.I1(\core/mem_rdata_latched_0_5 ),
	.I2(\core/mem_rdata_latched_0_6 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2207_29 )
);
defparam \core/n2207_s21 .INIT=16'h2000;
LUT4 \core/n15401_s18  (
	.I0(\core/wr_dcsr_ena_11 ),
	.I1(\core/decoded_csr [0]),
	.I2(\core/decoded_csr [1]),
	.I3(dcsr_r_42[12]),
	.F(\core/n15401_25 )
);
defparam \core/n15401_s18 .INIT=16'h0200;
LUT4 \core/n2204_s13  (
	.I0(\core/n5752_4 ),
	.I1(\core/n5332_13 ),
	.I2(\core/n5332_8 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2204_20 )
);
defparam \core/n2204_s13 .INIT=16'h5455;
LUT4 \core/latched_compr_s3  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/n23373_8 ),
	.F(\core/latched_compr_8 )
);
defparam \core/latched_compr_s3 .INIT=16'h8000;
LUT4 \core/mem_do_prefetch_s4  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/mem_do_prefetch_7 ),
	.F(\core/mem_do_prefetch_9 )
);
defparam \core/mem_do_prefetch_s4 .INIT=16'h8000;
LUT4 \core/n15323_s19  (
	.I0(\core/n15305_20 ),
	.I1(\core/n15922_18 ),
	.I2(\core/n15345_19 ),
	.I3(\core/reg_op1 [22]),
	.F(\core/n15323_24 )
);
defparam \core/n15323_s19 .INIT=16'hEF00;
LUT4 \core/n15331_s19  (
	.I0(\core/n15305_20 ),
	.I1(\core/n15922_18 ),
	.I2(\core/n15345_19 ),
	.I3(\core/reg_op1 [18]),
	.F(\core/n15331_25 )
);
defparam \core/n15331_s19 .INIT=16'hEF00;
LUT4 \core/n15333_s17  (
	.I0(\core/n15305_20 ),
	.I1(\core/n15922_18 ),
	.I2(\core/n15345_19 ),
	.I3(\core/reg_op1 [17]),
	.F(\core/n15333_22 )
);
defparam \core/n15333_s17 .INIT=16'hEF00;
LUT4 \core/n15353_s17  (
	.I0(\core/n15305_20 ),
	.I1(\core/n15922_18 ),
	.I2(\core/n15345_19 ),
	.I3(\core/reg_op1 [7]),
	.F(\core/n15353_22 )
);
defparam \core/n15353_s17 .INIT=16'hEF00;
LUT4 \core/n2203_s13  (
	.I0(\core/n1952_14 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/n1952_22 ),
	.I3(\core/n2203_12 ),
	.F(\core/n2203_19 )
);
defparam \core/n2203_s13 .INIT=16'hB000;
LUT4 \core/n1860_s4  (
	.I0(\core/n5772_8 ),
	.I1(\core/n1952_14 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/n1952_22 ),
	.F(\core/n1860_8 )
);
defparam \core/n1860_s4 .INIT=16'h8A00;
LUT4 \core/n2222_s17  (
	.I0(\core/n5332_13 ),
	.I1(\core/n5332_8 ),
	.I2(\core/mem_rdata_latched_0_5 ),
	.I3(\core/mem_rdata_latched_0_6 ),
	.F(\core/n2222_24 )
);
defparam \core/n2222_s17 .INIT=16'hE0EE;
LUT3 \core/n2207_s22  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/n5332_13 ),
	.I2(\core/n5332_8 ),
	.F(\core/n2207_31 )
);
defparam \core/n2207_s22 .INIT=8'h01;
LUT4 \core/n2206_s15  (
	.I0(\core/n5752_4 ),
	.I1(\core/n5332_13 ),
	.I2(\core/n5332_8 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2206_19 )
);
defparam \core/n2206_s15 .INIT=16'hAA03;
LUT3 \core/n5772_s7  (
	.I0(\core/n5332_13 ),
	.I1(\core/n5332_8 ),
	.I2(\core/n1864_4 ),
	.F(\core/n5772_11 )
);
defparam \core/n5772_s7 .INIT=8'hE0;
LUT4 \core/n5765_s6  (
	.I0(\core/n5752_4 ),
	.I1(\core/n5332_13 ),
	.I2(\core/n5332_8 ),
	.I3(\core/n1864_4 ),
	.F(\core/n5765_10 )
);
defparam \core/n5765_s6 .INIT=16'h0100;
LUT4 \core/n5719_s7  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5332_13 ),
	.I2(\core/n5332_8 ),
	.I3(\core/n5332_5 ),
	.F(\core/n5719_12 )
);
defparam \core/n5719_s7 .INIT=16'h00FE;
LUT3 \core/n5718_s4  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5332_13 ),
	.I2(\core/n5332_8 ),
	.F(\core/n5718_8 )
);
defparam \core/n5718_s4 .INIT=8'h01;
LUT3 \core/n5714_s8  (
	.I0(\core/n5332_13 ),
	.I1(\core/n5332_8 ),
	.I2(\core/n5752_4 ),
	.F(\core/n5714_14 )
);
defparam \core/n5714_s8 .INIT=8'h10;
LUT4 \core/n5708_s8  (
	.I0(\core/n5752_4 ),
	.I1(\core/n5707_5 ),
	.I2(\core/n5332_13 ),
	.I3(\core/n5332_8 ),
	.F(\core/n5708_14 )
);
defparam \core/n5708_s8 .INIT=16'h0001;
LUT4 \core/n2207_s23  (
	.I0(\core/n2222_11 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n5332_13 ),
	.I3(\core/n5332_8 ),
	.F(\core/n2207_33 )
);
defparam \core/n2207_s23 .INIT=16'hBBB0;
LUT3 \core/n5771_s4  (
	.I0(\core/n5332_13 ),
	.I1(\core/n5332_8 ),
	.I2(\core/n5752_4 ),
	.F(\core/n5771_8 )
);
defparam \core/n5771_s4 .INIT=8'h0E;
LUT4 \core/n2221_s13  (
	.I0(\core/n5332_13 ),
	.I1(\core/n5332_8 ),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_xfer ),
	.F(\core/n2221_19 )
);
defparam \core/n2221_s13 .INIT=16'h110F;
LUT4 \core/n5753_s2  (
	.I0(\core/n5332_13 ),
	.I1(\core/n5332_8 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n5416_5 ),
	.F(\core/n5753_6 )
);
defparam \core/n5753_s2 .INIT=16'hF0EE;
LUT4 \core/n15377_s19  (
	.I0(dpc_r[27]),
	.I1(\core/wr_dcsr_ena_11 ),
	.I2(\core/decoded_csr [1]),
	.I3(\core/decoded_csr [0]),
	.F(\core/n15377_26 )
);
defparam \core/n15377_s19 .INIT=16'h0800;
LUT4 \core/n15389_s15  (
	.I0(dpc_r[21]),
	.I1(\core/wr_dcsr_ena_11 ),
	.I2(\core/decoded_csr [1]),
	.I3(\core/decoded_csr [0]),
	.F(\core/n15389_21 )
);
defparam \core/n15389_s15 .INIT=16'h0800;
LUT4 \core/n15383_s19  (
	.I0(dpc_r[24]),
	.I1(\core/wr_dcsr_ena_11 ),
	.I2(\core/decoded_csr [1]),
	.I3(\core/decoded_csr [0]),
	.F(\core/n15383_27 )
);
defparam \core/n15383_s19 .INIT=16'h0800;
LUT4 \core/n15395_s15  (
	.I0(dpc_r[18]),
	.I1(\core/wr_dcsr_ena_11 ),
	.I2(\core/decoded_csr [1]),
	.I3(\core/decoded_csr [0]),
	.F(\core/n15395_21 )
);
defparam \core/n15395_s15 .INIT=16'h0800;
LUT4 \core/n15371_s25  (
	.I0(dpc_r[30]),
	.I1(\core/wr_dcsr_ena_11 ),
	.I2(\core/decoded_csr [1]),
	.I3(\core/decoded_csr [0]),
	.F(\core/n15371_34 )
);
defparam \core/n15371_s25 .INIT=16'h0800;
LUT4 \core/n15411_s18  (
	.I0(dpc_r[10]),
	.I1(\core/wr_dcsr_ena_11 ),
	.I2(\core/decoded_csr [1]),
	.I3(\core/decoded_csr [0]),
	.F(\core/n15411_25 )
);
defparam \core/n15411_s18 .INIT=16'h0800;
LUT4 \core/n15391_s17  (
	.I0(dscratch_r[20]),
	.I1(\core/wr_dcsr_ena_11 ),
	.I2(\core/decoded_csr [0]),
	.I3(\core/decoded_csr [1]),
	.F(\core/n15391_24 )
);
defparam \core/n15391_s17 .INIT=16'h0800;
LUT4 \core/n15533_s19  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[31]),
	.F(\core/n15533_29 )
);
defparam \core/n15533_s19 .INIT=16'hEF00;
LUT4 \core/n15535_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[30]),
	.F(\core/n15535_17 )
);
defparam \core/n15535_s11 .INIT=16'hEF00;
LUT4 \core/n15537_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[29]),
	.F(\core/n15537_17 )
);
defparam \core/n15537_s11 .INIT=16'hEF00;
LUT4 \core/n15539_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[28]),
	.F(\core/n15539_17 )
);
defparam \core/n15539_s11 .INIT=16'hEF00;
LUT4 \core/n15541_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[27]),
	.F(\core/n15541_17 )
);
defparam \core/n15541_s11 .INIT=16'hEF00;
LUT4 \core/n15543_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[26]),
	.F(\core/n15543_17 )
);
defparam \core/n15543_s11 .INIT=16'hEF00;
LUT4 \core/n15545_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[25]),
	.F(\core/n15545_17 )
);
defparam \core/n15545_s11 .INIT=16'hEF00;
LUT4 \core/n15547_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[24]),
	.F(\core/n15547_17 )
);
defparam \core/n15547_s11 .INIT=16'hEF00;
LUT4 \core/n15549_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[23]),
	.F(\core/n15549_17 )
);
defparam \core/n15549_s11 .INIT=16'hEF00;
LUT4 \core/n15551_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[22]),
	.F(\core/n15551_17 )
);
defparam \core/n15551_s11 .INIT=16'hEF00;
LUT4 \core/n15553_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[21]),
	.F(\core/n15553_17 )
);
defparam \core/n15553_s11 .INIT=16'hEF00;
LUT4 \core/n15555_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[20]),
	.F(\core/n15555_17 )
);
defparam \core/n15555_s11 .INIT=16'hEF00;
LUT4 \core/n15557_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[19]),
	.F(\core/n15557_17 )
);
defparam \core/n15557_s11 .INIT=16'hEF00;
LUT4 \core/n15559_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[18]),
	.F(\core/n15559_17 )
);
defparam \core/n15559_s11 .INIT=16'hEF00;
LUT4 \core/n15561_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[17]),
	.F(\core/n15561_17 )
);
defparam \core/n15561_s11 .INIT=16'hEF00;
LUT4 \core/n15563_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[16]),
	.F(\core/n15563_17 )
);
defparam \core/n15563_s11 .INIT=16'hEF00;
LUT4 \core/n15565_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[15]),
	.F(\core/n15565_17 )
);
defparam \core/n15565_s11 .INIT=16'hEF00;
LUT4 \core/n15567_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[14]),
	.F(\core/n15567_17 )
);
defparam \core/n15567_s11 .INIT=16'hEF00;
LUT4 \core/n15569_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[13]),
	.F(\core/n15569_17 )
);
defparam \core/n15569_s11 .INIT=16'hEF00;
LUT4 \core/n15571_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[12]),
	.F(\core/n15571_17 )
);
defparam \core/n15571_s11 .INIT=16'hEF00;
LUT4 \core/n15573_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[11]),
	.F(\core/n15573_17 )
);
defparam \core/n15573_s11 .INIT=16'hEF00;
LUT4 \core/n15575_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[10]),
	.F(\core/n15575_17 )
);
defparam \core/n15575_s11 .INIT=16'hEF00;
LUT4 \core/n15577_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[9]),
	.F(\core/n15577_17 )
);
defparam \core/n15577_s11 .INIT=16'hEF00;
LUT4 \core/n15579_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[8]),
	.F(\core/n15579_17 )
);
defparam \core/n15579_s11 .INIT=16'hEF00;
LUT4 \core/n15581_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[7]),
	.F(\core/n15581_17 )
);
defparam \core/n15581_s11 .INIT=16'hEF00;
LUT4 \core/n15583_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[6]),
	.F(\core/n15583_17 )
);
defparam \core/n15583_s11 .INIT=16'hEF00;
LUT4 \core/n15585_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[5]),
	.F(\core/n15585_17 )
);
defparam \core/n15585_s11 .INIT=16'hEF00;
LUT4 \core/n15587_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[4]),
	.F(\core/n15587_17 )
);
defparam \core/n15587_s11 .INIT=16'hEF00;
LUT4 \core/n15589_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[3]),
	.F(\core/n15589_17 )
);
defparam \core/n15589_s11 .INIT=16'hEF00;
LUT4 \core/n15591_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[2]),
	.F(\core/n15591_17 )
);
defparam \core/n15591_s11 .INIT=16'hEF00;
LUT4 \core/n15593_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[1]),
	.F(\core/n15593_17 )
);
defparam \core/n15593_s11 .INIT=16'hEF00;
LUT4 \core/n15595_s11  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15369_14 ),
	.I3(wr_csr_nxt_Z[0]),
	.F(\core/n15595_17 )
);
defparam \core/n15595_s11 .INIT=16'hEF00;
LUT4 \core/n12407_s2  (
	.I0(\core/timer [27]),
	.I1(\core/timer [26]),
	.I2(\core/n12417_7 ),
	.I3(\core/n12409_5 ),
	.F(\core/n12407_6 )
);
defparam \core/n12407_s2 .INIT=16'h1000;
LUT4 \core/n15335_s19  (
	.I0(\core/n14562_4 ),
	.I1(\core/n14462_4 ),
	.I2(\core/n14428_24 ),
	.I3(\core/n15331_23 ),
	.F(\core/n15335_25 )
);
defparam \core/n15335_s19 .INIT=16'hCA00;
LUT4 \core/n15337_s19  (
	.I0(\core/n14564_4 ),
	.I1(\core/n14464_4 ),
	.I2(\core/n14428_24 ),
	.I3(\core/n15331_23 ),
	.F(\core/n15337_25 )
);
defparam \core/n15337_s19 .INIT=16'hCA00;
LUT4 \core/n12098_s3  (
	.I0(\core/pcpi_timeout_counter [0]),
	.I1(\core/pcpi_timeout_counter [1]),
	.I2(\core/pcpi_timeout_counter [2]),
	.I3(\core/pcpi_timeout_counter [3]),
	.F(\core/n12098_11 )
);
defparam \core/n12098_s3 .INIT=16'h5554;
LUT4 \core/n12092_s2  (
	.I0(\core/pcpi_timeout_counter [0]),
	.I1(\core/pcpi_timeout_counter [1]),
	.I2(\core/pcpi_timeout_counter [2]),
	.I3(\core/pcpi_timeout_counter [3]),
	.F(\core/n12092_7 )
);
defparam \core/n12092_s2 .INIT=16'hFFFE;
LUT3 \core/n12265_s3  (
	.I0(\core/csr_cycleh [0]),
	.I1(\core/n12232_4 ),
	.I2(\core/n12232_5 ),
	.F(\core/n12265_7 )
);
defparam \core/n12265_s3 .INIT=8'h6A;
LUT2 \core/n12232_s11  (
	.I0(\core/n12232_4 ),
	.I1(\core/n12232_5 ),
	.F(\core/n12232_15 )
);
defparam \core/n12232_s11 .INIT=4'h8;
LUT4 \core/n12971_s3  (
	.I0(\core/csr_instreth [0]),
	.I1(\core/n22964_6 ),
	.I2(\core/n22998_4 ),
	.I3(\core/n22998_5 ),
	.F(\core/n12971_7 )
);
defparam \core/n12971_s3 .INIT=16'h6AAA;
LUT3 \core/n22998_s11  (
	.I0(\core/n22964_6 ),
	.I1(\core/n22998_4 ),
	.I2(\core/n22998_5 ),
	.F(\core/n22998_15 )
);
defparam \core/n22998_s11 .INIT=8'h80;
LUT4 \core/n12745_s3  (
	.I0(\core/irq_state [1]),
	.I1(\core/irq_state [0]),
	.I2(\core/n23373_8 ),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n12745_8 )
);
defparam \core/n12745_s3 .INIT=16'hA4AA;
LUT2 \core/n12745_s4  (
	.I0(\core/irq_state [1]),
	.I1(\core/irq_state [0]),
	.F(\core/n12745_10 )
);
defparam \core/n12745_s4 .INIT=4'h4;
LUT4 \core/n15195_s3  (
	.I0(\core/irq_state [1]),
	.I1(\core/irq_state [0]),
	.I2(\core/n23373_8 ),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15195_7 )
);
defparam \core/n15195_s3 .INIT=16'hC1CC;
LUT2 \core/n15195_s4  (
	.I0(\core/irq_state [1]),
	.I1(\core/irq_state [0]),
	.F(\core/n15195_9 )
);
defparam \core/n15195_s4 .INIT=4'h1;
LUT3 \core/n2209_s11  (
	.I0(\core/n1864_4 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n5752_4 ),
	.F(\core/n2209_15 )
);
defparam \core/n2209_s11 .INIT=8'h15;
DFFR \core/last_mem_valid_s0  (
	.D(\core/n1742_6 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/last_mem_valid )
);
defparam \core/last_mem_valid_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_31_s0  (
	.D(\core/n2203_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [31])
);
defparam \core/mem_rdata_q_31_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_30_s0  (
	.D(\core/n2204_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [30])
);
defparam \core/mem_rdata_q_30_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_29_s0  (
	.D(\core/n2205_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [29])
);
defparam \core/mem_rdata_q_29_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_28_s0  (
	.D(\core/n2206_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [28])
);
defparam \core/mem_rdata_q_28_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_27_s0  (
	.D(\core/n2207_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [27])
);
defparam \core/mem_rdata_q_27_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_26_s0  (
	.D(\core/n2208_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [26])
);
defparam \core/mem_rdata_q_26_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_25_s0  (
	.D(\core/n2209_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [25])
);
defparam \core/mem_rdata_q_25_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_24_s0  (
	.D(\core/n2210_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [24])
);
defparam \core/mem_rdata_q_24_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_23_s0  (
	.D(\core/n2211_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [23])
);
defparam \core/mem_rdata_q_23_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_22_s0  (
	.D(\core/n2212_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [22])
);
defparam \core/mem_rdata_q_22_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_21_s0  (
	.D(\core/n2213_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [21])
);
defparam \core/mem_rdata_q_21_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_20_s0  (
	.D(\core/n2214_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [20])
);
defparam \core/mem_rdata_q_20_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_14_s0  (
	.D(\core/n2220_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [14])
);
defparam \core/mem_rdata_q_14_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_13_s0  (
	.D(\core/n2221_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [13])
);
defparam \core/mem_rdata_q_13_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_12_s0  (
	.D(\core/n2222_3 ),
	.CLK(clk_in),
	.Q(\core/mem_rdata_q [12])
);
defparam \core/mem_rdata_q_12_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_6_s0  (
	.D(\core/mem_rdata_latched [6]),
	.CLK(clk_in),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [6])
);
defparam \core/mem_rdata_q_6_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_5_s0  (
	.D(\core/mem_rdata_latched [5]),
	.CLK(clk_in),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [5])
);
defparam \core/mem_rdata_q_5_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_4_s0  (
	.D(\core/mem_rdata_latched [4]),
	.CLK(clk_in),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [4])
);
defparam \core/mem_rdata_q_4_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_3_s0  (
	.D(\core/mem_rdata_latched [3]),
	.CLK(clk_in),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [3])
);
defparam \core/mem_rdata_q_3_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_2_s0  (
	.D(\core/mem_rdata_latched [2]),
	.CLK(clk_in),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [2])
);
defparam \core/mem_rdata_q_2_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_1_s0  (
	.D(\core/mem_rdata_latched [1]),
	.CLK(clk_in),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [1])
);
defparam \core/mem_rdata_q_1_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_0_s0  (
	.D(\core/mem_rdata_latched [0]),
	.CLK(clk_in),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [0])
);
defparam \core/mem_rdata_q_0_s0 .INIT=1'b0;
DFFRE \core/mem_la_secondword_s0  (
	.D(\core/mem_la_read ),
	.CLK(clk_in),
	.CE(\core/mem_la_secondword_6 ),
	.RESET(\core/n2306_5 ),
	.Q(\core/mem_la_secondword )
);
defparam \core/mem_la_secondword_s0 .INIT=1'b0;
DFFRE \core/prefetched_high_word_s0  (
	.D(\core/n2421_16 ),
	.CLK(clk_in),
	.CE(\core/prefetched_high_word_6 ),
	.RESET(\core/n19725_3 ),
	.Q(\core/prefetched_high_word )
);
defparam \core/prefetched_high_word_s0 .INIT=1'b0;
DFFE \core/mem_addr_31_s0  (
	.D(\core/mem_la_addr [31]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[31])
);
defparam \core/mem_addr_31_s0 .INIT=1'b0;
DFFE \core/mem_addr_30_s0  (
	.D(\core/mem_la_addr [30]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[30])
);
defparam \core/mem_addr_30_s0 .INIT=1'b0;
DFFE \core/mem_addr_29_s0  (
	.D(\core/mem_la_addr [29]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[29])
);
defparam \core/mem_addr_29_s0 .INIT=1'b0;
DFFE \core/mem_addr_28_s0  (
	.D(\core/mem_la_addr [28]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[28])
);
defparam \core/mem_addr_28_s0 .INIT=1'b0;
DFFE \core/mem_addr_27_s0  (
	.D(\core/mem_la_addr [27]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[27])
);
defparam \core/mem_addr_27_s0 .INIT=1'b0;
DFFE \core/mem_addr_26_s0  (
	.D(\core/mem_la_addr [26]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[26])
);
defparam \core/mem_addr_26_s0 .INIT=1'b0;
DFFE \core/mem_addr_25_s0  (
	.D(\core/mem_la_addr [25]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[25])
);
defparam \core/mem_addr_25_s0 .INIT=1'b0;
DFFE \core/mem_addr_24_s0  (
	.D(\core/mem_la_addr [24]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[24])
);
defparam \core/mem_addr_24_s0 .INIT=1'b0;
DFFE \core/mem_addr_23_s0  (
	.D(\core/mem_la_addr [23]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[23])
);
defparam \core/mem_addr_23_s0 .INIT=1'b0;
DFFE \core/mem_addr_22_s0  (
	.D(\core/mem_la_addr [22]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[22])
);
defparam \core/mem_addr_22_s0 .INIT=1'b0;
DFFE \core/mem_addr_21_s0  (
	.D(\core/mem_la_addr [21]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[21])
);
defparam \core/mem_addr_21_s0 .INIT=1'b0;
DFFE \core/mem_addr_20_s0  (
	.D(\core/mem_la_addr [20]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[20])
);
defparam \core/mem_addr_20_s0 .INIT=1'b0;
DFFE \core/mem_addr_19_s0  (
	.D(\core/mem_la_addr [19]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[19])
);
defparam \core/mem_addr_19_s0 .INIT=1'b0;
DFFE \core/mem_addr_18_s0  (
	.D(\core/mem_la_addr [18]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[18])
);
defparam \core/mem_addr_18_s0 .INIT=1'b0;
DFFE \core/mem_addr_17_s0  (
	.D(\core/mem_la_addr [17]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[17])
);
defparam \core/mem_addr_17_s0 .INIT=1'b0;
DFFE \core/mem_addr_16_s0  (
	.D(\core/mem_la_addr [16]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[16])
);
defparam \core/mem_addr_16_s0 .INIT=1'b0;
DFFE \core/mem_addr_15_s0  (
	.D(\core/mem_la_addr [15]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[15])
);
defparam \core/mem_addr_15_s0 .INIT=1'b0;
DFFE \core/mem_addr_14_s0  (
	.D(\core/mem_la_addr [14]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[14])
);
defparam \core/mem_addr_14_s0 .INIT=1'b0;
DFFE \core/mem_addr_13_s0  (
	.D(\core/mem_la_addr [13]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[13])
);
defparam \core/mem_addr_13_s0 .INIT=1'b0;
DFFE \core/mem_addr_12_s0  (
	.D(\core/mem_la_addr [12]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[12])
);
defparam \core/mem_addr_12_s0 .INIT=1'b0;
DFFE \core/mem_addr_11_s0  (
	.D(\core/mem_la_addr [11]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[11])
);
defparam \core/mem_addr_11_s0 .INIT=1'b0;
DFFE \core/mem_addr_10_s0  (
	.D(\core/mem_la_addr [10]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[10])
);
defparam \core/mem_addr_10_s0 .INIT=1'b0;
DFFE \core/mem_addr_9_s0  (
	.D(\core/mem_la_addr [9]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[9])
);
defparam \core/mem_addr_9_s0 .INIT=1'b0;
DFFE \core/mem_addr_8_s0  (
	.D(\core/mem_la_addr [8]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[8])
);
defparam \core/mem_addr_8_s0 .INIT=1'b0;
DFFE \core/mem_addr_7_s0  (
	.D(\core/mem_la_addr [7]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[7])
);
defparam \core/mem_addr_7_s0 .INIT=1'b0;
DFFE \core/mem_addr_6_s0  (
	.D(\core/mem_la_addr [6]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[6])
);
defparam \core/mem_addr_6_s0 .INIT=1'b0;
DFFE \core/mem_addr_5_s0  (
	.D(\core/mem_la_addr [5]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[5])
);
defparam \core/mem_addr_5_s0 .INIT=1'b0;
DFFE \core/mem_addr_4_s0  (
	.D(\core/mem_la_addr [4]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[4])
);
defparam \core/mem_addr_4_s0 .INIT=1'b0;
DFFE \core/mem_addr_3_s0  (
	.D(\core/mem_la_addr [3]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[3])
);
defparam \core/mem_addr_3_s0 .INIT=1'b0;
DFFE \core/mem_addr_2_s0  (
	.D(\core/mem_la_addr [2]),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.Q(mem_addr_Z[2])
);
defparam \core/mem_addr_2_s0 .INIT=1'b0;
DFFRE \core/mem_wstrb_3_s0  (
	.D(\core/n2317_3 ),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.RESET(\core/n2528_10 ),
	.Q(mem_wstrb_Z[3])
);
defparam \core/mem_wstrb_3_s0 .INIT=1'b0;
DFFRE \core/mem_wstrb_2_s0  (
	.D(\core/n2316_3 ),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.RESET(\core/n2528_10 ),
	.Q(mem_wstrb_Z[2])
);
defparam \core/mem_wstrb_2_s0 .INIT=1'b0;
DFFRE \core/mem_wstrb_1_s0  (
	.D(\core/n2315_3 ),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.RESET(\core/n2528_10 ),
	.Q(mem_wstrb_Z[1])
);
defparam \core/mem_wstrb_1_s0 .INIT=1'b0;
DFFRE \core/mem_wstrb_0_s0  (
	.D(\core/n2314_3 ),
	.CLK(clk_in),
	.CE(\core/n19598_3 ),
	.RESET(\core/n2528_10 ),
	.Q(mem_wstrb_Z[0])
);
defparam \core/mem_wstrb_0_s0 .INIT=1'b0;
DFFE \core/mem_wdata_31_s0  (
	.D(\core/mem_la_wdata [31]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[31])
);
defparam \core/mem_wdata_31_s0 .INIT=1'b0;
DFFE \core/mem_wdata_30_s0  (
	.D(\core/mem_la_wdata [30]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[30])
);
defparam \core/mem_wdata_30_s0 .INIT=1'b0;
DFFE \core/mem_wdata_29_s0  (
	.D(\core/mem_la_wdata [29]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[29])
);
defparam \core/mem_wdata_29_s0 .INIT=1'b0;
DFFE \core/mem_wdata_28_s0  (
	.D(\core/mem_la_wdata [28]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[28])
);
defparam \core/mem_wdata_28_s0 .INIT=1'b0;
DFFE \core/mem_wdata_27_s0  (
	.D(\core/mem_la_wdata [27]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[27])
);
defparam \core/mem_wdata_27_s0 .INIT=1'b0;
DFFE \core/mem_wdata_26_s0  (
	.D(\core/mem_la_wdata [26]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[26])
);
defparam \core/mem_wdata_26_s0 .INIT=1'b0;
DFFE \core/mem_wdata_25_s0  (
	.D(\core/mem_la_wdata [25]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[25])
);
defparam \core/mem_wdata_25_s0 .INIT=1'b0;
DFFE \core/mem_wdata_24_s0  (
	.D(\core/mem_la_wdata [24]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[24])
);
defparam \core/mem_wdata_24_s0 .INIT=1'b0;
DFFE \core/mem_wdata_23_s0  (
	.D(\core/mem_la_wdata [23]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[23])
);
defparam \core/mem_wdata_23_s0 .INIT=1'b0;
DFFE \core/mem_wdata_22_s0  (
	.D(\core/mem_la_wdata [22]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[22])
);
defparam \core/mem_wdata_22_s0 .INIT=1'b0;
DFFE \core/mem_wdata_21_s0  (
	.D(\core/mem_la_wdata [21]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[21])
);
defparam \core/mem_wdata_21_s0 .INIT=1'b0;
DFFE \core/mem_wdata_20_s0  (
	.D(\core/mem_la_wdata [20]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[20])
);
defparam \core/mem_wdata_20_s0 .INIT=1'b0;
DFFE \core/mem_wdata_19_s0  (
	.D(\core/mem_la_wdata [19]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[19])
);
defparam \core/mem_wdata_19_s0 .INIT=1'b0;
DFFE \core/mem_wdata_18_s0  (
	.D(\core/mem_la_wdata [18]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[18])
);
defparam \core/mem_wdata_18_s0 .INIT=1'b0;
DFFE \core/mem_wdata_17_s0  (
	.D(\core/mem_la_wdata [17]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[17])
);
defparam \core/mem_wdata_17_s0 .INIT=1'b0;
DFFE \core/mem_wdata_16_s0  (
	.D(\core/mem_la_wdata [16]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[16])
);
defparam \core/mem_wdata_16_s0 .INIT=1'b0;
DFFE \core/mem_wdata_15_s0  (
	.D(\core/mem_la_wdata [15]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[15])
);
defparam \core/mem_wdata_15_s0 .INIT=1'b0;
DFFE \core/mem_wdata_14_s0  (
	.D(\core/mem_la_wdata [14]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[14])
);
defparam \core/mem_wdata_14_s0 .INIT=1'b0;
DFFE \core/mem_wdata_13_s0  (
	.D(\core/mem_la_wdata [13]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[13])
);
defparam \core/mem_wdata_13_s0 .INIT=1'b0;
DFFE \core/mem_wdata_12_s0  (
	.D(\core/mem_la_wdata [12]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[12])
);
defparam \core/mem_wdata_12_s0 .INIT=1'b0;
DFFE \core/mem_wdata_11_s0  (
	.D(\core/mem_la_wdata [11]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[11])
);
defparam \core/mem_wdata_11_s0 .INIT=1'b0;
DFFE \core/mem_wdata_10_s0  (
	.D(\core/mem_la_wdata [10]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[10])
);
defparam \core/mem_wdata_10_s0 .INIT=1'b0;
DFFE \core/mem_wdata_9_s0  (
	.D(\core/mem_la_wdata [9]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[9])
);
defparam \core/mem_wdata_9_s0 .INIT=1'b0;
DFFE \core/mem_wdata_8_s0  (
	.D(\core/mem_la_wdata [8]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[8])
);
defparam \core/mem_wdata_8_s0 .INIT=1'b0;
DFFE \core/mem_wdata_7_s0  (
	.D(\core/reg_op2 [7]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[7])
);
defparam \core/mem_wdata_7_s0 .INIT=1'b0;
DFFE \core/mem_wdata_6_s0  (
	.D(\core/reg_op2 [6]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[6])
);
defparam \core/mem_wdata_6_s0 .INIT=1'b0;
DFFE \core/mem_wdata_5_s0  (
	.D(\core/reg_op2 [5]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[5])
);
defparam \core/mem_wdata_5_s0 .INIT=1'b0;
DFFE \core/mem_wdata_4_s0  (
	.D(\core/reg_op2 [4]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[4])
);
defparam \core/mem_wdata_4_s0 .INIT=1'b0;
DFFE \core/mem_wdata_3_s0  (
	.D(\core/reg_op2 [3]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[3])
);
defparam \core/mem_wdata_3_s0 .INIT=1'b0;
DFFE \core/mem_wdata_2_s0  (
	.D(\core/reg_op2 [2]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[2])
);
defparam \core/mem_wdata_2_s0 .INIT=1'b0;
DFFE \core/mem_wdata_1_s0  (
	.D(\core/reg_op2 [1]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[1])
);
defparam \core/mem_wdata_1_s0 .INIT=1'b0;
DFFE \core/mem_wdata_0_s0  (
	.D(\core/reg_op2 [0]),
	.CLK(clk_in),
	.CE(\core/n19724_3 ),
	.Q(mem_wdata_Z[0])
);
defparam \core/mem_wdata_0_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_15_s0  (
	.D(mem_rdata[31]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [15])
);
defparam \core/mem_16bit_buffer_15_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_14_s0  (
	.D(mem_rdata[30]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [14])
);
defparam \core/mem_16bit_buffer_14_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_13_s0  (
	.D(mem_rdata[29]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [13])
);
defparam \core/mem_16bit_buffer_13_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_12_s0  (
	.D(mem_rdata[28]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [12])
);
defparam \core/mem_16bit_buffer_12_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_11_s0  (
	.D(mem_rdata[27]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [11])
);
defparam \core/mem_16bit_buffer_11_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_10_s0  (
	.D(mem_rdata[26]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [10])
);
defparam \core/mem_16bit_buffer_10_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_9_s0  (
	.D(mem_rdata[25]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [9])
);
defparam \core/mem_16bit_buffer_9_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_8_s0  (
	.D(mem_rdata[24]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [8])
);
defparam \core/mem_16bit_buffer_8_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_7_s0  (
	.D(mem_rdata[23]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [7])
);
defparam \core/mem_16bit_buffer_7_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_6_s0  (
	.D(mem_rdata[22]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [6])
);
defparam \core/mem_16bit_buffer_6_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_5_s0  (
	.D(mem_rdata[21]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [5])
);
defparam \core/mem_16bit_buffer_5_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_4_s0  (
	.D(mem_rdata[20]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [4])
);
defparam \core/mem_16bit_buffer_4_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_3_s0  (
	.D(mem_rdata[19]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [3])
);
defparam \core/mem_16bit_buffer_3_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_2_s0  (
	.D(mem_rdata[18]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [2])
);
defparam \core/mem_16bit_buffer_2_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_1_s0  (
	.D(mem_rdata[17]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [1])
);
defparam \core/mem_16bit_buffer_1_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_0_s0  (
	.D(mem_rdata[16]),
	.CLK(clk_in),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [0])
);
defparam \core/mem_16bit_buffer_0_s0 .INIT=1'b0;
DFF \core/is_lui_auipc_jal_s0  (
	.D(\core/n5300_3 ),
	.CLK(clk_in),
	.Q(\core/is_lui_auipc_jal )
);
defparam \core/is_lui_auipc_jal_s0 .INIT=1'b0;
DFFR \core/is_lui_auipc_jal_jalr_addi_add_sub_s0  (
	.D(\core/n5301_3 ),
	.CLK(clk_in),
	.RESET(\core/n5851_3 ),
	.Q(\core/is_lui_auipc_jal_jalr_addi_add_sub )
);
defparam \core/is_lui_auipc_jal_jalr_addi_add_sub_s0 .INIT=1'b0;
DFF \core/is_slti_blt_slt_s0  (
	.D(\core/n5302_3 ),
	.CLK(clk_in),
	.Q(\core/is_slti_blt_slt )
);
defparam \core/is_slti_blt_slt_s0 .INIT=1'b0;
DFF \core/is_sltiu_bltu_sltu_s0  (
	.D(\core/n5303_3 ),
	.CLK(clk_in),
	.Q(\core/is_sltiu_bltu_sltu )
);
defparam \core/is_sltiu_bltu_sltu_s0 .INIT=1'b0;
DFF \core/is_lbu_lhu_lw_s0  (
	.D(\core/n5304_3 ),
	.CLK(clk_in),
	.Q(\core/is_lbu_lhu_lw )
);
defparam \core/is_lbu_lhu_lw_s0 .INIT=1'b0;
DFFR \core/is_compare_s0  (
	.D(\core/n5305_3 ),
	.CLK(clk_in),
	.RESET(\core/n21006_7 ),
	.Q(\core/is_compare )
);
defparam \core/is_compare_s0 .INIT=1'b0;
DFFSE \core/instr_lui_s0  (
	.D(\core/n5312_12 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.SET(\core/n5772_6 ),
	.Q(\core/instr_lui )
);
defparam \core/instr_lui_s0 .INIT=1'b1;
DFFE \core/instr_auipc_s0  (
	.D(\core/n5317_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/instr_auipc )
);
defparam \core/instr_auipc_s0 .INIT=1'b0;
DFFSE \core/instr_jal_s0  (
	.D(\core/n5324_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.SET(\core/n5771_5 ),
	.Q(\core/instr_jal )
);
defparam \core/instr_jal_s0 .INIT=1'b1;
DFFSE \core/instr_jalr_s0  (
	.D(\core/n5332_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.SET(\core/n5767_8 ),
	.Q(\core/instr_jalr )
);
defparam \core/instr_jalr_s0 .INIT=1'b1;
DFFE \core/instr_retirq_s0  (
	.D(\core/n5407_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/instr_retirq )
);
defparam \core/instr_retirq_s0 .INIT=1'b0;
DFFE \core/instr_waitirq_s0  (
	.D(\core/n5346_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/instr_waitirq )
);
defparam \core/instr_waitirq_s0 .INIT=1'b0;
DFFRE \core/instr_dret_s0  (
	.D(\core/n5359_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(n519_5),
	.Q(\core/instr_dret )
);
defparam \core/instr_dret_s0 .INIT=1'b0;
DFFRE \core/instr_fence_s0  (
	.D(\core/n5364_6 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(n519_5),
	.Q(\core/instr_fence )
);
defparam \core/instr_fence_s0 .INIT=1'b0;
DFFRE \core/is_beq_bne_blt_bge_bltu_bgeu_s0  (
	.D(\core/n5770_6 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(n519_5),
	.Q(\core/is_beq_bne_blt_bge_bltu_bgeu )
);
defparam \core/is_beq_bne_blt_bge_bltu_bgeu_s0 .INIT=1'b0;
DFFE \core/is_lb_lh_lw_lbu_lhu_s0  (
	.D(\core/n5766_6 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/is_lb_lh_lw_lbu_lhu )
);
defparam \core/is_lb_lh_lw_lbu_lhu_s0 .INIT=1'b0;
DFFSE \core/is_sb_sh_sw_s0  (
	.D(\core/n5376_6 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.SET(\core/n5769_9 ),
	.Q(\core/is_sb_sh_sw )
);
defparam \core/is_sb_sh_sw_s0 .INIT=1'b1;
DFFE \core/is_alu_reg_imm_s0  (
	.D(\core/n5765_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/is_alu_reg_imm )
);
defparam \core/is_alu_reg_imm_s0 .INIT=1'b0;
DFFE \core/is_alu_reg_reg_s0  (
	.D(\core/n5768_6 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/is_alu_reg_reg )
);
defparam \core/is_alu_reg_reg_s0 .INIT=1'b0;
DFFE \core/is_csr_ins_s0  (
	.D(\core/n5393_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/is_csr_ins )
);
defparam \core/is_csr_ins_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_31_s0  (
	.D(\core/n5735_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [31])
);
defparam \core/decoded_imm_uj_31_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_19_s0  (
	.D(\core/n5747_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [19])
);
defparam \core/decoded_imm_uj_19_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_18_s0  (
	.D(\core/n5748_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [18])
);
defparam \core/decoded_imm_uj_18_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_17_s0  (
	.D(\core/n5749_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [17])
);
defparam \core/decoded_imm_uj_17_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_16_s0  (
	.D(\core/n5750_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [16])
);
defparam \core/decoded_imm_uj_16_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_15_s0  (
	.D(\core/n5751_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [15])
);
defparam \core/decoded_imm_uj_15_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_14_s0  (
	.D(\core/n5752_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [14])
);
defparam \core/decoded_imm_uj_14_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_13_s0  (
	.D(\core/n5753_6 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [13])
);
defparam \core/decoded_imm_uj_13_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_12_s0  (
	.D(\core/mem_rdata_latched [12]),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [12])
);
defparam \core/decoded_imm_uj_12_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_11_s0  (
	.D(\core/n5754_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [11])
);
defparam \core/decoded_imm_uj_11_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_10_s0  (
	.D(\core/n5755_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [10])
);
defparam \core/decoded_imm_uj_10_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_9_s0  (
	.D(\core/n5756_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [9])
);
defparam \core/decoded_imm_uj_9_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_8_s0  (
	.D(\core/n5757_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [8])
);
defparam \core/decoded_imm_uj_8_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_7_s0  (
	.D(\core/n5758_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [7])
);
defparam \core/decoded_imm_uj_7_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_6_s0  (
	.D(\core/n5759_5 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [6])
);
defparam \core/decoded_imm_uj_6_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_5_s0  (
	.D(\core/n5760_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [5])
);
defparam \core/decoded_imm_uj_5_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_4_s0  (
	.D(\core/n5761_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [4])
);
defparam \core/decoded_imm_uj_4_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_3_s0  (
	.D(\core/n5762_5 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [3])
);
defparam \core/decoded_imm_uj_3_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_2_s0  (
	.D(\core/n5763_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [2])
);
defparam \core/decoded_imm_uj_2_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_1_s0  (
	.D(\core/n5764_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_imm_uj [1])
);
defparam \core/decoded_imm_uj_1_s0 .INIT=1'b0;
DFFE \core/decoded_rd_4_s0  (
	.D(\core/n5706_7 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rd [4])
);
defparam \core/decoded_rd_4_s0 .INIT=1'b0;
DFFE \core/decoded_rd_3_s0  (
	.D(\core/n5707_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rd [3])
);
defparam \core/decoded_rd_3_s0 .INIT=1'b0;
DFFE \core/decoded_rd_2_s0  (
	.D(\core/n5708_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rd [2])
);
defparam \core/decoded_rd_2_s0 .INIT=1'b0;
DFFE \core/decoded_rd_1_s0  (
	.D(\core/n5709_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rd [1])
);
defparam \core/decoded_rd_1_s0 .INIT=1'b0;
DFFE \core/decoded_rd_0_s0  (
	.D(\core/n5710_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rd [0])
);
defparam \core/decoded_rd_0_s0 .INIT=1'b0;
DFFRE \core/decoded_rs1_5_s0  (
	.D(\core/n5408_5 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_rs1 [5])
);
defparam \core/decoded_rs1_5_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_4_s0  (
	.D(\core/n5712_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rs1 [4])
);
defparam \core/decoded_rs1_4_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_3_s0  (
	.D(\core/n5713_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rs1 [3])
);
defparam \core/decoded_rs1_3_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_2_s0  (
	.D(\core/n5714_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rs1 [2])
);
defparam \core/decoded_rs1_2_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_1_s0  (
	.D(\core/n5715_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rs1 [1])
);
defparam \core/decoded_rs1_1_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_0_s0  (
	.D(\core/n5716_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rs1 [0])
);
defparam \core/decoded_rs1_0_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_4_s0  (
	.D(\core/n5718_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rs2 [4])
);
defparam \core/decoded_rs2_4_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_3_s0  (
	.D(\core/n5719_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rs2 [3])
);
defparam \core/decoded_rs2_3_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_2_s0  (
	.D(\core/n5720_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rs2 [2])
);
defparam \core/decoded_rs2_2_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_1_s0  (
	.D(\core/n5721_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rs2 [1])
);
defparam \core/decoded_rs2_1_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_0_s0  (
	.D(\core/n5722_3 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/decoded_rs2 [0])
);
defparam \core/decoded_rs2_0_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_11_s0  (
	.D(\core/mem_rdata_latched [31]),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [11])
);
defparam \core/decoded_csr_11_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_10_s0  (
	.D(\core/mem_rdata_latched [30]),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [10])
);
defparam \core/decoded_csr_10_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_9_s0  (
	.D(\core/mem_rdata_latched [29]),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [9])
);
defparam \core/decoded_csr_9_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_8_s0  (
	.D(\core/mem_rdata_latched [28]),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [8])
);
defparam \core/decoded_csr_8_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_7_s0  (
	.D(\core/mem_rdata_latched [27]),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [7])
);
defparam \core/decoded_csr_7_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_6_s0  (
	.D(\core/mem_rdata_latched [26]),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [6])
);
defparam \core/decoded_csr_6_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_5_s0  (
	.D(\core/mem_rdata_latched [25]),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [5])
);
defparam \core/decoded_csr_5_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_4_s0  (
	.D(\core/mem_rdata_latched [24]),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [4])
);
defparam \core/decoded_csr_4_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_3_s0  (
	.D(\core/mem_rdata_latched [23]),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [3])
);
defparam \core/decoded_csr_3_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_2_s0  (
	.D(\core/mem_rdata_latched [22]),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [2])
);
defparam \core/decoded_csr_2_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_1_s0  (
	.D(\core/mem_rdata_latched [21]),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [1])
);
defparam \core/decoded_csr_1_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_0_s0  (
	.D(\core/mem_rdata_latched [20]),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [0])
);
defparam \core/decoded_csr_0_s0 .INIT=1'b0;
DFFE \core/compressed_instr_s0  (
	.D(\core/n5416_5 ),
	.CLK(clk_in),
	.CE(\core/n5306_10 ),
	.Q(\core/compressed_instr )
);
defparam \core/compressed_instr_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_31_s0  (
	.D(\core/mem_rdata_q [31]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [31])
);
defparam \core/pcpi_insn_31_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_30_s0  (
	.D(\core/mem_rdata_q [30]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [30])
);
defparam \core/pcpi_insn_30_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_29_s0  (
	.D(\core/mem_rdata_q [29]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [29])
);
defparam \core/pcpi_insn_29_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_28_s0  (
	.D(\core/mem_rdata_q [28]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [28])
);
defparam \core/pcpi_insn_28_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_27_s0  (
	.D(\core/mem_rdata_q [27]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [27])
);
defparam \core/pcpi_insn_27_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_26_s0  (
	.D(\core/mem_rdata_q [26]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [26])
);
defparam \core/pcpi_insn_26_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_25_s0  (
	.D(\core/mem_rdata_q [25]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [25])
);
defparam \core/pcpi_insn_25_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_14_s0  (
	.D(\core/mem_rdata_q [14]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [14])
);
defparam \core/pcpi_insn_14_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_13_s0  (
	.D(\core/mem_rdata_q [13]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [13])
);
defparam \core/pcpi_insn_13_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_12_s0  (
	.D(\core/mem_rdata_q [12]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [12])
);
defparam \core/pcpi_insn_12_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_6_s0  (
	.D(\core/mem_rdata_q [6]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [6])
);
defparam \core/pcpi_insn_6_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_5_s0  (
	.D(\core/mem_rdata_q [5]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [5])
);
defparam \core/pcpi_insn_5_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_4_s0  (
	.D(\core/mem_rdata_q [4]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [4])
);
defparam \core/pcpi_insn_4_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_3_s0  (
	.D(\core/mem_rdata_q [3]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [3])
);
defparam \core/pcpi_insn_3_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_2_s0  (
	.D(\core/mem_rdata_q [2]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [2])
);
defparam \core/pcpi_insn_2_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_1_s0  (
	.D(\core/mem_rdata_q [1]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [1])
);
defparam \core/pcpi_insn_1_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_0_s0  (
	.D(\core/mem_rdata_q [0]),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [0])
);
defparam \core/pcpi_insn_0_s0 .INIT=1'b0;
DFFRE \core/instr_beq_s0  (
	.D(\core/n5853_6 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_beq )
);
defparam \core/instr_beq_s0 .INIT=1'b0;
DFFRE \core/instr_bne_s0  (
	.D(\core/n5856_6 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_bne )
);
defparam \core/instr_bne_s0 .INIT=1'b0;
DFFRE \core/instr_blt_s0  (
	.D(\core/n5859_6 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_blt )
);
defparam \core/instr_blt_s0 .INIT=1'b0;
DFFRE \core/instr_bge_s0  (
	.D(\core/n5863_8 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_bge )
);
defparam \core/instr_bge_s0 .INIT=1'b0;
DFFRE \core/instr_bltu_s0  (
	.D(\core/n5867_6 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_bltu )
);
defparam \core/instr_bltu_s0 .INIT=1'b0;
DFFRE \core/instr_bgeu_s0  (
	.D(\core/n5872_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_bgeu )
);
defparam \core/instr_bgeu_s0 .INIT=1'b0;
DFFE \core/instr_lb_s0  (
	.D(\core/n5874_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lb )
);
defparam \core/instr_lb_s0 .INIT=1'b0;
DFFE \core/instr_lh_s0  (
	.D(\core/n5877_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lh )
);
defparam \core/instr_lh_s0 .INIT=1'b0;
DFFE \core/instr_lw_s0  (
	.D(\core/n5880_6 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lw )
);
defparam \core/instr_lw_s0 .INIT=1'b0;
DFFE \core/instr_lbu_s0  (
	.D(\core/n5883_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lbu )
);
defparam \core/instr_lbu_s0 .INIT=1'b0;
DFFE \core/instr_lhu_s0  (
	.D(\core/n5887_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lhu )
);
defparam \core/instr_lhu_s0 .INIT=1'b0;
DFFE \core/instr_sb_s0  (
	.D(\core/n5889_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_sb )
);
defparam \core/instr_sb_s0 .INIT=1'b0;
DFFE \core/instr_sh_s0  (
	.D(\core/n5892_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_sh )
);
defparam \core/instr_sh_s0 .INIT=1'b0;
DFFE \core/instr_sw_s0  (
	.D(\core/n5895_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_sw )
);
defparam \core/instr_sw_s0 .INIT=1'b0;
DFFRE \core/instr_addi_s0  (
	.D(\core/n5897_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_addi )
);
defparam \core/instr_addi_s0 .INIT=1'b0;
DFFRE \core/instr_slti_s0  (
	.D(\core/n5900_8 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_slti )
);
defparam \core/instr_slti_s0 .INIT=1'b0;
DFFRE \core/instr_sltiu_s0  (
	.D(\core/n5904_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_sltiu )
);
defparam \core/instr_sltiu_s0 .INIT=1'b0;
DFFRE \core/instr_xori_s0  (
	.D(\core/n5907_7 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_xori )
);
defparam \core/instr_xori_s0 .INIT=1'b0;
DFFRE \core/instr_ori_s0  (
	.D(\core/n5911_7 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_ori )
);
defparam \core/instr_ori_s0 .INIT=1'b0;
DFFRE \core/instr_andi_s0  (
	.D(\core/n5916_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_andi )
);
defparam \core/instr_andi_s0 .INIT=1'b0;
DFFE \core/instr_slli_s0  (
	.D(\core/n5921_3 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_slli )
);
defparam \core/instr_slli_s0 .INIT=1'b0;
DFFE \core/instr_srli_s0  (
	.D(\core/n5927_3 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_srli )
);
defparam \core/instr_srli_s0 .INIT=1'b0;
DFFE \core/instr_srai_s0  (
	.D(\core/n5934_3 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_srai )
);
defparam \core/instr_srai_s0 .INIT=1'b0;
DFFRE \core/instr_add_s0  (
	.D(\core/n5938_6 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_add )
);
defparam \core/instr_add_s0 .INIT=1'b0;
DFFRE \core/instr_sub_s0  (
	.D(\core/n5943_3 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_sub )
);
defparam \core/instr_sub_s0 .INIT=1'b0;
DFFRE \core/instr_sll_s0  (
	.D(\core/n5948_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_sll )
);
defparam \core/instr_sll_s0 .INIT=1'b0;
DFFRE \core/instr_slt_s0  (
	.D(\core/n5953_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_slt )
);
defparam \core/instr_slt_s0 .INIT=1'b0;
DFFRE \core/instr_sltu_s0  (
	.D(\core/n5959_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_sltu )
);
defparam \core/instr_sltu_s0 .INIT=1'b0;
DFFRE \core/instr_xor_s0  (
	.D(\core/n5964_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_xor )
);
defparam \core/instr_xor_s0 .INIT=1'b0;
DFFRE \core/instr_srl_s0  (
	.D(\core/n5970_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_srl )
);
defparam \core/instr_srl_s0 .INIT=1'b0;
DFFRE \core/instr_sra_s0  (
	.D(\core/n5977_3 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_sra )
);
defparam \core/instr_sra_s0 .INIT=1'b0;
DFFRE \core/instr_or_s0  (
	.D(\core/n5983_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_or )
);
defparam \core/instr_or_s0 .INIT=1'b0;
DFFRE \core/instr_and_s0  (
	.D(\core/n5990_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_and )
);
defparam \core/instr_and_s0 .INIT=1'b0;
DFFE \core/instr_ecall_ebreak_s0  (
	.D(\core/n6005_3 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_ecall_ebreak )
);
defparam \core/instr_ecall_ebreak_s0 .INIT=1'b0;
DFFRE \core/instr_csrrc_s0  (
	.D(\core/n6015_10 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_csrrc )
);
defparam \core/instr_csrrc_s0 .INIT=1'b0;
DFFRE \core/instr_csrrci_s0  (
	.D(\core/n6026_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_csrrci )
);
defparam \core/instr_csrrci_s0 .INIT=1'b0;
DFFRE \core/instr_csrrs_s0  (
	.D(\core/n6035_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_csrrs )
);
defparam \core/instr_csrrs_s0 .INIT=1'b0;
DFFRE \core/instr_csrrsi_s0  (
	.D(\core/n6045_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_csrrsi )
);
defparam \core/instr_csrrsi_s0 .INIT=1'b0;
DFFRE \core/instr_csrrw_s0  (
	.D(\core/n6054_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_csrrw )
);
defparam \core/instr_csrrw_s0 .INIT=1'b0;
DFFRE \core/instr_csrrwi_s0  (
	.D(\core/n6064_5 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_csrrwi )
);
defparam \core/instr_csrrwi_s0 .INIT=1'b0;
DFFE \core/instr_getq_s0  (
	.D(\core/n6070_3 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_getq )
);
defparam \core/instr_getq_s0 .INIT=1'b0;
DFFE \core/instr_setq_s0  (
	.D(\core/n6077_6 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_setq )
);
defparam \core/instr_setq_s0 .INIT=1'b0;
DFFE \core/instr_maskirq_s0  (
	.D(\core/n6085_3 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_maskirq )
);
defparam \core/instr_maskirq_s0 .INIT=1'b0;
DFFE \core/instr_timer_s0  (
	.D(\core/n6093_3 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_timer )
);
defparam \core/instr_timer_s0 .INIT=1'b0;
DFFE \core/is_slli_srli_srai_s0  (
	.D(\core/n6110_3 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/is_slli_srli_srai )
);
defparam \core/is_slli_srli_srai_s0 .INIT=1'b0;
DFFE \core/is_jalr_addi_slti_sltiu_xori_ori_andi_s0  (
	.D(\core/n6128_3 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/is_jalr_addi_slti_sltiu_xori_ori_andi )
);
defparam \core/is_jalr_addi_slti_sltiu_xori_ori_andi_s0 .INIT=1'b0;
DFFE \core/is_sll_srl_sra_s0  (
	.D(\core/n6145_3 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/is_sll_srl_sra )
);
defparam \core/is_sll_srl_sra_s0 .INIT=1'b0;
DFFE \core/decoded_imm_31_s0  (
	.D(\core/n6157_12 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [31])
);
defparam \core/decoded_imm_31_s0 .INIT=1'b0;
DFFE \core/decoded_imm_30_s0  (
	.D(\core/n6160_13 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [30])
);
defparam \core/decoded_imm_30_s0 .INIT=1'b0;
DFFE \core/decoded_imm_29_s0  (
	.D(\core/n6163_11 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [29])
);
defparam \core/decoded_imm_29_s0 .INIT=1'b0;
DFFE \core/decoded_imm_28_s0  (
	.D(\core/n6166_11 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [28])
);
defparam \core/decoded_imm_28_s0 .INIT=1'b0;
DFFE \core/decoded_imm_27_s0  (
	.D(\core/n6169_11 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [27])
);
defparam \core/decoded_imm_27_s0 .INIT=1'b0;
DFFE \core/decoded_imm_26_s0  (
	.D(\core/n6172_11 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [26])
);
defparam \core/decoded_imm_26_s0 .INIT=1'b0;
DFFE \core/decoded_imm_25_s0  (
	.D(\core/n6175_11 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [25])
);
defparam \core/decoded_imm_25_s0 .INIT=1'b0;
DFFE \core/decoded_imm_24_s0  (
	.D(\core/n6178_11 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [24])
);
defparam \core/decoded_imm_24_s0 .INIT=1'b0;
DFFE \core/decoded_imm_23_s0  (
	.D(\core/n6181_11 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [23])
);
defparam \core/decoded_imm_23_s0 .INIT=1'b0;
DFFE \core/decoded_imm_22_s0  (
	.D(\core/n6184_11 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [22])
);
defparam \core/decoded_imm_22_s0 .INIT=1'b0;
DFFE \core/decoded_imm_21_s0  (
	.D(\core/n6187_11 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [21])
);
defparam \core/decoded_imm_21_s0 .INIT=1'b0;
DFFE \core/decoded_imm_20_s0  (
	.D(\core/n6190_11 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [20])
);
defparam \core/decoded_imm_20_s0 .INIT=1'b0;
DFFE \core/decoded_imm_19_s0  (
	.D(\core/n6193_9 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [19])
);
defparam \core/decoded_imm_19_s0 .INIT=1'b0;
DFFE \core/decoded_imm_18_s0  (
	.D(\core/n6196_9 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [18])
);
defparam \core/decoded_imm_18_s0 .INIT=1'b0;
DFFE \core/decoded_imm_17_s0  (
	.D(\core/n6199_9 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [17])
);
defparam \core/decoded_imm_17_s0 .INIT=1'b0;
DFFE \core/decoded_imm_16_s0  (
	.D(\core/n6202_9 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [16])
);
defparam \core/decoded_imm_16_s0 .INIT=1'b0;
DFFE \core/decoded_imm_15_s0  (
	.D(\core/n6205_9 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [15])
);
defparam \core/decoded_imm_15_s0 .INIT=1'b0;
DFFE \core/decoded_imm_14_s0  (
	.D(\core/n6208_9 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [14])
);
defparam \core/decoded_imm_14_s0 .INIT=1'b0;
DFFE \core/decoded_imm_13_s0  (
	.D(\core/n6211_9 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [13])
);
defparam \core/decoded_imm_13_s0 .INIT=1'b0;
DFFE \core/decoded_imm_12_s0  (
	.D(\core/n6214_9 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [12])
);
defparam \core/decoded_imm_12_s0 .INIT=1'b0;
DFFE \core/decoded_imm_11_s0  (
	.D(\core/n6217_9 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [11])
);
defparam \core/decoded_imm_11_s0 .INIT=1'b0;
DFFE \core/decoded_imm_10_s0  (
	.D(\core/n6220_10 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [10])
);
defparam \core/decoded_imm_10_s0 .INIT=1'b0;
DFFE \core/decoded_imm_9_s0  (
	.D(\core/n6223_10 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [9])
);
defparam \core/decoded_imm_9_s0 .INIT=1'b0;
DFFE \core/decoded_imm_8_s0  (
	.D(\core/n6226_10 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [8])
);
defparam \core/decoded_imm_8_s0 .INIT=1'b0;
DFFE \core/decoded_imm_7_s0  (
	.D(\core/n6229_10 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [7])
);
defparam \core/decoded_imm_7_s0 .INIT=1'b0;
DFFE \core/decoded_imm_6_s0  (
	.D(\core/n6232_10 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [6])
);
defparam \core/decoded_imm_6_s0 .INIT=1'b0;
DFFE \core/decoded_imm_5_s0  (
	.D(\core/n6235_10 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [5])
);
defparam \core/decoded_imm_5_s0 .INIT=1'b0;
DFFE \core/decoded_imm_4_s0  (
	.D(\core/n6238_10 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [4])
);
defparam \core/decoded_imm_4_s0 .INIT=1'b0;
DFFE \core/decoded_imm_3_s0  (
	.D(\core/n6241_10 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [3])
);
defparam \core/decoded_imm_3_s0 .INIT=1'b0;
DFFE \core/decoded_imm_2_s0  (
	.D(\core/n6244_10 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [2])
);
defparam \core/decoded_imm_2_s0 .INIT=1'b0;
DFFE \core/decoded_imm_1_s0  (
	.D(\core/n6247_10 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [1])
);
defparam \core/decoded_imm_1_s0 .INIT=1'b0;
DFFE \core/decoded_imm_0_s0  (
	.D(\core/n6249_10 ),
	.CLK(clk_in),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [0])
);
defparam \core/decoded_imm_0_s0 .INIT=1'b0;
DFFSE \core/clear_prefetched_high_word_q_s0  (
	.D(GND),
	.CLK(clk_in),
	.CE(\core/clear_prefetched_high_word_q_7 ),
	.SET(\core/n7354_5 ),
	.Q(\core/clear_prefetched_high_word_q )
);
defparam \core/clear_prefetched_high_word_q_s0 .INIT=1'b1;
DFFE \core/cpuregs[0]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [31])
);
defparam \core/cpuregs[0]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [30])
);
defparam \core/cpuregs[0]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [29])
);
defparam \core/cpuregs[0]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [28])
);
defparam \core/cpuregs[0]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [27])
);
defparam \core/cpuregs[0]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [26])
);
defparam \core/cpuregs[0]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [25])
);
defparam \core/cpuregs[0]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [24])
);
defparam \core/cpuregs[0]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [23])
);
defparam \core/cpuregs[0]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [22])
);
defparam \core/cpuregs[0]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [21])
);
defparam \core/cpuregs[0]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [20])
);
defparam \core/cpuregs[0]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [19])
);
defparam \core/cpuregs[0]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [18])
);
defparam \core/cpuregs[0]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [17])
);
defparam \core/cpuregs[0]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [16])
);
defparam \core/cpuregs[0]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [15])
);
defparam \core/cpuregs[0]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [14])
);
defparam \core/cpuregs[0]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [13])
);
defparam \core/cpuregs[0]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [12])
);
defparam \core/cpuregs[0]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [11])
);
defparam \core/cpuregs[0]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [10])
);
defparam \core/cpuregs[0]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [9])
);
defparam \core/cpuregs[0]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [8])
);
defparam \core/cpuregs[0]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [7])
);
defparam \core/cpuregs[0]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [6])
);
defparam \core/cpuregs[0]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [5])
);
defparam \core/cpuregs[0]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [4])
);
defparam \core/cpuregs[0]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [3])
);
defparam \core/cpuregs[0]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [2])
);
defparam \core/cpuregs[0]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [1])
);
defparam \core/cpuregs[0]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(GND),
	.Q(\core/cpuregs[0] [0])
);
defparam \core/cpuregs[0]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [31])
);
defparam \core/cpuregs[1]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [30])
);
defparam \core/cpuregs[1]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [29])
);
defparam \core/cpuregs[1]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [28])
);
defparam \core/cpuregs[1]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [27])
);
defparam \core/cpuregs[1]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [26])
);
defparam \core/cpuregs[1]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [25])
);
defparam \core/cpuregs[1]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [24])
);
defparam \core/cpuregs[1]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [23])
);
defparam \core/cpuregs[1]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [22])
);
defparam \core/cpuregs[1]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [21])
);
defparam \core/cpuregs[1]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [20])
);
defparam \core/cpuregs[1]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [19])
);
defparam \core/cpuregs[1]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [18])
);
defparam \core/cpuregs[1]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [17])
);
defparam \core/cpuregs[1]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [16])
);
defparam \core/cpuregs[1]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [15])
);
defparam \core/cpuregs[1]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [14])
);
defparam \core/cpuregs[1]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [13])
);
defparam \core/cpuregs[1]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [12])
);
defparam \core/cpuregs[1]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [11])
);
defparam \core/cpuregs[1]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [10])
);
defparam \core/cpuregs[1]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [9])
);
defparam \core/cpuregs[1]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [8])
);
defparam \core/cpuregs[1]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [7])
);
defparam \core/cpuregs[1]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [6])
);
defparam \core/cpuregs[1]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [5])
);
defparam \core/cpuregs[1]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [4])
);
defparam \core/cpuregs[1]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [3])
);
defparam \core/cpuregs[1]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [2])
);
defparam \core/cpuregs[1]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [1])
);
defparam \core/cpuregs[1]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21128_8 ),
	.Q(\core/cpuregs[1] [0])
);
defparam \core/cpuregs[1]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [31])
);
defparam \core/cpuregs[2]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [30])
);
defparam \core/cpuregs[2]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [29])
);
defparam \core/cpuregs[2]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [28])
);
defparam \core/cpuregs[2]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [27])
);
defparam \core/cpuregs[2]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [26])
);
defparam \core/cpuregs[2]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [25])
);
defparam \core/cpuregs[2]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [24])
);
defparam \core/cpuregs[2]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [23])
);
defparam \core/cpuregs[2]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [22])
);
defparam \core/cpuregs[2]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [21])
);
defparam \core/cpuregs[2]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [20])
);
defparam \core/cpuregs[2]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [19])
);
defparam \core/cpuregs[2]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [18])
);
defparam \core/cpuregs[2]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [17])
);
defparam \core/cpuregs[2]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [16])
);
defparam \core/cpuregs[2]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [15])
);
defparam \core/cpuregs[2]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [14])
);
defparam \core/cpuregs[2]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [13])
);
defparam \core/cpuregs[2]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [12])
);
defparam \core/cpuregs[2]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [11])
);
defparam \core/cpuregs[2]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [10])
);
defparam \core/cpuregs[2]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [9])
);
defparam \core/cpuregs[2]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [8])
);
defparam \core/cpuregs[2]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [7])
);
defparam \core/cpuregs[2]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [6])
);
defparam \core/cpuregs[2]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [5])
);
defparam \core/cpuregs[2]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [4])
);
defparam \core/cpuregs[2]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [3])
);
defparam \core/cpuregs[2]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [2])
);
defparam \core/cpuregs[2]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [1])
);
defparam \core/cpuregs[2]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21160_6 ),
	.Q(\core/cpuregs[2] [0])
);
defparam \core/cpuregs[2]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [31])
);
defparam \core/cpuregs[3]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [30])
);
defparam \core/cpuregs[3]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [29])
);
defparam \core/cpuregs[3]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [28])
);
defparam \core/cpuregs[3]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [27])
);
defparam \core/cpuregs[3]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [26])
);
defparam \core/cpuregs[3]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [25])
);
defparam \core/cpuregs[3]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [24])
);
defparam \core/cpuregs[3]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [23])
);
defparam \core/cpuregs[3]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [22])
);
defparam \core/cpuregs[3]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [21])
);
defparam \core/cpuregs[3]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [20])
);
defparam \core/cpuregs[3]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [19])
);
defparam \core/cpuregs[3]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [18])
);
defparam \core/cpuregs[3]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [17])
);
defparam \core/cpuregs[3]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [16])
);
defparam \core/cpuregs[3]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [15])
);
defparam \core/cpuregs[3]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [14])
);
defparam \core/cpuregs[3]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [13])
);
defparam \core/cpuregs[3]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [12])
);
defparam \core/cpuregs[3]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [11])
);
defparam \core/cpuregs[3]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [10])
);
defparam \core/cpuregs[3]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [9])
);
defparam \core/cpuregs[3]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [8])
);
defparam \core/cpuregs[3]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [7])
);
defparam \core/cpuregs[3]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [6])
);
defparam \core/cpuregs[3]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [5])
);
defparam \core/cpuregs[3]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [4])
);
defparam \core/cpuregs[3]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [3])
);
defparam \core/cpuregs[3]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [2])
);
defparam \core/cpuregs[3]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [1])
);
defparam \core/cpuregs[3]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21192_6 ),
	.Q(\core/cpuregs[3] [0])
);
defparam \core/cpuregs[3]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [31])
);
defparam \core/cpuregs[4]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [30])
);
defparam \core/cpuregs[4]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [29])
);
defparam \core/cpuregs[4]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [28])
);
defparam \core/cpuregs[4]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [27])
);
defparam \core/cpuregs[4]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [26])
);
defparam \core/cpuregs[4]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [25])
);
defparam \core/cpuregs[4]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [24])
);
defparam \core/cpuregs[4]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [23])
);
defparam \core/cpuregs[4]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [22])
);
defparam \core/cpuregs[4]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [21])
);
defparam \core/cpuregs[4]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [20])
);
defparam \core/cpuregs[4]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [19])
);
defparam \core/cpuregs[4]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [18])
);
defparam \core/cpuregs[4]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [17])
);
defparam \core/cpuregs[4]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [16])
);
defparam \core/cpuregs[4]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [15])
);
defparam \core/cpuregs[4]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [14])
);
defparam \core/cpuregs[4]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [13])
);
defparam \core/cpuregs[4]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [12])
);
defparam \core/cpuregs[4]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [11])
);
defparam \core/cpuregs[4]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [10])
);
defparam \core/cpuregs[4]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [9])
);
defparam \core/cpuregs[4]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [8])
);
defparam \core/cpuregs[4]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [7])
);
defparam \core/cpuregs[4]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [6])
);
defparam \core/cpuregs[4]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [5])
);
defparam \core/cpuregs[4]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [4])
);
defparam \core/cpuregs[4]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [3])
);
defparam \core/cpuregs[4]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [2])
);
defparam \core/cpuregs[4]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [1])
);
defparam \core/cpuregs[4]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21224_6 ),
	.Q(\core/cpuregs[4] [0])
);
defparam \core/cpuregs[4]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [31])
);
defparam \core/cpuregs[5]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [30])
);
defparam \core/cpuregs[5]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [29])
);
defparam \core/cpuregs[5]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [28])
);
defparam \core/cpuregs[5]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [27])
);
defparam \core/cpuregs[5]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [26])
);
defparam \core/cpuregs[5]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [25])
);
defparam \core/cpuregs[5]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [24])
);
defparam \core/cpuregs[5]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [23])
);
defparam \core/cpuregs[5]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [22])
);
defparam \core/cpuregs[5]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [21])
);
defparam \core/cpuregs[5]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [20])
);
defparam \core/cpuregs[5]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [19])
);
defparam \core/cpuregs[5]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [18])
);
defparam \core/cpuregs[5]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [17])
);
defparam \core/cpuregs[5]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [16])
);
defparam \core/cpuregs[5]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [15])
);
defparam \core/cpuregs[5]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [14])
);
defparam \core/cpuregs[5]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [13])
);
defparam \core/cpuregs[5]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [12])
);
defparam \core/cpuregs[5]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [11])
);
defparam \core/cpuregs[5]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [10])
);
defparam \core/cpuregs[5]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [9])
);
defparam \core/cpuregs[5]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [8])
);
defparam \core/cpuregs[5]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [7])
);
defparam \core/cpuregs[5]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [6])
);
defparam \core/cpuregs[5]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [5])
);
defparam \core/cpuregs[5]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [4])
);
defparam \core/cpuregs[5]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [3])
);
defparam \core/cpuregs[5]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [2])
);
defparam \core/cpuregs[5]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [1])
);
defparam \core/cpuregs[5]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21256_6 ),
	.Q(\core/cpuregs[5] [0])
);
defparam \core/cpuregs[5]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [31])
);
defparam \core/cpuregs[6]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [30])
);
defparam \core/cpuregs[6]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [29])
);
defparam \core/cpuregs[6]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [28])
);
defparam \core/cpuregs[6]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [27])
);
defparam \core/cpuregs[6]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [26])
);
defparam \core/cpuregs[6]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [25])
);
defparam \core/cpuregs[6]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [24])
);
defparam \core/cpuregs[6]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [23])
);
defparam \core/cpuregs[6]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [22])
);
defparam \core/cpuregs[6]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [21])
);
defparam \core/cpuregs[6]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [20])
);
defparam \core/cpuregs[6]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [19])
);
defparam \core/cpuregs[6]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [18])
);
defparam \core/cpuregs[6]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [17])
);
defparam \core/cpuregs[6]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [16])
);
defparam \core/cpuregs[6]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [15])
);
defparam \core/cpuregs[6]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [14])
);
defparam \core/cpuregs[6]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [13])
);
defparam \core/cpuregs[6]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [12])
);
defparam \core/cpuregs[6]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [11])
);
defparam \core/cpuregs[6]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [10])
);
defparam \core/cpuregs[6]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [9])
);
defparam \core/cpuregs[6]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [8])
);
defparam \core/cpuregs[6]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [7])
);
defparam \core/cpuregs[6]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [6])
);
defparam \core/cpuregs[6]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [5])
);
defparam \core/cpuregs[6]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [4])
);
defparam \core/cpuregs[6]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [3])
);
defparam \core/cpuregs[6]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [2])
);
defparam \core/cpuregs[6]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [1])
);
defparam \core/cpuregs[6]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21288_6 ),
	.Q(\core/cpuregs[6] [0])
);
defparam \core/cpuregs[6]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [31])
);
defparam \core/cpuregs[7]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [30])
);
defparam \core/cpuregs[7]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [29])
);
defparam \core/cpuregs[7]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [28])
);
defparam \core/cpuregs[7]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [27])
);
defparam \core/cpuregs[7]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [26])
);
defparam \core/cpuregs[7]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [25])
);
defparam \core/cpuregs[7]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [24])
);
defparam \core/cpuregs[7]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [23])
);
defparam \core/cpuregs[7]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [22])
);
defparam \core/cpuregs[7]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [21])
);
defparam \core/cpuregs[7]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [20])
);
defparam \core/cpuregs[7]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [19])
);
defparam \core/cpuregs[7]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [18])
);
defparam \core/cpuregs[7]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [17])
);
defparam \core/cpuregs[7]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [16])
);
defparam \core/cpuregs[7]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [15])
);
defparam \core/cpuregs[7]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [14])
);
defparam \core/cpuregs[7]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [13])
);
defparam \core/cpuregs[7]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [12])
);
defparam \core/cpuregs[7]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [11])
);
defparam \core/cpuregs[7]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [10])
);
defparam \core/cpuregs[7]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [9])
);
defparam \core/cpuregs[7]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [8])
);
defparam \core/cpuregs[7]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [7])
);
defparam \core/cpuregs[7]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [6])
);
defparam \core/cpuregs[7]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [5])
);
defparam \core/cpuregs[7]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [4])
);
defparam \core/cpuregs[7]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [3])
);
defparam \core/cpuregs[7]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [2])
);
defparam \core/cpuregs[7]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [1])
);
defparam \core/cpuregs[7]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21320_6 ),
	.Q(\core/cpuregs[7] [0])
);
defparam \core/cpuregs[7]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [31])
);
defparam \core/cpuregs[8]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [30])
);
defparam \core/cpuregs[8]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [29])
);
defparam \core/cpuregs[8]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [28])
);
defparam \core/cpuregs[8]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [27])
);
defparam \core/cpuregs[8]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [26])
);
defparam \core/cpuregs[8]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [25])
);
defparam \core/cpuregs[8]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [24])
);
defparam \core/cpuregs[8]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [23])
);
defparam \core/cpuregs[8]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [22])
);
defparam \core/cpuregs[8]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [21])
);
defparam \core/cpuregs[8]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [20])
);
defparam \core/cpuregs[8]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [19])
);
defparam \core/cpuregs[8]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [18])
);
defparam \core/cpuregs[8]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [17])
);
defparam \core/cpuregs[8]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [16])
);
defparam \core/cpuregs[8]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [15])
);
defparam \core/cpuregs[8]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [14])
);
defparam \core/cpuregs[8]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [13])
);
defparam \core/cpuregs[8]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [12])
);
defparam \core/cpuregs[8]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [11])
);
defparam \core/cpuregs[8]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [10])
);
defparam \core/cpuregs[8]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [9])
);
defparam \core/cpuregs[8]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [8])
);
defparam \core/cpuregs[8]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [7])
);
defparam \core/cpuregs[8]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [6])
);
defparam \core/cpuregs[8]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [5])
);
defparam \core/cpuregs[8]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [4])
);
defparam \core/cpuregs[8]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [3])
);
defparam \core/cpuregs[8]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [2])
);
defparam \core/cpuregs[8]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [1])
);
defparam \core/cpuregs[8]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21352_7 ),
	.Q(\core/cpuregs[8] [0])
);
defparam \core/cpuregs[8]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [31])
);
defparam \core/cpuregs[9]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [30])
);
defparam \core/cpuregs[9]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [29])
);
defparam \core/cpuregs[9]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [28])
);
defparam \core/cpuregs[9]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [27])
);
defparam \core/cpuregs[9]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [26])
);
defparam \core/cpuregs[9]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [25])
);
defparam \core/cpuregs[9]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [24])
);
defparam \core/cpuregs[9]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [23])
);
defparam \core/cpuregs[9]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [22])
);
defparam \core/cpuregs[9]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [21])
);
defparam \core/cpuregs[9]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [20])
);
defparam \core/cpuregs[9]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [19])
);
defparam \core/cpuregs[9]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [18])
);
defparam \core/cpuregs[9]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [17])
);
defparam \core/cpuregs[9]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [16])
);
defparam \core/cpuregs[9]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [15])
);
defparam \core/cpuregs[9]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [14])
);
defparam \core/cpuregs[9]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [13])
);
defparam \core/cpuregs[9]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [12])
);
defparam \core/cpuregs[9]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [11])
);
defparam \core/cpuregs[9]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [10])
);
defparam \core/cpuregs[9]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [9])
);
defparam \core/cpuregs[9]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [8])
);
defparam \core/cpuregs[9]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [7])
);
defparam \core/cpuregs[9]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [6])
);
defparam \core/cpuregs[9]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [5])
);
defparam \core/cpuregs[9]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [4])
);
defparam \core/cpuregs[9]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [3])
);
defparam \core/cpuregs[9]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [2])
);
defparam \core/cpuregs[9]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [1])
);
defparam \core/cpuregs[9]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21384_5 ),
	.Q(\core/cpuregs[9] [0])
);
defparam \core/cpuregs[9]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [31])
);
defparam \core/cpuregs[10]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [30])
);
defparam \core/cpuregs[10]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [29])
);
defparam \core/cpuregs[10]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [28])
);
defparam \core/cpuregs[10]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [27])
);
defparam \core/cpuregs[10]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [26])
);
defparam \core/cpuregs[10]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [25])
);
defparam \core/cpuregs[10]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [24])
);
defparam \core/cpuregs[10]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [23])
);
defparam \core/cpuregs[10]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [22])
);
defparam \core/cpuregs[10]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [21])
);
defparam \core/cpuregs[10]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [20])
);
defparam \core/cpuregs[10]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [19])
);
defparam \core/cpuregs[10]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [18])
);
defparam \core/cpuregs[10]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [17])
);
defparam \core/cpuregs[10]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [16])
);
defparam \core/cpuregs[10]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [15])
);
defparam \core/cpuregs[10]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [14])
);
defparam \core/cpuregs[10]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [13])
);
defparam \core/cpuregs[10]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [12])
);
defparam \core/cpuregs[10]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [11])
);
defparam \core/cpuregs[10]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [10])
);
defparam \core/cpuregs[10]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [9])
);
defparam \core/cpuregs[10]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [8])
);
defparam \core/cpuregs[10]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [7])
);
defparam \core/cpuregs[10]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [6])
);
defparam \core/cpuregs[10]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [5])
);
defparam \core/cpuregs[10]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [4])
);
defparam \core/cpuregs[10]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [3])
);
defparam \core/cpuregs[10]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [2])
);
defparam \core/cpuregs[10]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [1])
);
defparam \core/cpuregs[10]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21416_5 ),
	.Q(\core/cpuregs[10] [0])
);
defparam \core/cpuregs[10]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [31])
);
defparam \core/cpuregs[11]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [30])
);
defparam \core/cpuregs[11]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [29])
);
defparam \core/cpuregs[11]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [28])
);
defparam \core/cpuregs[11]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [27])
);
defparam \core/cpuregs[11]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [26])
);
defparam \core/cpuregs[11]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [25])
);
defparam \core/cpuregs[11]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [24])
);
defparam \core/cpuregs[11]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [23])
);
defparam \core/cpuregs[11]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [22])
);
defparam \core/cpuregs[11]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [21])
);
defparam \core/cpuregs[11]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [20])
);
defparam \core/cpuregs[11]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [19])
);
defparam \core/cpuregs[11]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [18])
);
defparam \core/cpuregs[11]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [17])
);
defparam \core/cpuregs[11]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [16])
);
defparam \core/cpuregs[11]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [15])
);
defparam \core/cpuregs[11]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [14])
);
defparam \core/cpuregs[11]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [13])
);
defparam \core/cpuregs[11]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [12])
);
defparam \core/cpuregs[11]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [11])
);
defparam \core/cpuregs[11]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [10])
);
defparam \core/cpuregs[11]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [9])
);
defparam \core/cpuregs[11]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [8])
);
defparam \core/cpuregs[11]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [7])
);
defparam \core/cpuregs[11]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [6])
);
defparam \core/cpuregs[11]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [5])
);
defparam \core/cpuregs[11]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [4])
);
defparam \core/cpuregs[11]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [3])
);
defparam \core/cpuregs[11]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [2])
);
defparam \core/cpuregs[11]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [1])
);
defparam \core/cpuregs[11]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21448_5 ),
	.Q(\core/cpuregs[11] [0])
);
defparam \core/cpuregs[11]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [31])
);
defparam \core/cpuregs[12]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [30])
);
defparam \core/cpuregs[12]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [29])
);
defparam \core/cpuregs[12]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [28])
);
defparam \core/cpuregs[12]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [27])
);
defparam \core/cpuregs[12]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [26])
);
defparam \core/cpuregs[12]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [25])
);
defparam \core/cpuregs[12]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [24])
);
defparam \core/cpuregs[12]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [23])
);
defparam \core/cpuregs[12]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [22])
);
defparam \core/cpuregs[12]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [21])
);
defparam \core/cpuregs[12]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [20])
);
defparam \core/cpuregs[12]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [19])
);
defparam \core/cpuregs[12]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [18])
);
defparam \core/cpuregs[12]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [17])
);
defparam \core/cpuregs[12]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [16])
);
defparam \core/cpuregs[12]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [15])
);
defparam \core/cpuregs[12]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [14])
);
defparam \core/cpuregs[12]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [13])
);
defparam \core/cpuregs[12]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [12])
);
defparam \core/cpuregs[12]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [11])
);
defparam \core/cpuregs[12]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [10])
);
defparam \core/cpuregs[12]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [9])
);
defparam \core/cpuregs[12]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [8])
);
defparam \core/cpuregs[12]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [7])
);
defparam \core/cpuregs[12]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [6])
);
defparam \core/cpuregs[12]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [5])
);
defparam \core/cpuregs[12]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [4])
);
defparam \core/cpuregs[12]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [3])
);
defparam \core/cpuregs[12]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [2])
);
defparam \core/cpuregs[12]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [1])
);
defparam \core/cpuregs[12]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21480_5 ),
	.Q(\core/cpuregs[12] [0])
);
defparam \core/cpuregs[12]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [31])
);
defparam \core/cpuregs[13]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [30])
);
defparam \core/cpuregs[13]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [29])
);
defparam \core/cpuregs[13]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [28])
);
defparam \core/cpuregs[13]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [27])
);
defparam \core/cpuregs[13]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [26])
);
defparam \core/cpuregs[13]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [25])
);
defparam \core/cpuregs[13]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [24])
);
defparam \core/cpuregs[13]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [23])
);
defparam \core/cpuregs[13]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [22])
);
defparam \core/cpuregs[13]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [21])
);
defparam \core/cpuregs[13]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [20])
);
defparam \core/cpuregs[13]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [19])
);
defparam \core/cpuregs[13]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [18])
);
defparam \core/cpuregs[13]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [17])
);
defparam \core/cpuregs[13]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [16])
);
defparam \core/cpuregs[13]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [15])
);
defparam \core/cpuregs[13]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [14])
);
defparam \core/cpuregs[13]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [13])
);
defparam \core/cpuregs[13]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [12])
);
defparam \core/cpuregs[13]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [11])
);
defparam \core/cpuregs[13]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [10])
);
defparam \core/cpuregs[13]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [9])
);
defparam \core/cpuregs[13]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [8])
);
defparam \core/cpuregs[13]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [7])
);
defparam \core/cpuregs[13]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [6])
);
defparam \core/cpuregs[13]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [5])
);
defparam \core/cpuregs[13]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [4])
);
defparam \core/cpuregs[13]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [3])
);
defparam \core/cpuregs[13]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [2])
);
defparam \core/cpuregs[13]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [1])
);
defparam \core/cpuregs[13]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21512_5 ),
	.Q(\core/cpuregs[13] [0])
);
defparam \core/cpuregs[13]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [31])
);
defparam \core/cpuregs[14]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [30])
);
defparam \core/cpuregs[14]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [29])
);
defparam \core/cpuregs[14]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [28])
);
defparam \core/cpuregs[14]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [27])
);
defparam \core/cpuregs[14]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [26])
);
defparam \core/cpuregs[14]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [25])
);
defparam \core/cpuregs[14]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [24])
);
defparam \core/cpuregs[14]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [23])
);
defparam \core/cpuregs[14]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [22])
);
defparam \core/cpuregs[14]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [21])
);
defparam \core/cpuregs[14]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [20])
);
defparam \core/cpuregs[14]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [19])
);
defparam \core/cpuregs[14]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [18])
);
defparam \core/cpuregs[14]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [17])
);
defparam \core/cpuregs[14]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [16])
);
defparam \core/cpuregs[14]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [15])
);
defparam \core/cpuregs[14]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [14])
);
defparam \core/cpuregs[14]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [13])
);
defparam \core/cpuregs[14]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [12])
);
defparam \core/cpuregs[14]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [11])
);
defparam \core/cpuregs[14]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [10])
);
defparam \core/cpuregs[14]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [9])
);
defparam \core/cpuregs[14]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [8])
);
defparam \core/cpuregs[14]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [7])
);
defparam \core/cpuregs[14]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [6])
);
defparam \core/cpuregs[14]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [5])
);
defparam \core/cpuregs[14]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [4])
);
defparam \core/cpuregs[14]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [3])
);
defparam \core/cpuregs[14]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [2])
);
defparam \core/cpuregs[14]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [1])
);
defparam \core/cpuregs[14]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21544_5 ),
	.Q(\core/cpuregs[14] [0])
);
defparam \core/cpuregs[14]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [31])
);
defparam \core/cpuregs[15]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [30])
);
defparam \core/cpuregs[15]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [29])
);
defparam \core/cpuregs[15]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [28])
);
defparam \core/cpuregs[15]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [27])
);
defparam \core/cpuregs[15]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [26])
);
defparam \core/cpuregs[15]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [25])
);
defparam \core/cpuregs[15]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [24])
);
defparam \core/cpuregs[15]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [23])
);
defparam \core/cpuregs[15]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [22])
);
defparam \core/cpuregs[15]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [21])
);
defparam \core/cpuregs[15]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [20])
);
defparam \core/cpuregs[15]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [19])
);
defparam \core/cpuregs[15]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [18])
);
defparam \core/cpuregs[15]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [17])
);
defparam \core/cpuregs[15]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [16])
);
defparam \core/cpuregs[15]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [15])
);
defparam \core/cpuregs[15]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [14])
);
defparam \core/cpuregs[15]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [13])
);
defparam \core/cpuregs[15]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [12])
);
defparam \core/cpuregs[15]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [11])
);
defparam \core/cpuregs[15]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [10])
);
defparam \core/cpuregs[15]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [9])
);
defparam \core/cpuregs[15]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [8])
);
defparam \core/cpuregs[15]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [7])
);
defparam \core/cpuregs[15]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [6])
);
defparam \core/cpuregs[15]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [5])
);
defparam \core/cpuregs[15]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [4])
);
defparam \core/cpuregs[15]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [3])
);
defparam \core/cpuregs[15]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [2])
);
defparam \core/cpuregs[15]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [1])
);
defparam \core/cpuregs[15]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21576_5 ),
	.Q(\core/cpuregs[15] [0])
);
defparam \core/cpuregs[15]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [31])
);
defparam \core/cpuregs[16]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [30])
);
defparam \core/cpuregs[16]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [29])
);
defparam \core/cpuregs[16]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [28])
);
defparam \core/cpuregs[16]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [27])
);
defparam \core/cpuregs[16]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [26])
);
defparam \core/cpuregs[16]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [25])
);
defparam \core/cpuregs[16]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [24])
);
defparam \core/cpuregs[16]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [23])
);
defparam \core/cpuregs[16]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [22])
);
defparam \core/cpuregs[16]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [21])
);
defparam \core/cpuregs[16]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [20])
);
defparam \core/cpuregs[16]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [19])
);
defparam \core/cpuregs[16]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [18])
);
defparam \core/cpuregs[16]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [17])
);
defparam \core/cpuregs[16]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [16])
);
defparam \core/cpuregs[16]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [15])
);
defparam \core/cpuregs[16]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [14])
);
defparam \core/cpuregs[16]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [13])
);
defparam \core/cpuregs[16]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [12])
);
defparam \core/cpuregs[16]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [11])
);
defparam \core/cpuregs[16]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [10])
);
defparam \core/cpuregs[16]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [9])
);
defparam \core/cpuregs[16]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [8])
);
defparam \core/cpuregs[16]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [7])
);
defparam \core/cpuregs[16]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [6])
);
defparam \core/cpuregs[16]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [5])
);
defparam \core/cpuregs[16]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [4])
);
defparam \core/cpuregs[16]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [3])
);
defparam \core/cpuregs[16]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [2])
);
defparam \core/cpuregs[16]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [1])
);
defparam \core/cpuregs[16]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21608_6 ),
	.Q(\core/cpuregs[16] [0])
);
defparam \core/cpuregs[16]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [31])
);
defparam \core/cpuregs[17]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [30])
);
defparam \core/cpuregs[17]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [29])
);
defparam \core/cpuregs[17]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [28])
);
defparam \core/cpuregs[17]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [27])
);
defparam \core/cpuregs[17]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [26])
);
defparam \core/cpuregs[17]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [25])
);
defparam \core/cpuregs[17]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [24])
);
defparam \core/cpuregs[17]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [23])
);
defparam \core/cpuregs[17]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [22])
);
defparam \core/cpuregs[17]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [21])
);
defparam \core/cpuregs[17]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [20])
);
defparam \core/cpuregs[17]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [19])
);
defparam \core/cpuregs[17]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [18])
);
defparam \core/cpuregs[17]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [17])
);
defparam \core/cpuregs[17]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [16])
);
defparam \core/cpuregs[17]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [15])
);
defparam \core/cpuregs[17]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [14])
);
defparam \core/cpuregs[17]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [13])
);
defparam \core/cpuregs[17]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [12])
);
defparam \core/cpuregs[17]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [11])
);
defparam \core/cpuregs[17]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [10])
);
defparam \core/cpuregs[17]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [9])
);
defparam \core/cpuregs[17]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [8])
);
defparam \core/cpuregs[17]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [7])
);
defparam \core/cpuregs[17]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [6])
);
defparam \core/cpuregs[17]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [5])
);
defparam \core/cpuregs[17]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [4])
);
defparam \core/cpuregs[17]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [3])
);
defparam \core/cpuregs[17]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [2])
);
defparam \core/cpuregs[17]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [1])
);
defparam \core/cpuregs[17]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21640_5 ),
	.Q(\core/cpuregs[17] [0])
);
defparam \core/cpuregs[17]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [31])
);
defparam \core/cpuregs[18]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [30])
);
defparam \core/cpuregs[18]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [29])
);
defparam \core/cpuregs[18]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [28])
);
defparam \core/cpuregs[18]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [27])
);
defparam \core/cpuregs[18]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [26])
);
defparam \core/cpuregs[18]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [25])
);
defparam \core/cpuregs[18]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [24])
);
defparam \core/cpuregs[18]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [23])
);
defparam \core/cpuregs[18]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [22])
);
defparam \core/cpuregs[18]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [21])
);
defparam \core/cpuregs[18]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [20])
);
defparam \core/cpuregs[18]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [19])
);
defparam \core/cpuregs[18]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [18])
);
defparam \core/cpuregs[18]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [17])
);
defparam \core/cpuregs[18]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [16])
);
defparam \core/cpuregs[18]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [15])
);
defparam \core/cpuregs[18]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [14])
);
defparam \core/cpuregs[18]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [13])
);
defparam \core/cpuregs[18]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [12])
);
defparam \core/cpuregs[18]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [11])
);
defparam \core/cpuregs[18]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [10])
);
defparam \core/cpuregs[18]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [9])
);
defparam \core/cpuregs[18]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [8])
);
defparam \core/cpuregs[18]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [7])
);
defparam \core/cpuregs[18]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [6])
);
defparam \core/cpuregs[18]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [5])
);
defparam \core/cpuregs[18]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [4])
);
defparam \core/cpuregs[18]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [3])
);
defparam \core/cpuregs[18]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [2])
);
defparam \core/cpuregs[18]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [1])
);
defparam \core/cpuregs[18]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21672_5 ),
	.Q(\core/cpuregs[18] [0])
);
defparam \core/cpuregs[18]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [31])
);
defparam \core/cpuregs[19]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [30])
);
defparam \core/cpuregs[19]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [29])
);
defparam \core/cpuregs[19]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [28])
);
defparam \core/cpuregs[19]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [27])
);
defparam \core/cpuregs[19]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [26])
);
defparam \core/cpuregs[19]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [25])
);
defparam \core/cpuregs[19]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [24])
);
defparam \core/cpuregs[19]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [23])
);
defparam \core/cpuregs[19]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [22])
);
defparam \core/cpuregs[19]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [21])
);
defparam \core/cpuregs[19]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [20])
);
defparam \core/cpuregs[19]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [19])
);
defparam \core/cpuregs[19]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [18])
);
defparam \core/cpuregs[19]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [17])
);
defparam \core/cpuregs[19]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [16])
);
defparam \core/cpuregs[19]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [15])
);
defparam \core/cpuregs[19]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [14])
);
defparam \core/cpuregs[19]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [13])
);
defparam \core/cpuregs[19]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [12])
);
defparam \core/cpuregs[19]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [11])
);
defparam \core/cpuregs[19]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [10])
);
defparam \core/cpuregs[19]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [9])
);
defparam \core/cpuregs[19]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [8])
);
defparam \core/cpuregs[19]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [7])
);
defparam \core/cpuregs[19]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [6])
);
defparam \core/cpuregs[19]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [5])
);
defparam \core/cpuregs[19]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [4])
);
defparam \core/cpuregs[19]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [3])
);
defparam \core/cpuregs[19]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [2])
);
defparam \core/cpuregs[19]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [1])
);
defparam \core/cpuregs[19]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21704_5 ),
	.Q(\core/cpuregs[19] [0])
);
defparam \core/cpuregs[19]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [31])
);
defparam \core/cpuregs[20]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [30])
);
defparam \core/cpuregs[20]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [29])
);
defparam \core/cpuregs[20]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [28])
);
defparam \core/cpuregs[20]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [27])
);
defparam \core/cpuregs[20]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [26])
);
defparam \core/cpuregs[20]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [25])
);
defparam \core/cpuregs[20]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [24])
);
defparam \core/cpuregs[20]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [23])
);
defparam \core/cpuregs[20]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [22])
);
defparam \core/cpuregs[20]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [21])
);
defparam \core/cpuregs[20]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [20])
);
defparam \core/cpuregs[20]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [19])
);
defparam \core/cpuregs[20]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [18])
);
defparam \core/cpuregs[20]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [17])
);
defparam \core/cpuregs[20]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [16])
);
defparam \core/cpuregs[20]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [15])
);
defparam \core/cpuregs[20]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [14])
);
defparam \core/cpuregs[20]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [13])
);
defparam \core/cpuregs[20]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [12])
);
defparam \core/cpuregs[20]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [11])
);
defparam \core/cpuregs[20]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [10])
);
defparam \core/cpuregs[20]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [9])
);
defparam \core/cpuregs[20]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [8])
);
defparam \core/cpuregs[20]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [7])
);
defparam \core/cpuregs[20]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [6])
);
defparam \core/cpuregs[20]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [5])
);
defparam \core/cpuregs[20]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [4])
);
defparam \core/cpuregs[20]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [3])
);
defparam \core/cpuregs[20]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [2])
);
defparam \core/cpuregs[20]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [1])
);
defparam \core/cpuregs[20]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21736_5 ),
	.Q(\core/cpuregs[20] [0])
);
defparam \core/cpuregs[20]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [31])
);
defparam \core/cpuregs[21]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [30])
);
defparam \core/cpuregs[21]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [29])
);
defparam \core/cpuregs[21]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [28])
);
defparam \core/cpuregs[21]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [27])
);
defparam \core/cpuregs[21]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [26])
);
defparam \core/cpuregs[21]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [25])
);
defparam \core/cpuregs[21]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [24])
);
defparam \core/cpuregs[21]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [23])
);
defparam \core/cpuregs[21]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [22])
);
defparam \core/cpuregs[21]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [21])
);
defparam \core/cpuregs[21]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [20])
);
defparam \core/cpuregs[21]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [19])
);
defparam \core/cpuregs[21]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [18])
);
defparam \core/cpuregs[21]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [17])
);
defparam \core/cpuregs[21]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [16])
);
defparam \core/cpuregs[21]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [15])
);
defparam \core/cpuregs[21]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [14])
);
defparam \core/cpuregs[21]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [13])
);
defparam \core/cpuregs[21]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [12])
);
defparam \core/cpuregs[21]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [11])
);
defparam \core/cpuregs[21]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [10])
);
defparam \core/cpuregs[21]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [9])
);
defparam \core/cpuregs[21]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [8])
);
defparam \core/cpuregs[21]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [7])
);
defparam \core/cpuregs[21]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [6])
);
defparam \core/cpuregs[21]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [5])
);
defparam \core/cpuregs[21]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [4])
);
defparam \core/cpuregs[21]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [3])
);
defparam \core/cpuregs[21]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [2])
);
defparam \core/cpuregs[21]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [1])
);
defparam \core/cpuregs[21]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21768_5 ),
	.Q(\core/cpuregs[21] [0])
);
defparam \core/cpuregs[21]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [31])
);
defparam \core/cpuregs[22]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [30])
);
defparam \core/cpuregs[22]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [29])
);
defparam \core/cpuregs[22]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [28])
);
defparam \core/cpuregs[22]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [27])
);
defparam \core/cpuregs[22]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [26])
);
defparam \core/cpuregs[22]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [25])
);
defparam \core/cpuregs[22]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [24])
);
defparam \core/cpuregs[22]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [23])
);
defparam \core/cpuregs[22]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [22])
);
defparam \core/cpuregs[22]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [21])
);
defparam \core/cpuregs[22]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [20])
);
defparam \core/cpuregs[22]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [19])
);
defparam \core/cpuregs[22]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [18])
);
defparam \core/cpuregs[22]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [17])
);
defparam \core/cpuregs[22]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [16])
);
defparam \core/cpuregs[22]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [15])
);
defparam \core/cpuregs[22]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [14])
);
defparam \core/cpuregs[22]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [13])
);
defparam \core/cpuregs[22]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [12])
);
defparam \core/cpuregs[22]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [11])
);
defparam \core/cpuregs[22]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [10])
);
defparam \core/cpuregs[22]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [9])
);
defparam \core/cpuregs[22]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [8])
);
defparam \core/cpuregs[22]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [7])
);
defparam \core/cpuregs[22]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [6])
);
defparam \core/cpuregs[22]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [5])
);
defparam \core/cpuregs[22]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [4])
);
defparam \core/cpuregs[22]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [3])
);
defparam \core/cpuregs[22]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [2])
);
defparam \core/cpuregs[22]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [1])
);
defparam \core/cpuregs[22]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21800_5 ),
	.Q(\core/cpuregs[22] [0])
);
defparam \core/cpuregs[22]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [31])
);
defparam \core/cpuregs[23]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [30])
);
defparam \core/cpuregs[23]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [29])
);
defparam \core/cpuregs[23]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [28])
);
defparam \core/cpuregs[23]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [27])
);
defparam \core/cpuregs[23]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [26])
);
defparam \core/cpuregs[23]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [25])
);
defparam \core/cpuregs[23]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [24])
);
defparam \core/cpuregs[23]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [23])
);
defparam \core/cpuregs[23]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [22])
);
defparam \core/cpuregs[23]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [21])
);
defparam \core/cpuregs[23]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [20])
);
defparam \core/cpuregs[23]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [19])
);
defparam \core/cpuregs[23]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [18])
);
defparam \core/cpuregs[23]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [17])
);
defparam \core/cpuregs[23]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [16])
);
defparam \core/cpuregs[23]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [15])
);
defparam \core/cpuregs[23]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [14])
);
defparam \core/cpuregs[23]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [13])
);
defparam \core/cpuregs[23]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [12])
);
defparam \core/cpuregs[23]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [11])
);
defparam \core/cpuregs[23]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [10])
);
defparam \core/cpuregs[23]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [9])
);
defparam \core/cpuregs[23]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [8])
);
defparam \core/cpuregs[23]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [7])
);
defparam \core/cpuregs[23]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [6])
);
defparam \core/cpuregs[23]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [5])
);
defparam \core/cpuregs[23]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [4])
);
defparam \core/cpuregs[23]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [3])
);
defparam \core/cpuregs[23]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [2])
);
defparam \core/cpuregs[23]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [1])
);
defparam \core/cpuregs[23]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21832_5 ),
	.Q(\core/cpuregs[23] [0])
);
defparam \core/cpuregs[23]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [31])
);
defparam \core/cpuregs[24]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [30])
);
defparam \core/cpuregs[24]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [29])
);
defparam \core/cpuregs[24]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [28])
);
defparam \core/cpuregs[24]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [27])
);
defparam \core/cpuregs[24]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [26])
);
defparam \core/cpuregs[24]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [25])
);
defparam \core/cpuregs[24]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [24])
);
defparam \core/cpuregs[24]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [23])
);
defparam \core/cpuregs[24]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [22])
);
defparam \core/cpuregs[24]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [21])
);
defparam \core/cpuregs[24]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [20])
);
defparam \core/cpuregs[24]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [19])
);
defparam \core/cpuregs[24]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [18])
);
defparam \core/cpuregs[24]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [17])
);
defparam \core/cpuregs[24]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [16])
);
defparam \core/cpuregs[24]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [15])
);
defparam \core/cpuregs[24]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [14])
);
defparam \core/cpuregs[24]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [13])
);
defparam \core/cpuregs[24]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [12])
);
defparam \core/cpuregs[24]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [11])
);
defparam \core/cpuregs[24]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [10])
);
defparam \core/cpuregs[24]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [9])
);
defparam \core/cpuregs[24]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [8])
);
defparam \core/cpuregs[24]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [7])
);
defparam \core/cpuregs[24]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [6])
);
defparam \core/cpuregs[24]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [5])
);
defparam \core/cpuregs[24]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [4])
);
defparam \core/cpuregs[24]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [3])
);
defparam \core/cpuregs[24]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [2])
);
defparam \core/cpuregs[24]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [1])
);
defparam \core/cpuregs[24]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21864_6 ),
	.Q(\core/cpuregs[24] [0])
);
defparam \core/cpuregs[24]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [31])
);
defparam \core/cpuregs[25]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [30])
);
defparam \core/cpuregs[25]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [29])
);
defparam \core/cpuregs[25]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [28])
);
defparam \core/cpuregs[25]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [27])
);
defparam \core/cpuregs[25]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [26])
);
defparam \core/cpuregs[25]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [25])
);
defparam \core/cpuregs[25]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [24])
);
defparam \core/cpuregs[25]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [23])
);
defparam \core/cpuregs[25]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [22])
);
defparam \core/cpuregs[25]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [21])
);
defparam \core/cpuregs[25]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [20])
);
defparam \core/cpuregs[25]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [19])
);
defparam \core/cpuregs[25]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [18])
);
defparam \core/cpuregs[25]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [17])
);
defparam \core/cpuregs[25]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [16])
);
defparam \core/cpuregs[25]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [15])
);
defparam \core/cpuregs[25]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [14])
);
defparam \core/cpuregs[25]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [13])
);
defparam \core/cpuregs[25]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [12])
);
defparam \core/cpuregs[25]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [11])
);
defparam \core/cpuregs[25]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [10])
);
defparam \core/cpuregs[25]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [9])
);
defparam \core/cpuregs[25]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [8])
);
defparam \core/cpuregs[25]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [7])
);
defparam \core/cpuregs[25]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [6])
);
defparam \core/cpuregs[25]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [5])
);
defparam \core/cpuregs[25]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [4])
);
defparam \core/cpuregs[25]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [3])
);
defparam \core/cpuregs[25]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [2])
);
defparam \core/cpuregs[25]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [1])
);
defparam \core/cpuregs[25]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21896_5 ),
	.Q(\core/cpuregs[25] [0])
);
defparam \core/cpuregs[25]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [31])
);
defparam \core/cpuregs[26]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [30])
);
defparam \core/cpuregs[26]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [29])
);
defparam \core/cpuregs[26]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [28])
);
defparam \core/cpuregs[26]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [27])
);
defparam \core/cpuregs[26]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [26])
);
defparam \core/cpuregs[26]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [25])
);
defparam \core/cpuregs[26]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [24])
);
defparam \core/cpuregs[26]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [23])
);
defparam \core/cpuregs[26]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [22])
);
defparam \core/cpuregs[26]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [21])
);
defparam \core/cpuregs[26]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [20])
);
defparam \core/cpuregs[26]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [19])
);
defparam \core/cpuregs[26]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [18])
);
defparam \core/cpuregs[26]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [17])
);
defparam \core/cpuregs[26]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [16])
);
defparam \core/cpuregs[26]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [15])
);
defparam \core/cpuregs[26]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [14])
);
defparam \core/cpuregs[26]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [13])
);
defparam \core/cpuregs[26]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [12])
);
defparam \core/cpuregs[26]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [11])
);
defparam \core/cpuregs[26]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [10])
);
defparam \core/cpuregs[26]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [9])
);
defparam \core/cpuregs[26]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [8])
);
defparam \core/cpuregs[26]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [7])
);
defparam \core/cpuregs[26]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [6])
);
defparam \core/cpuregs[26]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [5])
);
defparam \core/cpuregs[26]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [4])
);
defparam \core/cpuregs[26]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [3])
);
defparam \core/cpuregs[26]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [2])
);
defparam \core/cpuregs[26]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [1])
);
defparam \core/cpuregs[26]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21928_5 ),
	.Q(\core/cpuregs[26] [0])
);
defparam \core/cpuregs[26]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [31])
);
defparam \core/cpuregs[27]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [30])
);
defparam \core/cpuregs[27]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [29])
);
defparam \core/cpuregs[27]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [28])
);
defparam \core/cpuregs[27]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [27])
);
defparam \core/cpuregs[27]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [26])
);
defparam \core/cpuregs[27]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [25])
);
defparam \core/cpuregs[27]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [24])
);
defparam \core/cpuregs[27]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [23])
);
defparam \core/cpuregs[27]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [22])
);
defparam \core/cpuregs[27]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [21])
);
defparam \core/cpuregs[27]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [20])
);
defparam \core/cpuregs[27]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [19])
);
defparam \core/cpuregs[27]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [18])
);
defparam \core/cpuregs[27]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [17])
);
defparam \core/cpuregs[27]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [16])
);
defparam \core/cpuregs[27]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [15])
);
defparam \core/cpuregs[27]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [14])
);
defparam \core/cpuregs[27]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [13])
);
defparam \core/cpuregs[27]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [12])
);
defparam \core/cpuregs[27]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [11])
);
defparam \core/cpuregs[27]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [10])
);
defparam \core/cpuregs[27]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [9])
);
defparam \core/cpuregs[27]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [8])
);
defparam \core/cpuregs[27]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [7])
);
defparam \core/cpuregs[27]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [6])
);
defparam \core/cpuregs[27]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [5])
);
defparam \core/cpuregs[27]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [4])
);
defparam \core/cpuregs[27]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [3])
);
defparam \core/cpuregs[27]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [2])
);
defparam \core/cpuregs[27]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [1])
);
defparam \core/cpuregs[27]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21960_5 ),
	.Q(\core/cpuregs[27] [0])
);
defparam \core/cpuregs[27]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [31])
);
defparam \core/cpuregs[28]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [30])
);
defparam \core/cpuregs[28]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [29])
);
defparam \core/cpuregs[28]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [28])
);
defparam \core/cpuregs[28]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [27])
);
defparam \core/cpuregs[28]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [26])
);
defparam \core/cpuregs[28]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [25])
);
defparam \core/cpuregs[28]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [24])
);
defparam \core/cpuregs[28]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [23])
);
defparam \core/cpuregs[28]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [22])
);
defparam \core/cpuregs[28]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [21])
);
defparam \core/cpuregs[28]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [20])
);
defparam \core/cpuregs[28]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [19])
);
defparam \core/cpuregs[28]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [18])
);
defparam \core/cpuregs[28]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [17])
);
defparam \core/cpuregs[28]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [16])
);
defparam \core/cpuregs[28]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [15])
);
defparam \core/cpuregs[28]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [14])
);
defparam \core/cpuregs[28]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [13])
);
defparam \core/cpuregs[28]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [12])
);
defparam \core/cpuregs[28]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [11])
);
defparam \core/cpuregs[28]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [10])
);
defparam \core/cpuregs[28]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [9])
);
defparam \core/cpuregs[28]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [8])
);
defparam \core/cpuregs[28]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [7])
);
defparam \core/cpuregs[28]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [6])
);
defparam \core/cpuregs[28]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [5])
);
defparam \core/cpuregs[28]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [4])
);
defparam \core/cpuregs[28]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [3])
);
defparam \core/cpuregs[28]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [2])
);
defparam \core/cpuregs[28]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [1])
);
defparam \core/cpuregs[28]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n21992_5 ),
	.Q(\core/cpuregs[28] [0])
);
defparam \core/cpuregs[28]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [31])
);
defparam \core/cpuregs[29]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [30])
);
defparam \core/cpuregs[29]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [29])
);
defparam \core/cpuregs[29]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [28])
);
defparam \core/cpuregs[29]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [27])
);
defparam \core/cpuregs[29]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [26])
);
defparam \core/cpuregs[29]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [25])
);
defparam \core/cpuregs[29]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [24])
);
defparam \core/cpuregs[29]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [23])
);
defparam \core/cpuregs[29]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [22])
);
defparam \core/cpuregs[29]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [21])
);
defparam \core/cpuregs[29]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [20])
);
defparam \core/cpuregs[29]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [19])
);
defparam \core/cpuregs[29]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [18])
);
defparam \core/cpuregs[29]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [17])
);
defparam \core/cpuregs[29]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [16])
);
defparam \core/cpuregs[29]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [15])
);
defparam \core/cpuregs[29]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [14])
);
defparam \core/cpuregs[29]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [13])
);
defparam \core/cpuregs[29]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [12])
);
defparam \core/cpuregs[29]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [11])
);
defparam \core/cpuregs[29]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [10])
);
defparam \core/cpuregs[29]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [9])
);
defparam \core/cpuregs[29]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [8])
);
defparam \core/cpuregs[29]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [7])
);
defparam \core/cpuregs[29]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [6])
);
defparam \core/cpuregs[29]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [5])
);
defparam \core/cpuregs[29]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [4])
);
defparam \core/cpuregs[29]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [3])
);
defparam \core/cpuregs[29]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [2])
);
defparam \core/cpuregs[29]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [1])
);
defparam \core/cpuregs[29]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n22024_5 ),
	.Q(\core/cpuregs[29] [0])
);
defparam \core/cpuregs[29]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [31])
);
defparam \core/cpuregs[30]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [30])
);
defparam \core/cpuregs[30]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [29])
);
defparam \core/cpuregs[30]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [28])
);
defparam \core/cpuregs[30]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [27])
);
defparam \core/cpuregs[30]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [26])
);
defparam \core/cpuregs[30]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [25])
);
defparam \core/cpuregs[30]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [24])
);
defparam \core/cpuregs[30]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [23])
);
defparam \core/cpuregs[30]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [22])
);
defparam \core/cpuregs[30]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [21])
);
defparam \core/cpuregs[30]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [20])
);
defparam \core/cpuregs[30]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [19])
);
defparam \core/cpuregs[30]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [18])
);
defparam \core/cpuregs[30]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [17])
);
defparam \core/cpuregs[30]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [16])
);
defparam \core/cpuregs[30]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [15])
);
defparam \core/cpuregs[30]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [14])
);
defparam \core/cpuregs[30]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [13])
);
defparam \core/cpuregs[30]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [12])
);
defparam \core/cpuregs[30]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [11])
);
defparam \core/cpuregs[30]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [10])
);
defparam \core/cpuregs[30]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [9])
);
defparam \core/cpuregs[30]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [8])
);
defparam \core/cpuregs[30]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [7])
);
defparam \core/cpuregs[30]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [6])
);
defparam \core/cpuregs[30]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [5])
);
defparam \core/cpuregs[30]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [4])
);
defparam \core/cpuregs[30]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [3])
);
defparam \core/cpuregs[30]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [2])
);
defparam \core/cpuregs[30]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [1])
);
defparam \core/cpuregs[30]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n22056_5 ),
	.Q(\core/cpuregs[30] [0])
);
defparam \core/cpuregs[30]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [31])
);
defparam \core/cpuregs[31]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [30])
);
defparam \core/cpuregs[31]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [29])
);
defparam \core/cpuregs[31]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [28])
);
defparam \core/cpuregs[31]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [27])
);
defparam \core/cpuregs[31]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [26])
);
defparam \core/cpuregs[31]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [25])
);
defparam \core/cpuregs[31]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [24])
);
defparam \core/cpuregs[31]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [23])
);
defparam \core/cpuregs[31]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [22])
);
defparam \core/cpuregs[31]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [21])
);
defparam \core/cpuregs[31]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [20])
);
defparam \core/cpuregs[31]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [19])
);
defparam \core/cpuregs[31]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [18])
);
defparam \core/cpuregs[31]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [17])
);
defparam \core/cpuregs[31]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [16])
);
defparam \core/cpuregs[31]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [15])
);
defparam \core/cpuregs[31]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [14])
);
defparam \core/cpuregs[31]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [13])
);
defparam \core/cpuregs[31]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [12])
);
defparam \core/cpuregs[31]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [11])
);
defparam \core/cpuregs[31]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [10])
);
defparam \core/cpuregs[31]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [9])
);
defparam \core/cpuregs[31]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [8])
);
defparam \core/cpuregs[31]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [7])
);
defparam \core/cpuregs[31]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [6])
);
defparam \core/cpuregs[31]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [5])
);
defparam \core/cpuregs[31]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [4])
);
defparam \core/cpuregs[31]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [3])
);
defparam \core/cpuregs[31]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [2])
);
defparam \core/cpuregs[31]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [1])
);
defparam \core/cpuregs[31]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n22088_5 ),
	.Q(\core/cpuregs[31] [0])
);
defparam \core/cpuregs[31]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [31])
);
defparam \core/cpuregs[32]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [30])
);
defparam \core/cpuregs[32]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [29])
);
defparam \core/cpuregs[32]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [28])
);
defparam \core/cpuregs[32]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [27])
);
defparam \core/cpuregs[32]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [26])
);
defparam \core/cpuregs[32]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [25])
);
defparam \core/cpuregs[32]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [24])
);
defparam \core/cpuregs[32]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [23])
);
defparam \core/cpuregs[32]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [22])
);
defparam \core/cpuregs[32]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [21])
);
defparam \core/cpuregs[32]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [20])
);
defparam \core/cpuregs[32]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [19])
);
defparam \core/cpuregs[32]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [18])
);
defparam \core/cpuregs[32]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [17])
);
defparam \core/cpuregs[32]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [16])
);
defparam \core/cpuregs[32]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [15])
);
defparam \core/cpuregs[32]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [14])
);
defparam \core/cpuregs[32]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [13])
);
defparam \core/cpuregs[32]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [12])
);
defparam \core/cpuregs[32]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [11])
);
defparam \core/cpuregs[32]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [10])
);
defparam \core/cpuregs[32]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [9])
);
defparam \core/cpuregs[32]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [8])
);
defparam \core/cpuregs[32]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [7])
);
defparam \core/cpuregs[32]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [6])
);
defparam \core/cpuregs[32]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [5])
);
defparam \core/cpuregs[32]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [4])
);
defparam \core/cpuregs[32]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [3])
);
defparam \core/cpuregs[32]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [2])
);
defparam \core/cpuregs[32]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [1])
);
defparam \core/cpuregs[32]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n22120_6 ),
	.Q(\core/cpuregs[32] [0])
);
defparam \core/cpuregs[32]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [31])
);
defparam \core/cpuregs[33]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [30])
);
defparam \core/cpuregs[33]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [29])
);
defparam \core/cpuregs[33]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [28])
);
defparam \core/cpuregs[33]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [27])
);
defparam \core/cpuregs[33]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [26])
);
defparam \core/cpuregs[33]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [25])
);
defparam \core/cpuregs[33]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [24])
);
defparam \core/cpuregs[33]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [23])
);
defparam \core/cpuregs[33]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [22])
);
defparam \core/cpuregs[33]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [21])
);
defparam \core/cpuregs[33]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [20])
);
defparam \core/cpuregs[33]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [19])
);
defparam \core/cpuregs[33]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [18])
);
defparam \core/cpuregs[33]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [17])
);
defparam \core/cpuregs[33]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [16])
);
defparam \core/cpuregs[33]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [15])
);
defparam \core/cpuregs[33]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [14])
);
defparam \core/cpuregs[33]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [13])
);
defparam \core/cpuregs[33]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [12])
);
defparam \core/cpuregs[33]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [11])
);
defparam \core/cpuregs[33]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [10])
);
defparam \core/cpuregs[33]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [9])
);
defparam \core/cpuregs[33]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [8])
);
defparam \core/cpuregs[33]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [7])
);
defparam \core/cpuregs[33]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [6])
);
defparam \core/cpuregs[33]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [5])
);
defparam \core/cpuregs[33]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [4])
);
defparam \core/cpuregs[33]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [3])
);
defparam \core/cpuregs[33]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [2])
);
defparam \core/cpuregs[33]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [1])
);
defparam \core/cpuregs[33]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n22152_5 ),
	.Q(\core/cpuregs[33] [0])
);
defparam \core/cpuregs[33]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [31])
);
defparam \core/cpuregs[34]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [30])
);
defparam \core/cpuregs[34]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [29])
);
defparam \core/cpuregs[34]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [28])
);
defparam \core/cpuregs[34]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [27])
);
defparam \core/cpuregs[34]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [26])
);
defparam \core/cpuregs[34]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [25])
);
defparam \core/cpuregs[34]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [24])
);
defparam \core/cpuregs[34]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [23])
);
defparam \core/cpuregs[34]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [22])
);
defparam \core/cpuregs[34]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [21])
);
defparam \core/cpuregs[34]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [20])
);
defparam \core/cpuregs[34]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [19])
);
defparam \core/cpuregs[34]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [18])
);
defparam \core/cpuregs[34]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [17])
);
defparam \core/cpuregs[34]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [16])
);
defparam \core/cpuregs[34]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [15])
);
defparam \core/cpuregs[34]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [14])
);
defparam \core/cpuregs[34]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [13])
);
defparam \core/cpuregs[34]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [12])
);
defparam \core/cpuregs[34]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [11])
);
defparam \core/cpuregs[34]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [10])
);
defparam \core/cpuregs[34]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [9])
);
defparam \core/cpuregs[34]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [8])
);
defparam \core/cpuregs[34]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [7])
);
defparam \core/cpuregs[34]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [6])
);
defparam \core/cpuregs[34]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [5])
);
defparam \core/cpuregs[34]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [4])
);
defparam \core/cpuregs[34]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [3])
);
defparam \core/cpuregs[34]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [2])
);
defparam \core/cpuregs[34]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [1])
);
defparam \core/cpuregs[34]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n22184_5 ),
	.Q(\core/cpuregs[34] [0])
);
defparam \core/cpuregs[34]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [31])
);
defparam \core/cpuregs[35]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [30])
);
defparam \core/cpuregs[35]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [29])
);
defparam \core/cpuregs[35]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [28])
);
defparam \core/cpuregs[35]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [27])
);
defparam \core/cpuregs[35]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [26])
);
defparam \core/cpuregs[35]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [25])
);
defparam \core/cpuregs[35]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [24])
);
defparam \core/cpuregs[35]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [23])
);
defparam \core/cpuregs[35]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [22])
);
defparam \core/cpuregs[35]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [21])
);
defparam \core/cpuregs[35]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [20])
);
defparam \core/cpuregs[35]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [19])
);
defparam \core/cpuregs[35]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [18])
);
defparam \core/cpuregs[35]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [17])
);
defparam \core/cpuregs[35]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [16])
);
defparam \core/cpuregs[35]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [15])
);
defparam \core/cpuregs[35]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [14])
);
defparam \core/cpuregs[35]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [13])
);
defparam \core/cpuregs[35]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [12])
);
defparam \core/cpuregs[35]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [11])
);
defparam \core/cpuregs[35]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [10])
);
defparam \core/cpuregs[35]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [9])
);
defparam \core/cpuregs[35]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [8])
);
defparam \core/cpuregs[35]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [7])
);
defparam \core/cpuregs[35]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [6])
);
defparam \core/cpuregs[35]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [5])
);
defparam \core/cpuregs[35]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [4])
);
defparam \core/cpuregs[35]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [3])
);
defparam \core/cpuregs[35]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [2])
);
defparam \core/cpuregs[35]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [1])
);
defparam \core/cpuregs[35]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in),
	.CE(\core/n22216_5 ),
	.Q(\core/cpuregs[35] [0])
);
defparam \core/cpuregs[35]_0_s0 .INIT=1'b0;
DFFC \core/dbg_mode_r_s0  (
	.D(dbg_mode_Z),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\core/dbg_mode_r )
);
defparam \core/dbg_mode_r_s0 .INIT=1'b0;
DFFR \core/wr_dcsr_ena_s0  (
	.D(\core/csrregs_write ),
	.CLK(clk_in),
	.RESET(\core/wr_dcsr_ena_13 ),
	.Q(wr_dcsr_ena_Z)
);
defparam \core/wr_dcsr_ena_s0 .INIT=1'b0;
DFFS \core/cmt_dcause_ena_s0  (
	.D(\core/n11077_3 ),
	.CLK(clk_in),
	.SET(\core/instr_dret ),
	.Q(cmt_dcause_ena_Z)
);
defparam \core/cmt_dcause_ena_s0 .INIT=1'b1;
DFFC \core/wr_dpc_ena_s0  (
	.D(\core/n11111_3 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(wr_dpc_ena_Z)
);
defparam \core/wr_dpc_ena_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_31_s0  (
	.D(\core/n11117_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[31])
);
defparam \core/cmt_dpc_31_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_30_s0  (
	.D(\core/n11118_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[30])
);
defparam \core/cmt_dpc_30_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_29_s0  (
	.D(\core/n11119_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[29])
);
defparam \core/cmt_dpc_29_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_28_s0  (
	.D(\core/n11120_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[28])
);
defparam \core/cmt_dpc_28_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_27_s0  (
	.D(\core/n11121_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[27])
);
defparam \core/cmt_dpc_27_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_26_s0  (
	.D(\core/n11122_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[26])
);
defparam \core/cmt_dpc_26_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_25_s0  (
	.D(\core/n11123_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[25])
);
defparam \core/cmt_dpc_25_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_24_s0  (
	.D(\core/n11124_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[24])
);
defparam \core/cmt_dpc_24_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_23_s0  (
	.D(\core/n11125_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[23])
);
defparam \core/cmt_dpc_23_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_22_s0  (
	.D(\core/n11126_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[22])
);
defparam \core/cmt_dpc_22_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_21_s0  (
	.D(\core/n11127_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[21])
);
defparam \core/cmt_dpc_21_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_20_s0  (
	.D(\core/n11128_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[20])
);
defparam \core/cmt_dpc_20_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_19_s0  (
	.D(\core/n11129_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[19])
);
defparam \core/cmt_dpc_19_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_18_s0  (
	.D(\core/n11130_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[18])
);
defparam \core/cmt_dpc_18_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_17_s0  (
	.D(\core/n11131_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[17])
);
defparam \core/cmt_dpc_17_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_16_s0  (
	.D(\core/n11132_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[16])
);
defparam \core/cmt_dpc_16_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_15_s0  (
	.D(\core/n11133_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[15])
);
defparam \core/cmt_dpc_15_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_14_s0  (
	.D(\core/n11134_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[14])
);
defparam \core/cmt_dpc_14_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_13_s0  (
	.D(\core/n11135_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[13])
);
defparam \core/cmt_dpc_13_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_12_s0  (
	.D(\core/n11136_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[12])
);
defparam \core/cmt_dpc_12_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_11_s0  (
	.D(\core/n11137_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[11])
);
defparam \core/cmt_dpc_11_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_10_s0  (
	.D(\core/n11138_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[10])
);
defparam \core/cmt_dpc_10_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_9_s0  (
	.D(\core/n11139_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[9])
);
defparam \core/cmt_dpc_9_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_8_s0  (
	.D(\core/n11140_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[8])
);
defparam \core/cmt_dpc_8_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_7_s0  (
	.D(\core/n11141_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[7])
);
defparam \core/cmt_dpc_7_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_6_s0  (
	.D(\core/n11142_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[6])
);
defparam \core/cmt_dpc_6_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_5_s0  (
	.D(\core/n11143_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[5])
);
defparam \core/cmt_dpc_5_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_4_s0  (
	.D(\core/n11144_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[4])
);
defparam \core/cmt_dpc_4_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_3_s0  (
	.D(\core/n11145_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[3])
);
defparam \core/cmt_dpc_3_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_2_s0  (
	.D(\core/n11146_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[2])
);
defparam \core/cmt_dpc_2_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_1_s0  (
	.D(\core/n11147_3 ),
	.CLK(clk_in),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[1])
);
defparam \core/cmt_dpc_1_s0 .INIT=1'b0;
DFFC \core/cmt_dpc_ena_buf_s0  (
	.D(\core/n11114_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(cmt_dpc_ena_Z)
);
defparam \core/cmt_dpc_ena_buf_s0 .INIT=1'b0;
DFFR \core/wr_dscratch_ena_s0  (
	.D(\core/n11225_3 ),
	.CLK(clk_in),
	.RESET(\core/wr_dscratch_ena_6 ),
	.Q(wr_dscratch_ena_Z)
);
defparam \core/wr_dscratch_ena_s0 .INIT=1'b0;
DFFCE \core/csr_mstatus_mie_s0  (
	.D(wr_csr_nxt_Z[3]),
	.CLK(clk_in),
	.CE(\core/n11234_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mstatus_mie )
);
defparam \core/csr_mstatus_mie_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_31_s0  (
	.D(wr_csr_nxt_Z[31]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [31])
);
defparam \core/csr_mscratch_31_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_30_s0  (
	.D(wr_csr_nxt_Z[30]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [30])
);
defparam \core/csr_mscratch_30_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_29_s0  (
	.D(wr_csr_nxt_Z[29]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [29])
);
defparam \core/csr_mscratch_29_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_28_s0  (
	.D(wr_csr_nxt_Z[28]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [28])
);
defparam \core/csr_mscratch_28_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_27_s0  (
	.D(wr_csr_nxt_Z[27]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [27])
);
defparam \core/csr_mscratch_27_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_26_s0  (
	.D(wr_csr_nxt_Z[26]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [26])
);
defparam \core/csr_mscratch_26_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_25_s0  (
	.D(wr_csr_nxt_Z[25]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [25])
);
defparam \core/csr_mscratch_25_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_24_s0  (
	.D(wr_csr_nxt_Z[24]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [24])
);
defparam \core/csr_mscratch_24_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_23_s0  (
	.D(wr_csr_nxt_Z[23]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [23])
);
defparam \core/csr_mscratch_23_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_22_s0  (
	.D(wr_csr_nxt_Z[22]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [22])
);
defparam \core/csr_mscratch_22_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_21_s0  (
	.D(wr_csr_nxt_Z[21]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [21])
);
defparam \core/csr_mscratch_21_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_20_s0  (
	.D(wr_csr_nxt_Z[20]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [20])
);
defparam \core/csr_mscratch_20_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_19_s0  (
	.D(wr_csr_nxt_Z[19]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [19])
);
defparam \core/csr_mscratch_19_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_18_s0  (
	.D(wr_csr_nxt_Z[18]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [18])
);
defparam \core/csr_mscratch_18_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_17_s0  (
	.D(wr_csr_nxt_Z[17]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [17])
);
defparam \core/csr_mscratch_17_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_16_s0  (
	.D(wr_csr_nxt_Z[16]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [16])
);
defparam \core/csr_mscratch_16_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_15_s0  (
	.D(wr_csr_nxt_Z[15]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [15])
);
defparam \core/csr_mscratch_15_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_14_s0  (
	.D(wr_csr_nxt_Z[14]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [14])
);
defparam \core/csr_mscratch_14_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_13_s0  (
	.D(wr_csr_nxt_Z[13]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [13])
);
defparam \core/csr_mscratch_13_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_12_s0  (
	.D(wr_csr_nxt_Z[12]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [12])
);
defparam \core/csr_mscratch_12_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_11_s0  (
	.D(wr_csr_nxt_Z[11]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [11])
);
defparam \core/csr_mscratch_11_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_10_s0  (
	.D(wr_csr_nxt_Z[10]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [10])
);
defparam \core/csr_mscratch_10_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_9_s0  (
	.D(wr_csr_nxt_Z[9]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [9])
);
defparam \core/csr_mscratch_9_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_8_s0  (
	.D(wr_csr_nxt_Z[8]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [8])
);
defparam \core/csr_mscratch_8_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_7_s0  (
	.D(wr_csr_nxt_Z[7]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [7])
);
defparam \core/csr_mscratch_7_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_6_s0  (
	.D(wr_csr_nxt_Z[6]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [6])
);
defparam \core/csr_mscratch_6_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_5_s0  (
	.D(wr_csr_nxt_Z[5]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [5])
);
defparam \core/csr_mscratch_5_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_4_s0  (
	.D(wr_csr_nxt_Z[4]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [4])
);
defparam \core/csr_mscratch_4_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_3_s0  (
	.D(wr_csr_nxt_Z[3]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [3])
);
defparam \core/csr_mscratch_3_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_2_s0  (
	.D(wr_csr_nxt_Z[2]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [2])
);
defparam \core/csr_mscratch_2_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_1_s0  (
	.D(wr_csr_nxt_Z[1]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [1])
);
defparam \core/csr_mscratch_1_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_0_s0  (
	.D(wr_csr_nxt_Z[0]),
	.CLK(clk_in),
	.CE(\core/n11244_6 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [0])
);
defparam \core/csr_mscratch_0_s0 .INIT=1'b0;
DFFC \core/csr_mcause_2_s0  (
	.D(\core/n11539_3 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [2])
);
defparam \core/csr_mcause_2_s0 .INIT=1'b0;
DFFC \core/csr_mcause_1_s0  (
	.D(\core/n11540_3 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [1])
);
defparam \core/csr_mcause_1_s0 .INIT=1'b0;
DFFCE \core/csr_mie_meie_s0  (
	.D(wr_csr_nxt_Z[11]),
	.CLK(clk_in),
	.CE(\core/n11581_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mie_meie )
);
defparam \core/csr_mie_meie_s0 .INIT=1'b0;
DFFCE \core/csr_mie_mtie_s0  (
	.D(wr_csr_nxt_Z[7]),
	.CLK(clk_in),
	.CE(\core/n11581_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mie_mtie )
);
defparam \core/csr_mie_mtie_s0 .INIT=1'b0;
DFFC \core/csr_mip_meip_s0  (
	.D(\core/n11457_3 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\core/csr_mip_meip )
);
defparam \core/csr_mip_meip_s0 .INIT=1'b0;
DFFC \core/csr_mip_mtip_s0  (
	.D(\core/next_irq_pending [0]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\core/csr_mip_mtip )
);
defparam \core/csr_mip_mtip_s0 .INIT=1'b0;
DFFR \core/trap_s0  (
	.D(\core/cpu_state.cpu_state_trap ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/trap )
);
defparam \core/trap_s0 .INIT=1'b0;
DFF \core/reg_sh_4_s0  (
	.D(\core/n15527_8 ),
	.CLK(clk_in),
	.Q(\core/reg_sh [4])
);
defparam \core/reg_sh_4_s0 .INIT=1'b0;
DFF \core/reg_sh_3_s0  (
	.D(\core/n15528_8 ),
	.CLK(clk_in),
	.Q(\core/reg_sh [3])
);
defparam \core/reg_sh_3_s0 .INIT=1'b0;
DFF \core/reg_sh_2_s0  (
	.D(\core/n15529_8 ),
	.CLK(clk_in),
	.Q(\core/reg_sh [2])
);
defparam \core/reg_sh_2_s0 .INIT=1'b0;
DFF \core/reg_sh_1_s0  (
	.D(\core/n15530_9 ),
	.CLK(clk_in),
	.Q(\core/reg_sh [1])
);
defparam \core/reg_sh_1_s0 .INIT=1'b0;
DFF \core/reg_sh_0_s0  (
	.D(\core/n15531_9 ),
	.CLK(clk_in),
	.Q(\core/reg_sh [0])
);
defparam \core/reg_sh_0_s0 .INIT=1'b0;
DFFR \core/reg_out_31_s0  (
	.D(\core/n15196_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [31])
);
defparam \core/reg_out_31_s0 .INIT=1'b0;
DFFR \core/reg_out_30_s0  (
	.D(\core/n15197_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [30])
);
defparam \core/reg_out_30_s0 .INIT=1'b0;
DFFR \core/reg_out_29_s0  (
	.D(\core/n15198_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [29])
);
defparam \core/reg_out_29_s0 .INIT=1'b0;
DFFR \core/reg_out_28_s0  (
	.D(\core/n15199_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [28])
);
defparam \core/reg_out_28_s0 .INIT=1'b0;
DFFR \core/reg_out_27_s0  (
	.D(\core/n15200_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [27])
);
defparam \core/reg_out_27_s0 .INIT=1'b0;
DFFR \core/reg_out_26_s0  (
	.D(\core/n15201_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [26])
);
defparam \core/reg_out_26_s0 .INIT=1'b0;
DFFR \core/reg_out_25_s0  (
	.D(\core/n15202_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [25])
);
defparam \core/reg_out_25_s0 .INIT=1'b0;
DFFS \core/reg_out_24_s0  (
	.D(\core/n15203_11 ),
	.CLK(clk_in),
	.SET(n519_5),
	.Q(\core/reg_out [24])
);
defparam \core/reg_out_24_s0 .INIT=1'b1;
DFFR \core/reg_out_23_s0  (
	.D(\core/n15204_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [23])
);
defparam \core/reg_out_23_s0 .INIT=1'b0;
DFFR \core/reg_out_22_s0  (
	.D(\core/n15205_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [22])
);
defparam \core/reg_out_22_s0 .INIT=1'b0;
DFFR \core/reg_out_21_s0  (
	.D(\core/n15206_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [21])
);
defparam \core/reg_out_21_s0 .INIT=1'b0;
DFFR \core/reg_out_20_s0  (
	.D(\core/n15207_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [20])
);
defparam \core/reg_out_20_s0 .INIT=1'b0;
DFFR \core/reg_out_19_s0  (
	.D(\core/n15208_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [19])
);
defparam \core/reg_out_19_s0 .INIT=1'b0;
DFFR \core/reg_out_18_s0  (
	.D(\core/n15209_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [18])
);
defparam \core/reg_out_18_s0 .INIT=1'b0;
DFFR \core/reg_out_17_s0  (
	.D(\core/n15210_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [17])
);
defparam \core/reg_out_17_s0 .INIT=1'b0;
DFFR \core/reg_out_16_s0  (
	.D(\core/n15211_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [16])
);
defparam \core/reg_out_16_s0 .INIT=1'b0;
DFFS \core/reg_out_15_s0  (
	.D(\core/n15212_11 ),
	.CLK(clk_in),
	.SET(n519_5),
	.Q(\core/reg_out [15])
);
defparam \core/reg_out_15_s0 .INIT=1'b1;
DFFR \core/reg_out_14_s0  (
	.D(\core/n15213_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [14])
);
defparam \core/reg_out_14_s0 .INIT=1'b0;
DFFR \core/reg_out_13_s0  (
	.D(\core/n15214_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [13])
);
defparam \core/reg_out_13_s0 .INIT=1'b0;
DFFR \core/reg_out_12_s0  (
	.D(\core/n15215_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [12])
);
defparam \core/reg_out_12_s0 .INIT=1'b0;
DFFR \core/reg_out_11_s0  (
	.D(\core/n15216_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [11])
);
defparam \core/reg_out_11_s0 .INIT=1'b0;
DFFR \core/reg_out_10_s0  (
	.D(\core/n15217_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [10])
);
defparam \core/reg_out_10_s0 .INIT=1'b0;
DFFR \core/reg_out_9_s0  (
	.D(\core/n15218_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [9])
);
defparam \core/reg_out_9_s0 .INIT=1'b0;
DFFR \core/reg_out_8_s0  (
	.D(\core/n15219_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [8])
);
defparam \core/reg_out_8_s0 .INIT=1'b0;
DFFR \core/reg_out_7_s0  (
	.D(\core/n15220_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [7])
);
defparam \core/reg_out_7_s0 .INIT=1'b0;
DFFR \core/reg_out_6_s0  (
	.D(\core/n15221_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [6])
);
defparam \core/reg_out_6_s0 .INIT=1'b0;
DFFR \core/reg_out_5_s0  (
	.D(\core/n15222_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [5])
);
defparam \core/reg_out_5_s0 .INIT=1'b0;
DFFR \core/reg_out_4_s0  (
	.D(\core/n15223_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [4])
);
defparam \core/reg_out_4_s0 .INIT=1'b0;
DFFR \core/reg_out_3_s0  (
	.D(\core/n15224_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [3])
);
defparam \core/reg_out_3_s0 .INIT=1'b0;
DFFR \core/reg_out_2_s0  (
	.D(\core/n15225_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [2])
);
defparam \core/reg_out_2_s0 .INIT=1'b0;
DFFR \core/reg_out_1_s0  (
	.D(\core/n15226_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [1])
);
defparam \core/reg_out_1_s0 .INIT=1'b0;
DFFR \core/reg_out_0_s0  (
	.D(\core/n15227_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/reg_out [0])
);
defparam \core/reg_out_0_s0 .INIT=1'b0;
DFF \core/alu_out_q_31_s0  (
	.D(\core/alu_out [31]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [31])
);
defparam \core/alu_out_q_31_s0 .INIT=1'b0;
DFF \core/alu_out_q_30_s0  (
	.D(\core/alu_out [30]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [30])
);
defparam \core/alu_out_q_30_s0 .INIT=1'b0;
DFF \core/alu_out_q_29_s0  (
	.D(\core/alu_out [29]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [29])
);
defparam \core/alu_out_q_29_s0 .INIT=1'b0;
DFF \core/alu_out_q_28_s0  (
	.D(\core/alu_out [28]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [28])
);
defparam \core/alu_out_q_28_s0 .INIT=1'b0;
DFF \core/alu_out_q_27_s0  (
	.D(\core/alu_out [27]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [27])
);
defparam \core/alu_out_q_27_s0 .INIT=1'b0;
DFF \core/alu_out_q_26_s0  (
	.D(\core/alu_out [26]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [26])
);
defparam \core/alu_out_q_26_s0 .INIT=1'b0;
DFF \core/alu_out_q_25_s0  (
	.D(\core/alu_out [25]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [25])
);
defparam \core/alu_out_q_25_s0 .INIT=1'b0;
DFF \core/alu_out_q_24_s0  (
	.D(\core/alu_out [24]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [24])
);
defparam \core/alu_out_q_24_s0 .INIT=1'b0;
DFF \core/alu_out_q_23_s0  (
	.D(\core/alu_out [23]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [23])
);
defparam \core/alu_out_q_23_s0 .INIT=1'b0;
DFF \core/alu_out_q_22_s0  (
	.D(\core/alu_out [22]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [22])
);
defparam \core/alu_out_q_22_s0 .INIT=1'b0;
DFF \core/alu_out_q_21_s0  (
	.D(\core/alu_out [21]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [21])
);
defparam \core/alu_out_q_21_s0 .INIT=1'b0;
DFF \core/alu_out_q_20_s0  (
	.D(\core/alu_out [20]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [20])
);
defparam \core/alu_out_q_20_s0 .INIT=1'b0;
DFF \core/alu_out_q_19_s0  (
	.D(\core/alu_out [19]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [19])
);
defparam \core/alu_out_q_19_s0 .INIT=1'b0;
DFF \core/alu_out_q_18_s0  (
	.D(\core/alu_out [18]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [18])
);
defparam \core/alu_out_q_18_s0 .INIT=1'b0;
DFF \core/alu_out_q_17_s0  (
	.D(\core/alu_out [17]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [17])
);
defparam \core/alu_out_q_17_s0 .INIT=1'b0;
DFF \core/alu_out_q_16_s0  (
	.D(\core/alu_out [16]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [16])
);
defparam \core/alu_out_q_16_s0 .INIT=1'b0;
DFF \core/alu_out_q_15_s0  (
	.D(\core/alu_out [15]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [15])
);
defparam \core/alu_out_q_15_s0 .INIT=1'b0;
DFF \core/alu_out_q_14_s0  (
	.D(\core/alu_out [14]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [14])
);
defparam \core/alu_out_q_14_s0 .INIT=1'b0;
DFF \core/alu_out_q_13_s0  (
	.D(\core/alu_out [13]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [13])
);
defparam \core/alu_out_q_13_s0 .INIT=1'b0;
DFF \core/alu_out_q_12_s0  (
	.D(\core/alu_out [12]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [12])
);
defparam \core/alu_out_q_12_s0 .INIT=1'b0;
DFF \core/alu_out_q_11_s0  (
	.D(\core/alu_out [11]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [11])
);
defparam \core/alu_out_q_11_s0 .INIT=1'b0;
DFF \core/alu_out_q_10_s0  (
	.D(\core/alu_out [10]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [10])
);
defparam \core/alu_out_q_10_s0 .INIT=1'b0;
DFF \core/alu_out_q_9_s0  (
	.D(\core/alu_out [9]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [9])
);
defparam \core/alu_out_q_9_s0 .INIT=1'b0;
DFF \core/alu_out_q_8_s0  (
	.D(\core/alu_out [8]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [8])
);
defparam \core/alu_out_q_8_s0 .INIT=1'b0;
DFF \core/alu_out_q_7_s0  (
	.D(\core/alu_out [7]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [7])
);
defparam \core/alu_out_q_7_s0 .INIT=1'b0;
DFF \core/alu_out_q_6_s0  (
	.D(\core/alu_out [6]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [6])
);
defparam \core/alu_out_q_6_s0 .INIT=1'b0;
DFF \core/alu_out_q_5_s0  (
	.D(\core/alu_out [5]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [5])
);
defparam \core/alu_out_q_5_s0 .INIT=1'b0;
DFF \core/alu_out_q_4_s0  (
	.D(\core/alu_out [4]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [4])
);
defparam \core/alu_out_q_4_s0 .INIT=1'b0;
DFF \core/alu_out_q_3_s0  (
	.D(\core/alu_out [3]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [3])
);
defparam \core/alu_out_q_3_s0 .INIT=1'b0;
DFF \core/alu_out_q_2_s0  (
	.D(\core/alu_out [2]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [2])
);
defparam \core/alu_out_q_2_s0 .INIT=1'b0;
DFF \core/alu_out_q_1_s0  (
	.D(\core/alu_out [1]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [1])
);
defparam \core/alu_out_q_1_s0 .INIT=1'b0;
DFF \core/alu_out_q_0_s0  (
	.D(\core/alu_out [0]),
	.CLK(clk_in),
	.Q(\core/alu_out_q [0])
);
defparam \core/alu_out_q_0_s0 .INIT=1'b0;
DFFSE \core/pcpi_timeout_counter_3_s0  (
	.D(\core/n12095_2 ),
	.CLK(clk_in),
	.CE(\core/n12092_7 ),
	.SET(\core/n12130_6 ),
	.Q(\core/pcpi_timeout_counter [3])
);
defparam \core/pcpi_timeout_counter_3_s0 .INIT=1'b1;
DFFSE \core/pcpi_timeout_counter_2_s0  (
	.D(\core/n12096_2 ),
	.CLK(clk_in),
	.CE(\core/n12092_7 ),
	.SET(\core/n12130_6 ),
	.Q(\core/pcpi_timeout_counter [2])
);
defparam \core/pcpi_timeout_counter_2_s0 .INIT=1'b1;
DFFSE \core/pcpi_timeout_counter_1_s0  (
	.D(\core/n12097_2 ),
	.CLK(clk_in),
	.CE(\core/n12092_7 ),
	.SET(\core/n12130_6 ),
	.Q(\core/pcpi_timeout_counter [1])
);
defparam \core/pcpi_timeout_counter_1_s0 .INIT=1'b1;
DFFR \core/pcpi_timeout_s0  (
	.D(\core/n11326_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/pcpi_timeout )
);
defparam \core/pcpi_timeout_s0 .INIT=1'b0;
DFFR \core/csr_cycle_31_s0  (
	.D(\core/n12136_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [31])
);
defparam \core/csr_cycle_31_s0 .INIT=1'b0;
DFFR \core/csr_cycle_30_s0  (
	.D(\core/n12137_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [30])
);
defparam \core/csr_cycle_30_s0 .INIT=1'b0;
DFFR \core/csr_cycle_29_s0  (
	.D(\core/n12138_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [29])
);
defparam \core/csr_cycle_29_s0 .INIT=1'b0;
DFFR \core/csr_cycle_28_s0  (
	.D(\core/n12139_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [28])
);
defparam \core/csr_cycle_28_s0 .INIT=1'b0;
DFFR \core/csr_cycle_27_s0  (
	.D(\core/n12140_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [27])
);
defparam \core/csr_cycle_27_s0 .INIT=1'b0;
DFFR \core/csr_cycle_26_s0  (
	.D(\core/n12141_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [26])
);
defparam \core/csr_cycle_26_s0 .INIT=1'b0;
DFFR \core/csr_cycle_25_s0  (
	.D(\core/n12142_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [25])
);
defparam \core/csr_cycle_25_s0 .INIT=1'b0;
DFFR \core/csr_cycle_24_s0  (
	.D(\core/n12143_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [24])
);
defparam \core/csr_cycle_24_s0 .INIT=1'b0;
DFFR \core/csr_cycle_23_s0  (
	.D(\core/n12144_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [23])
);
defparam \core/csr_cycle_23_s0 .INIT=1'b0;
DFFR \core/csr_cycle_22_s0  (
	.D(\core/n12145_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [22])
);
defparam \core/csr_cycle_22_s0 .INIT=1'b0;
DFFR \core/csr_cycle_21_s0  (
	.D(\core/n12146_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [21])
);
defparam \core/csr_cycle_21_s0 .INIT=1'b0;
DFFR \core/csr_cycle_20_s0  (
	.D(\core/n12147_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [20])
);
defparam \core/csr_cycle_20_s0 .INIT=1'b0;
DFFR \core/csr_cycle_19_s0  (
	.D(\core/n12148_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [19])
);
defparam \core/csr_cycle_19_s0 .INIT=1'b0;
DFFR \core/csr_cycle_18_s0  (
	.D(\core/n12149_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [18])
);
defparam \core/csr_cycle_18_s0 .INIT=1'b0;
DFFR \core/csr_cycle_17_s0  (
	.D(\core/n12150_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [17])
);
defparam \core/csr_cycle_17_s0 .INIT=1'b0;
DFFR \core/csr_cycle_16_s0  (
	.D(\core/n12151_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [16])
);
defparam \core/csr_cycle_16_s0 .INIT=1'b0;
DFFR \core/csr_cycle_15_s0  (
	.D(\core/n12152_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [15])
);
defparam \core/csr_cycle_15_s0 .INIT=1'b0;
DFFR \core/csr_cycle_14_s0  (
	.D(\core/n12153_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [14])
);
defparam \core/csr_cycle_14_s0 .INIT=1'b0;
DFFR \core/csr_cycle_13_s0  (
	.D(\core/n12154_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [13])
);
defparam \core/csr_cycle_13_s0 .INIT=1'b0;
DFFR \core/csr_cycle_12_s0  (
	.D(\core/n12155_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [12])
);
defparam \core/csr_cycle_12_s0 .INIT=1'b0;
DFFR \core/csr_cycle_11_s0  (
	.D(\core/n12156_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [11])
);
defparam \core/csr_cycle_11_s0 .INIT=1'b0;
DFFR \core/csr_cycle_10_s0  (
	.D(\core/n12157_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [10])
);
defparam \core/csr_cycle_10_s0 .INIT=1'b0;
DFFR \core/csr_cycle_9_s0  (
	.D(\core/n12158_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [9])
);
defparam \core/csr_cycle_9_s0 .INIT=1'b0;
DFFR \core/csr_cycle_8_s0  (
	.D(\core/n12159_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [8])
);
defparam \core/csr_cycle_8_s0 .INIT=1'b0;
DFFR \core/csr_cycle_7_s0  (
	.D(\core/n12160_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [7])
);
defparam \core/csr_cycle_7_s0 .INIT=1'b0;
DFFR \core/csr_cycle_6_s0  (
	.D(\core/n12161_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [6])
);
defparam \core/csr_cycle_6_s0 .INIT=1'b0;
DFFR \core/csr_cycle_5_s0  (
	.D(\core/n12162_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [5])
);
defparam \core/csr_cycle_5_s0 .INIT=1'b0;
DFFR \core/csr_cycle_4_s0  (
	.D(\core/n12163_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [4])
);
defparam \core/csr_cycle_4_s0 .INIT=1'b0;
DFFR \core/csr_cycle_3_s0  (
	.D(\core/n12164_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [3])
);
defparam \core/csr_cycle_3_s0 .INIT=1'b0;
DFFR \core/csr_cycle_2_s0  (
	.D(\core/n12165_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [2])
);
defparam \core/csr_cycle_2_s0 .INIT=1'b0;
DFFR \core/csr_cycle_1_s0  (
	.D(\core/n12166_1 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [1])
);
defparam \core/csr_cycle_1_s0 .INIT=1'b0;
DFFR \core/csr_cycle_0_s0  (
	.D(\core/n12167_5 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycle [0])
);
defparam \core/csr_cycle_0_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_31_s0  (
	.D(\core/n12234_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [31])
);
defparam \core/csr_cycleh_31_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_30_s0  (
	.D(\core/n12235_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [30])
);
defparam \core/csr_cycleh_30_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_29_s0  (
	.D(\core/n12236_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [29])
);
defparam \core/csr_cycleh_29_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_28_s0  (
	.D(\core/n12237_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [28])
);
defparam \core/csr_cycleh_28_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_27_s0  (
	.D(\core/n12238_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [27])
);
defparam \core/csr_cycleh_27_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_26_s0  (
	.D(\core/n12239_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [26])
);
defparam \core/csr_cycleh_26_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_25_s0  (
	.D(\core/n12240_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [25])
);
defparam \core/csr_cycleh_25_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_24_s0  (
	.D(\core/n12241_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [24])
);
defparam \core/csr_cycleh_24_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_23_s0  (
	.D(\core/n12242_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [23])
);
defparam \core/csr_cycleh_23_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_22_s0  (
	.D(\core/n12243_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [22])
);
defparam \core/csr_cycleh_22_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_21_s0  (
	.D(\core/n12244_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [21])
);
defparam \core/csr_cycleh_21_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_20_s0  (
	.D(\core/n12245_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [20])
);
defparam \core/csr_cycleh_20_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_19_s0  (
	.D(\core/n12246_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [19])
);
defparam \core/csr_cycleh_19_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_18_s0  (
	.D(\core/n12247_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [18])
);
defparam \core/csr_cycleh_18_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_17_s0  (
	.D(\core/n12248_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [17])
);
defparam \core/csr_cycleh_17_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_16_s0  (
	.D(\core/n12249_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [16])
);
defparam \core/csr_cycleh_16_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_15_s0  (
	.D(\core/n12250_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [15])
);
defparam \core/csr_cycleh_15_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_14_s0  (
	.D(\core/n12251_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [14])
);
defparam \core/csr_cycleh_14_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_13_s0  (
	.D(\core/n12252_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [13])
);
defparam \core/csr_cycleh_13_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_12_s0  (
	.D(\core/n12253_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [12])
);
defparam \core/csr_cycleh_12_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_11_s0  (
	.D(\core/n12254_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [11])
);
defparam \core/csr_cycleh_11_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_10_s0  (
	.D(\core/n12255_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [10])
);
defparam \core/csr_cycleh_10_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_9_s0  (
	.D(\core/n12256_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [9])
);
defparam \core/csr_cycleh_9_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_8_s0  (
	.D(\core/n12257_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [8])
);
defparam \core/csr_cycleh_8_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_7_s0  (
	.D(\core/n12258_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [7])
);
defparam \core/csr_cycleh_7_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_6_s0  (
	.D(\core/n12259_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [6])
);
defparam \core/csr_cycleh_6_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_5_s0  (
	.D(\core/n12260_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [5])
);
defparam \core/csr_cycleh_5_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_4_s0  (
	.D(\core/n12261_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [4])
);
defparam \core/csr_cycleh_4_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_3_s0  (
	.D(\core/n12262_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [3])
);
defparam \core/csr_cycleh_3_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_2_s0  (
	.D(\core/n12263_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [2])
);
defparam \core/csr_cycleh_2_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_1_s0  (
	.D(\core/n12264_1 ),
	.CLK(clk_in),
	.CE(\core/n12232_15 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [1])
);
defparam \core/csr_cycleh_1_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_31_s0  (
	.D(\core/n15058_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [31])
);
defparam \core/next_irq_pending_31_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_30_s0  (
	.D(\core/n15059_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [30])
);
defparam \core/next_irq_pending_30_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_29_s0  (
	.D(\core/n15060_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [29])
);
defparam \core/next_irq_pending_29_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_28_s0  (
	.D(\core/n15061_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [28])
);
defparam \core/next_irq_pending_28_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_27_s0  (
	.D(\core/n15062_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [27])
);
defparam \core/next_irq_pending_27_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_26_s0  (
	.D(\core/n15063_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [26])
);
defparam \core/next_irq_pending_26_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_25_s0  (
	.D(\core/n15064_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [25])
);
defparam \core/next_irq_pending_25_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_24_s0  (
	.D(\core/n15065_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [24])
);
defparam \core/next_irq_pending_24_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_23_s0  (
	.D(\core/n15066_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [23])
);
defparam \core/next_irq_pending_23_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_22_s0  (
	.D(\core/n15067_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [22])
);
defparam \core/next_irq_pending_22_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_21_s0  (
	.D(\core/n15068_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [21])
);
defparam \core/next_irq_pending_21_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_20_s0  (
	.D(\core/n15069_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [20])
);
defparam \core/next_irq_pending_20_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_19_s0  (
	.D(\core/n15070_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [19])
);
defparam \core/next_irq_pending_19_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_18_s0  (
	.D(\core/n15071_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [18])
);
defparam \core/next_irq_pending_18_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_17_s0  (
	.D(\core/n15072_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [17])
);
defparam \core/next_irq_pending_17_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_16_s0  (
	.D(\core/n15073_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [16])
);
defparam \core/next_irq_pending_16_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_15_s0  (
	.D(\core/n15074_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [15])
);
defparam \core/next_irq_pending_15_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_14_s0  (
	.D(\core/n15075_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [14])
);
defparam \core/next_irq_pending_14_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_13_s0  (
	.D(\core/n15076_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [13])
);
defparam \core/next_irq_pending_13_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_12_s0  (
	.D(\core/n15077_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [12])
);
defparam \core/next_irq_pending_12_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_11_s0  (
	.D(\core/n15078_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [11])
);
defparam \core/next_irq_pending_11_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_10_s0  (
	.D(\core/n15079_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [10])
);
defparam \core/next_irq_pending_10_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_9_s0  (
	.D(\core/n15080_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [9])
);
defparam \core/next_irq_pending_9_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_8_s0  (
	.D(\core/n15081_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [8])
);
defparam \core/next_irq_pending_8_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_7_s0  (
	.D(\core/n15082_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [7])
);
defparam \core/next_irq_pending_7_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_6_s0  (
	.D(\core/n15083_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [6])
);
defparam \core/next_irq_pending_6_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_4_s0  (
	.D(\core/n15085_5 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [4])
);
defparam \core/next_irq_pending_4_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_3_s0  (
	.D(\core/n15087_18 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [3])
);
defparam \core/next_irq_pending_3_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_1_s0  (
	.D(\core/n15090_16 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [1])
);
defparam \core/next_irq_pending_1_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_0_s0  (
	.D(\core/n15091_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [0])
);
defparam \core/next_irq_pending_0_s0 .INIT=1'b0;
DFF \core/decoder_trigger_s0  (
	.D(\core/n16134_3 ),
	.CLK(clk_in),
	.Q(\core/decoder_trigger )
);
defparam \core/decoder_trigger_s0 .INIT=1'b0;
DFFR \core/decoder_pseudo_trigger_s0  (
	.D(\core/n15635_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/decoder_pseudo_trigger )
);
defparam \core/decoder_pseudo_trigger_s0 .INIT=1'b0;
DFFR \core/do_waitirq_s0  (
	.D(\core/n15970_7 ),
	.CLK(clk_in),
	.RESET(\core/n15970_14 ),
	.Q(\core/do_waitirq )
);
defparam \core/do_waitirq_s0 .INIT=1'b0;
DFFRE \core/reg_pc_31_s0  (
	.D(\core/n12634_17 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [31])
);
defparam \core/reg_pc_31_s0 .INIT=1'b0;
DFFRE \core/reg_pc_30_s0  (
	.D(\core/n12636_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [30])
);
defparam \core/reg_pc_30_s0 .INIT=1'b0;
DFFRE \core/reg_pc_29_s0  (
	.D(\core/n12638_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [29])
);
defparam \core/reg_pc_29_s0 .INIT=1'b0;
DFFSE \core/reg_pc_28_s0  (
	.D(\core/n12640_15 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.SET(n519_5),
	.Q(\core/reg_pc [28])
);
defparam \core/reg_pc_28_s0 .INIT=1'b1;
DFFRE \core/reg_pc_27_s0  (
	.D(\core/n12642_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [27])
);
defparam \core/reg_pc_27_s0 .INIT=1'b0;
DFFRE \core/reg_pc_26_s0  (
	.D(\core/n12644_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [26])
);
defparam \core/reg_pc_26_s0 .INIT=1'b0;
DFFRE \core/reg_pc_25_s0  (
	.D(\core/n12646_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [25])
);
defparam \core/reg_pc_25_s0 .INIT=1'b0;
DFFRE \core/reg_pc_24_s0  (
	.D(\core/n12648_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [24])
);
defparam \core/reg_pc_24_s0 .INIT=1'b0;
DFFRE \core/reg_pc_23_s0  (
	.D(\core/n12650_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [23])
);
defparam \core/reg_pc_23_s0 .INIT=1'b0;
DFFSE \core/reg_pc_22_s0  (
	.D(\core/n12652_15 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.SET(n519_5),
	.Q(\core/reg_pc [22])
);
defparam \core/reg_pc_22_s0 .INIT=1'b1;
DFFRE \core/reg_pc_21_s0  (
	.D(\core/n12654_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [21])
);
defparam \core/reg_pc_21_s0 .INIT=1'b0;
DFFRE \core/reg_pc_20_s0  (
	.D(\core/n12656_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [20])
);
defparam \core/reg_pc_20_s0 .INIT=1'b0;
DFFRE \core/reg_pc_19_s0  (
	.D(\core/n12658_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [19])
);
defparam \core/reg_pc_19_s0 .INIT=1'b0;
DFFRE \core/reg_pc_18_s0  (
	.D(\core/n12660_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [18])
);
defparam \core/reg_pc_18_s0 .INIT=1'b0;
DFFRE \core/reg_pc_17_s0  (
	.D(\core/n12662_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [17])
);
defparam \core/reg_pc_17_s0 .INIT=1'b0;
DFFRE \core/reg_pc_16_s0  (
	.D(\core/n12664_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [16])
);
defparam \core/reg_pc_16_s0 .INIT=1'b0;
DFFRE \core/reg_pc_15_s0  (
	.D(\core/n12666_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [15])
);
defparam \core/reg_pc_15_s0 .INIT=1'b0;
DFFRE \core/reg_pc_14_s0  (
	.D(\core/n12668_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [14])
);
defparam \core/reg_pc_14_s0 .INIT=1'b0;
DFFRE \core/reg_pc_13_s0  (
	.D(\core/n12670_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [13])
);
defparam \core/reg_pc_13_s0 .INIT=1'b0;
DFFRE \core/reg_pc_12_s0  (
	.D(\core/n12672_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [12])
);
defparam \core/reg_pc_12_s0 .INIT=1'b0;
DFFRE \core/reg_pc_11_s0  (
	.D(\core/n12674_15 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [11])
);
defparam \core/reg_pc_11_s0 .INIT=1'b0;
DFFRE \core/reg_pc_10_s0  (
	.D(\core/n12676_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [10])
);
defparam \core/reg_pc_10_s0 .INIT=1'b0;
DFFRE \core/reg_pc_9_s0  (
	.D(\core/n12678_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [9])
);
defparam \core/reg_pc_9_s0 .INIT=1'b0;
DFFRE \core/reg_pc_8_s0  (
	.D(\core/n12680_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [8])
);
defparam \core/reg_pc_8_s0 .INIT=1'b0;
DFFRE \core/reg_pc_7_s0  (
	.D(\core/n12682_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [7])
);
defparam \core/reg_pc_7_s0 .INIT=1'b0;
DFFRE \core/reg_pc_6_s0  (
	.D(\core/n12684_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [6])
);
defparam \core/reg_pc_6_s0 .INIT=1'b0;
DFFRE \core/reg_pc_5_s0  (
	.D(\core/n12686_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [5])
);
defparam \core/reg_pc_5_s0 .INIT=1'b0;
DFFRE \core/reg_pc_4_s0  (
	.D(\core/n12688_15 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [4])
);
defparam \core/reg_pc_4_s0 .INIT=1'b0;
DFFRE \core/reg_pc_3_s0  (
	.D(\core/n12690_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [3])
);
defparam \core/reg_pc_3_s0 .INIT=1'b0;
DFFRE \core/reg_pc_2_s0  (
	.D(\core/n12692_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [2])
);
defparam \core/reg_pc_2_s0 .INIT=1'b0;
DFFRE \core/reg_pc_1_s0  (
	.D(\core/n12694_12 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [1])
);
defparam \core/reg_pc_1_s0 .INIT=1'b0;
DFFRE \core/reg_pc_0_s0  (
	.D(GND),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [0])
);
defparam \core/reg_pc_0_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_31_s0  (
	.D(\core/n13435_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [31])
);
defparam \core/reg_next_pc_31_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_30_s0  (
	.D(\core/n13436_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [30])
);
defparam \core/reg_next_pc_30_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_29_s0  (
	.D(\core/n13437_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [29])
);
defparam \core/reg_next_pc_29_s0 .INIT=1'b0;
DFFSE \core/reg_next_pc_28_s0  (
	.D(\core/n13438_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.SET(n519_5),
	.Q(\core/reg_next_pc [28])
);
defparam \core/reg_next_pc_28_s0 .INIT=1'b1;
DFFRE \core/reg_next_pc_27_s0  (
	.D(\core/n13439_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [27])
);
defparam \core/reg_next_pc_27_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_26_s0  (
	.D(\core/n13440_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [26])
);
defparam \core/reg_next_pc_26_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_25_s0  (
	.D(\core/n13441_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [25])
);
defparam \core/reg_next_pc_25_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_24_s0  (
	.D(\core/n13442_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [24])
);
defparam \core/reg_next_pc_24_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_23_s0  (
	.D(\core/n13443_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [23])
);
defparam \core/reg_next_pc_23_s0 .INIT=1'b0;
DFFSE \core/reg_next_pc_22_s0  (
	.D(\core/n13444_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.SET(n519_5),
	.Q(\core/reg_next_pc [22])
);
defparam \core/reg_next_pc_22_s0 .INIT=1'b1;
DFFRE \core/reg_next_pc_21_s0  (
	.D(\core/n13445_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [21])
);
defparam \core/reg_next_pc_21_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_20_s0  (
	.D(\core/n13446_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [20])
);
defparam \core/reg_next_pc_20_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_19_s0  (
	.D(\core/n13447_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [19])
);
defparam \core/reg_next_pc_19_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_18_s0  (
	.D(\core/n13448_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [18])
);
defparam \core/reg_next_pc_18_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_17_s0  (
	.D(\core/n13449_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [17])
);
defparam \core/reg_next_pc_17_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_16_s0  (
	.D(\core/n13450_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [16])
);
defparam \core/reg_next_pc_16_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_15_s0  (
	.D(\core/n13451_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [15])
);
defparam \core/reg_next_pc_15_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_14_s0  (
	.D(\core/n13452_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [14])
);
defparam \core/reg_next_pc_14_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_13_s0  (
	.D(\core/n13453_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [13])
);
defparam \core/reg_next_pc_13_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_12_s0  (
	.D(\core/n13454_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [12])
);
defparam \core/reg_next_pc_12_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_11_s0  (
	.D(\core/n13455_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [11])
);
defparam \core/reg_next_pc_11_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_10_s0  (
	.D(\core/n13456_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [10])
);
defparam \core/reg_next_pc_10_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_9_s0  (
	.D(\core/n13457_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [9])
);
defparam \core/reg_next_pc_9_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_8_s0  (
	.D(\core/n13458_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [8])
);
defparam \core/reg_next_pc_8_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_7_s0  (
	.D(\core/n13459_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [7])
);
defparam \core/reg_next_pc_7_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_6_s0  (
	.D(\core/n13460_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [6])
);
defparam \core/reg_next_pc_6_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_5_s0  (
	.D(\core/n13461_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [5])
);
defparam \core/reg_next_pc_5_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_4_s0  (
	.D(\core/n13462_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [4])
);
defparam \core/reg_next_pc_4_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_3_s0  (
	.D(\core/n13463_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [3])
);
defparam \core/reg_next_pc_3_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_2_s0  (
	.D(\core/n13464_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [2])
);
defparam \core/reg_next_pc_2_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_1_s0  (
	.D(\core/n13465_4 ),
	.CLK(clk_in),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [1])
);
defparam \core/reg_next_pc_1_s0 .INIT=1'b0;
DFFRE \core/csr_instret_31_s0  (
	.D(\core/n12874_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [31])
);
defparam \core/csr_instret_31_s0 .INIT=1'b0;
DFFRE \core/csr_instret_30_s0  (
	.D(\core/n12875_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [30])
);
defparam \core/csr_instret_30_s0 .INIT=1'b0;
DFFRE \core/csr_instret_29_s0  (
	.D(\core/n12876_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [29])
);
defparam \core/csr_instret_29_s0 .INIT=1'b0;
DFFRE \core/csr_instret_28_s0  (
	.D(\core/n12877_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [28])
);
defparam \core/csr_instret_28_s0 .INIT=1'b0;
DFFRE \core/csr_instret_27_s0  (
	.D(\core/n12878_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [27])
);
defparam \core/csr_instret_27_s0 .INIT=1'b0;
DFFRE \core/csr_instret_26_s0  (
	.D(\core/n12879_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [26])
);
defparam \core/csr_instret_26_s0 .INIT=1'b0;
DFFRE \core/csr_instret_25_s0  (
	.D(\core/n12880_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [25])
);
defparam \core/csr_instret_25_s0 .INIT=1'b0;
DFFRE \core/csr_instret_24_s0  (
	.D(\core/n12881_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [24])
);
defparam \core/csr_instret_24_s0 .INIT=1'b0;
DFFRE \core/csr_instret_23_s0  (
	.D(\core/n12882_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [23])
);
defparam \core/csr_instret_23_s0 .INIT=1'b0;
DFFRE \core/csr_instret_22_s0  (
	.D(\core/n12883_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [22])
);
defparam \core/csr_instret_22_s0 .INIT=1'b0;
DFFRE \core/csr_instret_21_s0  (
	.D(\core/n12884_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [21])
);
defparam \core/csr_instret_21_s0 .INIT=1'b0;
DFFRE \core/csr_instret_20_s0  (
	.D(\core/n12885_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [20])
);
defparam \core/csr_instret_20_s0 .INIT=1'b0;
DFFRE \core/csr_instret_19_s0  (
	.D(\core/n12886_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [19])
);
defparam \core/csr_instret_19_s0 .INIT=1'b0;
DFFRE \core/csr_instret_18_s0  (
	.D(\core/n12887_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [18])
);
defparam \core/csr_instret_18_s0 .INIT=1'b0;
DFFRE \core/csr_instret_17_s0  (
	.D(\core/n12888_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [17])
);
defparam \core/csr_instret_17_s0 .INIT=1'b0;
DFFRE \core/csr_instret_16_s0  (
	.D(\core/n12889_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [16])
);
defparam \core/csr_instret_16_s0 .INIT=1'b0;
DFFRE \core/csr_instret_15_s0  (
	.D(\core/n12890_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [15])
);
defparam \core/csr_instret_15_s0 .INIT=1'b0;
DFFRE \core/csr_instret_14_s0  (
	.D(\core/n12891_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [14])
);
defparam \core/csr_instret_14_s0 .INIT=1'b0;
DFFRE \core/csr_instret_13_s0  (
	.D(\core/n12892_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [13])
);
defparam \core/csr_instret_13_s0 .INIT=1'b0;
DFFRE \core/csr_instret_12_s0  (
	.D(\core/n12893_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [12])
);
defparam \core/csr_instret_12_s0 .INIT=1'b0;
DFFRE \core/csr_instret_11_s0  (
	.D(\core/n12894_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [11])
);
defparam \core/csr_instret_11_s0 .INIT=1'b0;
DFFRE \core/csr_instret_10_s0  (
	.D(\core/n12895_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [10])
);
defparam \core/csr_instret_10_s0 .INIT=1'b0;
DFFRE \core/csr_instret_9_s0  (
	.D(\core/n12896_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [9])
);
defparam \core/csr_instret_9_s0 .INIT=1'b0;
DFFRE \core/csr_instret_8_s0  (
	.D(\core/n12897_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [8])
);
defparam \core/csr_instret_8_s0 .INIT=1'b0;
DFFRE \core/csr_instret_7_s0  (
	.D(\core/n12898_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [7])
);
defparam \core/csr_instret_7_s0 .INIT=1'b0;
DFFRE \core/csr_instret_6_s0  (
	.D(\core/n12899_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [6])
);
defparam \core/csr_instret_6_s0 .INIT=1'b0;
DFFRE \core/csr_instret_5_s0  (
	.D(\core/n12900_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [5])
);
defparam \core/csr_instret_5_s0 .INIT=1'b0;
DFFRE \core/csr_instret_4_s0  (
	.D(\core/n12901_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [4])
);
defparam \core/csr_instret_4_s0 .INIT=1'b0;
DFFRE \core/csr_instret_3_s0  (
	.D(\core/n12902_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [3])
);
defparam \core/csr_instret_3_s0 .INIT=1'b0;
DFFRE \core/csr_instret_2_s0  (
	.D(\core/n12903_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [2])
);
defparam \core/csr_instret_2_s0 .INIT=1'b0;
DFFRE \core/csr_instret_1_s0  (
	.D(\core/n12904_1 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [1])
);
defparam \core/csr_instret_1_s0 .INIT=1'b0;
DFFRE \core/csr_instret_0_s0  (
	.D(\core/n12905_5 ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [0])
);
defparam \core/csr_instret_0_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_31_s0  (
	.D(\core/n12940_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [31])
);
defparam \core/csr_instreth_31_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_30_s0  (
	.D(\core/n12941_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [30])
);
defparam \core/csr_instreth_30_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_29_s0  (
	.D(\core/n12942_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [29])
);
defparam \core/csr_instreth_29_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_28_s0  (
	.D(\core/n12943_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [28])
);
defparam \core/csr_instreth_28_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_27_s0  (
	.D(\core/n12944_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [27])
);
defparam \core/csr_instreth_27_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_26_s0  (
	.D(\core/n12945_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [26])
);
defparam \core/csr_instreth_26_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_25_s0  (
	.D(\core/n12946_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [25])
);
defparam \core/csr_instreth_25_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_24_s0  (
	.D(\core/n12947_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [24])
);
defparam \core/csr_instreth_24_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_23_s0  (
	.D(\core/n12948_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [23])
);
defparam \core/csr_instreth_23_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_22_s0  (
	.D(\core/n12949_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [22])
);
defparam \core/csr_instreth_22_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_21_s0  (
	.D(\core/n12950_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [21])
);
defparam \core/csr_instreth_21_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_20_s0  (
	.D(\core/n12951_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [20])
);
defparam \core/csr_instreth_20_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_19_s0  (
	.D(\core/n12952_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [19])
);
defparam \core/csr_instreth_19_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_18_s0  (
	.D(\core/n12953_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [18])
);
defparam \core/csr_instreth_18_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_17_s0  (
	.D(\core/n12954_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [17])
);
defparam \core/csr_instreth_17_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_16_s0  (
	.D(\core/n12955_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [16])
);
defparam \core/csr_instreth_16_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_15_s0  (
	.D(\core/n12956_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [15])
);
defparam \core/csr_instreth_15_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_14_s0  (
	.D(\core/n12957_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [14])
);
defparam \core/csr_instreth_14_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_13_s0  (
	.D(\core/n12958_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [13])
);
defparam \core/csr_instreth_13_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_12_s0  (
	.D(\core/n12959_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [12])
);
defparam \core/csr_instreth_12_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_11_s0  (
	.D(\core/n12960_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [11])
);
defparam \core/csr_instreth_11_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_10_s0  (
	.D(\core/n12961_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [10])
);
defparam \core/csr_instreth_10_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_9_s0  (
	.D(\core/n12962_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [9])
);
defparam \core/csr_instreth_9_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_8_s0  (
	.D(\core/n12963_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [8])
);
defparam \core/csr_instreth_8_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_7_s0  (
	.D(\core/n12964_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [7])
);
defparam \core/csr_instreth_7_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_6_s0  (
	.D(\core/n12965_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [6])
);
defparam \core/csr_instreth_6_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_5_s0  (
	.D(\core/n12966_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [5])
);
defparam \core/csr_instreth_5_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_4_s0  (
	.D(\core/n12967_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [4])
);
defparam \core/csr_instreth_4_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_3_s0  (
	.D(\core/n12968_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [3])
);
defparam \core/csr_instreth_3_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_2_s0  (
	.D(\core/n12969_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [2])
);
defparam \core/csr_instreth_2_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_1_s0  (
	.D(\core/n12970_1 ),
	.CLK(clk_in),
	.CE(\core/n22998_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [1])
);
defparam \core/csr_instreth_1_s0 .INIT=1'b0;
DFFRE \core/pcpi_valid_s0  (
	.D(\core/n13996_7 ),
	.CLK(clk_in),
	.CE(\core/n23160_20 ),
	.RESET(n519_5),
	.Q(\core/pcpi_valid )
);
defparam \core/pcpi_valid_s0 .INIT=1'b0;
DFFRE \core/irq_delay_s0  (
	.D(\core/irq_active ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/irq_delay )
);
defparam \core/irq_delay_s0 .INIT=1'b0;
DFFSE \core/irq_mask_31_s0  (
	.D(\core/cpuregs_rs1 [31]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(irq_mask_o_Z[31])
);
defparam \core/irq_mask_31_s0 .INIT=1'b1;
DFFSE \core/irq_mask_30_s0  (
	.D(\core/cpuregs_rs1 [30]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(irq_mask_o_Z[30])
);
defparam \core/irq_mask_30_s0 .INIT=1'b1;
DFFSE \core/irq_mask_29_s0  (
	.D(\core/cpuregs_rs1 [29]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(irq_mask_o_Z[29])
);
defparam \core/irq_mask_29_s0 .INIT=1'b1;
DFFSE \core/irq_mask_28_s0  (
	.D(\core/cpuregs_rs1 [28]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(irq_mask_o_Z[28])
);
defparam \core/irq_mask_28_s0 .INIT=1'b1;
DFFSE \core/irq_mask_27_s0  (
	.D(\core/cpuregs_rs1 [27]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(irq_mask_o_Z[27])
);
defparam \core/irq_mask_27_s0 .INIT=1'b1;
DFFSE \core/irq_mask_26_s0  (
	.D(\core/cpuregs_rs1 [26]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(irq_mask_o_Z[26])
);
defparam \core/irq_mask_26_s0 .INIT=1'b1;
DFFSE \core/irq_mask_25_s0  (
	.D(\core/cpuregs_rs1 [25]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(irq_mask_o_Z[25])
);
defparam \core/irq_mask_25_s0 .INIT=1'b1;
DFFSE \core/irq_mask_24_s0  (
	.D(\core/cpuregs_rs1 [24]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(irq_mask_o_Z[24])
);
defparam \core/irq_mask_24_s0 .INIT=1'b1;
DFFSE \core/irq_mask_23_s0  (
	.D(\core/cpuregs_rs1 [23]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(irq_mask_o_Z[23])
);
defparam \core/irq_mask_23_s0 .INIT=1'b1;
DFFSE \core/irq_mask_22_s0  (
	.D(\core/cpuregs_rs1 [22]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(irq_mask_o_Z[22])
);
defparam \core/irq_mask_22_s0 .INIT=1'b1;
DFFSE \core/irq_mask_21_s0  (
	.D(\core/cpuregs_rs1 [21]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(irq_mask_o_Z[21])
);
defparam \core/irq_mask_21_s0 .INIT=1'b1;
DFFSE \core/irq_mask_20_s0  (
	.D(\core/cpuregs_rs1 [20]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(irq_mask_o_Z[20])
);
defparam \core/irq_mask_20_s0 .INIT=1'b1;
DFFSE \core/irq_mask_19_s0  (
	.D(\core/cpuregs_rs1 [19]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [19])
);
defparam \core/irq_mask_19_s0 .INIT=1'b1;
DFFSE \core/irq_mask_18_s0  (
	.D(\core/cpuregs_rs1 [18]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [18])
);
defparam \core/irq_mask_18_s0 .INIT=1'b1;
DFFSE \core/irq_mask_17_s0  (
	.D(\core/cpuregs_rs1 [17]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [17])
);
defparam \core/irq_mask_17_s0 .INIT=1'b1;
DFFSE \core/irq_mask_16_s0  (
	.D(\core/cpuregs_rs1 [16]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [16])
);
defparam \core/irq_mask_16_s0 .INIT=1'b1;
DFFSE \core/irq_mask_15_s0  (
	.D(\core/cpuregs_rs1 [15]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [15])
);
defparam \core/irq_mask_15_s0 .INIT=1'b1;
DFFSE \core/irq_mask_14_s0  (
	.D(\core/cpuregs_rs1 [14]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [14])
);
defparam \core/irq_mask_14_s0 .INIT=1'b1;
DFFSE \core/irq_mask_13_s0  (
	.D(\core/cpuregs_rs1 [13]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [13])
);
defparam \core/irq_mask_13_s0 .INIT=1'b1;
DFFSE \core/irq_mask_12_s0  (
	.D(\core/cpuregs_rs1 [12]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [12])
);
defparam \core/irq_mask_12_s0 .INIT=1'b1;
DFFSE \core/irq_mask_11_s0  (
	.D(\core/cpuregs_rs1 [11]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [11])
);
defparam \core/irq_mask_11_s0 .INIT=1'b1;
DFFSE \core/irq_mask_10_s0  (
	.D(\core/cpuregs_rs1 [10]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [10])
);
defparam \core/irq_mask_10_s0 .INIT=1'b1;
DFFSE \core/irq_mask_9_s0  (
	.D(\core/cpuregs_rs1 [9]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [9])
);
defparam \core/irq_mask_9_s0 .INIT=1'b1;
DFFSE \core/irq_mask_8_s0  (
	.D(\core/cpuregs_rs1 [8]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [8])
);
defparam \core/irq_mask_8_s0 .INIT=1'b1;
DFFSE \core/irq_mask_7_s0  (
	.D(\core/cpuregs_rs1 [7]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [7])
);
defparam \core/irq_mask_7_s0 .INIT=1'b1;
DFFSE \core/irq_mask_6_s0  (
	.D(\core/cpuregs_rs1 [6]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o_Z_0 [6])
);
defparam \core/irq_mask_6_s0 .INIT=1'b1;
DFFSE \core/irq_mask_5_s0  (
	.D(\core/cpuregs_rs1 [5]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask [5])
);
defparam \core/irq_mask_5_s0 .INIT=1'b1;
DFFSE \core/irq_mask_3_s0  (
	.D(\core/cpuregs_rs1 [3]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask [3])
);
defparam \core/irq_mask_3_s0 .INIT=1'b1;
DFFSE \core/irq_mask_2_s0  (
	.D(\core/cpuregs_rs1 [2]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask [2])
);
defparam \core/irq_mask_2_s0 .INIT=1'b1;
DFFSE \core/irq_mask_0_s0  (
	.D(\core/cpuregs_rs1 [0]),
	.CLK(clk_in),
	.CE(\core/n23098_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask [0])
);
defparam \core/irq_mask_0_s0 .INIT=1'b1;
DFFRE \core/dbg_delay_s0  (
	.D(\core/dbg_active ),
	.CLK(clk_in),
	.CE(\core/n22964_6 ),
	.RESET(n519_5),
	.Q(\core/dbg_delay )
);
defparam \core/dbg_delay_s0 .INIT=1'b0;
DFFS \core/cpu_state.cpu_state_trap_s0  (
	.D(\core/n15913_5 ),
	.CLK(clk_in),
	.SET(\core/n23364_3 ),
	.Q(\core/cpu_state.cpu_state_trap )
);
defparam \core/cpu_state.cpu_state_trap_s0 .INIT=1'b1;
DFFR \core/cpu_state.cpu_state_fetch_s0  (
	.D(\core/n15914_5 ),
	.CLK(clk_in),
	.RESET(\core/n23364_3 ),
	.Q(\core/cpu_state.cpu_state_fetch )
);
defparam \core/cpu_state.cpu_state_fetch_s0 .INIT=1'b0;
DFFE \core/mem_wordsize_1_s0  (
	.D(\core/n15019_15 ),
	.CLK(clk_in),
	.CE(\core/mem_wordsize_1_10 ),
	.Q(\core/mem_wordsize [1])
);
defparam \core/mem_wordsize_1_s0 .INIT=1'b0;
DFFE \core/mem_wordsize_0_s0  (
	.D(\core/n15021_15 ),
	.CLK(clk_in),
	.CE(\core/mem_wordsize_1_10 ),
	.Q(\core/mem_wordsize [0])
);
defparam \core/mem_wordsize_0_s0 .INIT=1'b0;
DFFE \core/latched_compr_s0  (
	.D(\core/compressed_instr ),
	.CLK(clk_in),
	.CE(\core/latched_compr_8 ),
	.Q(\core/latched_compr )
);
defparam \core/latched_compr_s0 .INIT=1'b0;
DFFE \core/latched_csr_11_s0  (
	.D(\core/decoded_csr [11]),
	.CLK(clk_in),
	.CE(\core/n23188_5 ),
	.Q(\core/latched_csr [11])
);
defparam \core/latched_csr_11_s0 .INIT=1'b0;
DFFE \core/latched_csr_10_s0  (
	.D(\core/decoded_csr [10]),
	.CLK(clk_in),
	.CE(\core/n23188_5 ),
	.Q(\core/latched_csr [10])
);
defparam \core/latched_csr_10_s0 .INIT=1'b0;
DFFE \core/latched_csr_9_s0  (
	.D(\core/decoded_csr [9]),
	.CLK(clk_in),
	.CE(\core/n23188_5 ),
	.Q(\core/latched_csr [9])
);
defparam \core/latched_csr_9_s0 .INIT=1'b0;
DFFE \core/latched_csr_8_s0  (
	.D(\core/decoded_csr [8]),
	.CLK(clk_in),
	.CE(\core/n23188_5 ),
	.Q(\core/latched_csr [8])
);
defparam \core/latched_csr_8_s0 .INIT=1'b0;
DFFE \core/latched_csr_7_s0  (
	.D(\core/decoded_csr [7]),
	.CLK(clk_in),
	.CE(\core/n23188_5 ),
	.Q(\core/latched_csr [7])
);
defparam \core/latched_csr_7_s0 .INIT=1'b0;
DFFE \core/latched_csr_6_s0  (
	.D(\core/decoded_csr [6]),
	.CLK(clk_in),
	.CE(\core/n23188_5 ),
	.Q(\core/latched_csr [6])
);
defparam \core/latched_csr_6_s0 .INIT=1'b0;
DFFE \core/latched_csr_5_s0  (
	.D(\core/decoded_csr [5]),
	.CLK(clk_in),
	.CE(\core/n23188_5 ),
	.Q(\core/latched_csr [5])
);
defparam \core/latched_csr_5_s0 .INIT=1'b0;
DFFE \core/latched_csr_4_s0  (
	.D(\core/decoded_csr [4]),
	.CLK(clk_in),
	.CE(\core/n23188_5 ),
	.Q(\core/latched_csr [4])
);
defparam \core/latched_csr_4_s0 .INIT=1'b0;
DFFE \core/latched_csr_3_s0  (
	.D(\core/decoded_csr [3]),
	.CLK(clk_in),
	.CE(\core/n23188_5 ),
	.Q(\core/latched_csr [3])
);
defparam \core/latched_csr_3_s0 .INIT=1'b0;
DFFE \core/latched_csr_2_s0  (
	.D(\core/decoded_csr [2]),
	.CLK(clk_in),
	.CE(\core/n23188_5 ),
	.Q(\core/latched_csr [2])
);
defparam \core/latched_csr_2_s0 .INIT=1'b0;
DFFE \core/latched_csr_1_s0  (
	.D(\core/decoded_csr [1]),
	.CLK(clk_in),
	.CE(\core/n23188_5 ),
	.Q(\core/latched_csr [1])
);
defparam \core/latched_csr_1_s0 .INIT=1'b0;
DFFE \core/latched_csr_0_s0  (
	.D(\core/decoded_csr [0]),
	.CLK(clk_in),
	.CE(\core/n23188_5 ),
	.Q(\core/latched_csr [0])
);
defparam \core/latched_csr_0_s0 .INIT=1'b0;
DFFRE \core/mem_do_prefetch_s0  (
	.D(\core/n13041_3 ),
	.CLK(clk_in),
	.CE(\core/mem_do_prefetch_9 ),
	.RESET(\core/n16222_5 ),
	.Q(\core/mem_do_prefetch )
);
defparam \core/mem_do_prefetch_s0 .INIT=1'b0;
DFFE \core/reg_op1_31_s0  (
	.D(\core/n15305_16 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [31])
);
defparam \core/reg_op1_31_s0 .INIT=1'b0;
DFFE \core/reg_op1_30_s0  (
	.D(\core/n15307_31 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [30])
);
defparam \core/reg_op1_30_s0 .INIT=1'b0;
DFFE \core/reg_op1_29_s0  (
	.D(\core/n15309_29 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [29])
);
defparam \core/reg_op1_29_s0 .INIT=1'b0;
DFFE \core/reg_op1_28_s0  (
	.D(\core/n15311_27 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [28])
);
defparam \core/reg_op1_28_s0 .INIT=1'b0;
DFFE \core/reg_op1_27_s0  (
	.D(\core/n15313_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [27])
);
defparam \core/reg_op1_27_s0 .INIT=1'b0;
DFFE \core/reg_op1_26_s0  (
	.D(\core/n15315_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [26])
);
defparam \core/reg_op1_26_s0 .INIT=1'b0;
DFFE \core/reg_op1_25_s0  (
	.D(\core/n15317_25 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [25])
);
defparam \core/reg_op1_25_s0 .INIT=1'b0;
DFFE \core/reg_op1_24_s0  (
	.D(\core/n15319_25 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [24])
);
defparam \core/reg_op1_24_s0 .INIT=1'b0;
DFFE \core/reg_op1_23_s0  (
	.D(\core/n15321_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [23])
);
defparam \core/reg_op1_23_s0 .INIT=1'b0;
DFFE \core/reg_op1_22_s0  (
	.D(\core/n15323_16 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [22])
);
defparam \core/reg_op1_22_s0 .INIT=1'b0;
DFFE \core/reg_op1_21_s0  (
	.D(\core/n15325_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [21])
);
defparam \core/reg_op1_21_s0 .INIT=1'b0;
DFFE \core/reg_op1_20_s0  (
	.D(\core/n15327_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [20])
);
defparam \core/reg_op1_20_s0 .INIT=1'b0;
DFFE \core/reg_op1_19_s0  (
	.D(\core/n15329_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [19])
);
defparam \core/reg_op1_19_s0 .INIT=1'b0;
DFFE \core/reg_op1_18_s0  (
	.D(\core/n15331_16 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [18])
);
defparam \core/reg_op1_18_s0 .INIT=1'b0;
DFFE \core/reg_op1_17_s0  (
	.D(\core/n15333_16 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [17])
);
defparam \core/reg_op1_17_s0 .INIT=1'b0;
DFFE \core/reg_op1_16_s0  (
	.D(\core/n15335_23 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [16])
);
defparam \core/reg_op1_16_s0 .INIT=1'b0;
DFFE \core/reg_op1_15_s0  (
	.D(\core/n15337_23 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [15])
);
defparam \core/reg_op1_15_s0 .INIT=1'b0;
DFFE \core/reg_op1_14_s0  (
	.D(\core/n15339_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [14])
);
defparam \core/reg_op1_14_s0 .INIT=1'b0;
DFFE \core/reg_op1_13_s0  (
	.D(\core/n15341_23 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [13])
);
defparam \core/reg_op1_13_s0 .INIT=1'b0;
DFFE \core/reg_op1_12_s0  (
	.D(\core/n15343_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [12])
);
defparam \core/reg_op1_12_s0 .INIT=1'b0;
DFFE \core/reg_op1_11_s0  (
	.D(\core/n15345_16 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [11])
);
defparam \core/reg_op1_11_s0 .INIT=1'b0;
DFFE \core/reg_op1_10_s0  (
	.D(\core/n15347_25 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [10])
);
defparam \core/reg_op1_10_s0 .INIT=1'b0;
DFFE \core/reg_op1_9_s0  (
	.D(\core/n15349_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [9])
);
defparam \core/reg_op1_9_s0 .INIT=1'b0;
DFFE \core/reg_op1_8_s0  (
	.D(\core/n15351_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [8])
);
defparam \core/reg_op1_8_s0 .INIT=1'b0;
DFFE \core/reg_op1_7_s0  (
	.D(\core/n15353_16 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [7])
);
defparam \core/reg_op1_7_s0 .INIT=1'b0;
DFFE \core/reg_op1_6_s0  (
	.D(\core/n15355_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [6])
);
defparam \core/reg_op1_6_s0 .INIT=1'b0;
DFFE \core/reg_op1_5_s0  (
	.D(\core/n15357_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [5])
);
defparam \core/reg_op1_5_s0 .INIT=1'b0;
DFFE \core/reg_op1_4_s0  (
	.D(\core/n15359_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [4])
);
defparam \core/reg_op1_4_s0 .INIT=1'b0;
DFFE \core/reg_op1_3_s0  (
	.D(\core/n15361_24 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [3])
);
defparam \core/reg_op1_3_s0 .INIT=1'b0;
DFFE \core/reg_op1_2_s0  (
	.D(\core/n15363_24 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [2])
);
defparam \core/reg_op1_2_s0 .INIT=1'b0;
DFFE \core/reg_op1_1_s0  (
	.D(\core/n15365_24 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [1])
);
defparam \core/reg_op1_1_s0 .INIT=1'b0;
DFFE \core/reg_op1_0_s0  (
	.D(\core/n15367_23 ),
	.CLK(clk_in),
	.CE(\core/reg_op1_31_14 ),
	.Q(\core/reg_op1 [0])
);
defparam \core/reg_op1_0_s0 .INIT=1'b0;
DFFE \core/reg_op2_31_s0  (
	.D(\core/n15369_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [31])
);
defparam \core/reg_op2_31_s0 .INIT=1'b0;
DFFE \core/reg_op2_30_s0  (
	.D(\core/n15371_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [30])
);
defparam \core/reg_op2_30_s0 .INIT=1'b0;
DFFE \core/reg_op2_29_s0  (
	.D(\core/n15373_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [29])
);
defparam \core/reg_op2_29_s0 .INIT=1'b0;
DFFE \core/reg_op2_28_s0  (
	.D(\core/n15375_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [28])
);
defparam \core/reg_op2_28_s0 .INIT=1'b0;
DFFE \core/reg_op2_27_s0  (
	.D(\core/n15377_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [27])
);
defparam \core/reg_op2_27_s0 .INIT=1'b0;
DFFE \core/reg_op2_26_s0  (
	.D(\core/n15379_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [26])
);
defparam \core/reg_op2_26_s0 .INIT=1'b0;
DFFE \core/reg_op2_25_s0  (
	.D(\core/n15381_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [25])
);
defparam \core/reg_op2_25_s0 .INIT=1'b0;
DFFE \core/reg_op2_24_s0  (
	.D(\core/n15383_25 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [24])
);
defparam \core/reg_op2_24_s0 .INIT=1'b0;
DFFE \core/reg_op2_23_s0  (
	.D(\core/n15385_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [23])
);
defparam \core/reg_op2_23_s0 .INIT=1'b0;
DFFE \core/reg_op2_22_s0  (
	.D(\core/n15387_28 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [22])
);
defparam \core/reg_op2_22_s0 .INIT=1'b0;
DFFE \core/reg_op2_21_s0  (
	.D(\core/n15389_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [21])
);
defparam \core/reg_op2_21_s0 .INIT=1'b0;
DFFE \core/reg_op2_20_s0  (
	.D(\core/n15391_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [20])
);
defparam \core/reg_op2_20_s0 .INIT=1'b0;
DFFE \core/reg_op2_19_s0  (
	.D(\core/n15393_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [19])
);
defparam \core/reg_op2_19_s0 .INIT=1'b0;
DFFE \core/reg_op2_18_s0  (
	.D(\core/n15395_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [18])
);
defparam \core/reg_op2_18_s0 .INIT=1'b0;
DFFE \core/reg_op2_17_s0  (
	.D(\core/n15397_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [17])
);
defparam \core/reg_op2_17_s0 .INIT=1'b0;
DFFE \core/reg_op2_16_s0  (
	.D(\core/n15399_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [16])
);
defparam \core/reg_op2_16_s0 .INIT=1'b0;
DFFE \core/reg_op2_15_s0  (
	.D(\core/n15401_23 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [15])
);
defparam \core/reg_op2_15_s0 .INIT=1'b0;
DFFE \core/reg_op2_14_s0  (
	.D(\core/n15403_23 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [14])
);
defparam \core/reg_op2_14_s0 .INIT=1'b0;
DFFE \core/reg_op2_13_s0  (
	.D(\core/n15405_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [13])
);
defparam \core/reg_op2_13_s0 .INIT=1'b0;
DFFE \core/reg_op2_12_s0  (
	.D(\core/n15407_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [12])
);
defparam \core/reg_op2_12_s0 .INIT=1'b0;
DFFE \core/reg_op2_11_s0  (
	.D(\core/n15409_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [11])
);
defparam \core/reg_op2_11_s0 .INIT=1'b0;
DFFE \core/reg_op2_10_s0  (
	.D(\core/n15411_23 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [10])
);
defparam \core/reg_op2_10_s0 .INIT=1'b0;
DFFE \core/reg_op2_9_s0  (
	.D(\core/n15413_22 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [9])
);
defparam \core/reg_op2_9_s0 .INIT=1'b0;
DFFE \core/reg_op2_8_s0  (
	.D(\core/n15415_23 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [8])
);
defparam \core/reg_op2_8_s0 .INIT=1'b0;
DFFE \core/reg_op2_7_s0  (
	.D(\core/n15417_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [7])
);
defparam \core/reg_op2_7_s0 .INIT=1'b0;
DFFE \core/reg_op2_6_s0  (
	.D(\core/n15419_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [6])
);
defparam \core/reg_op2_6_s0 .INIT=1'b0;
DFFE \core/reg_op2_5_s0  (
	.D(\core/n15421_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [5])
);
defparam \core/reg_op2_5_s0 .INIT=1'b0;
DFFE \core/reg_op2_4_s0  (
	.D(\core/n15423_24 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [4])
);
defparam \core/reg_op2_4_s0 .INIT=1'b0;
DFFE \core/reg_op2_3_s0  (
	.D(\core/n15425_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [3])
);
defparam \core/reg_op2_3_s0 .INIT=1'b0;
DFFE \core/reg_op2_2_s0  (
	.D(\core/n15427_23 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [2])
);
defparam \core/reg_op2_2_s0 .INIT=1'b0;
DFFE \core/reg_op2_1_s0  (
	.D(\core/n15429_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [1])
);
defparam \core/reg_op2_1_s0 .INIT=1'b0;
DFFE \core/reg_op2_0_s0  (
	.D(\core/n15431_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(\core/reg_op2 [0])
);
defparam \core/reg_op2_0_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_31_s0  (
	.D(\core/n15533_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[31])
);
defparam \core/reg_csr_set_31_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_30_s0  (
	.D(\core/n15535_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[30])
);
defparam \core/reg_csr_set_30_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_29_s0  (
	.D(\core/n15537_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[29])
);
defparam \core/reg_csr_set_29_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_28_s0  (
	.D(\core/n15539_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[28])
);
defparam \core/reg_csr_set_28_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_27_s0  (
	.D(\core/n15541_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[27])
);
defparam \core/reg_csr_set_27_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_26_s0  (
	.D(\core/n15543_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[26])
);
defparam \core/reg_csr_set_26_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_25_s0  (
	.D(\core/n15545_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[25])
);
defparam \core/reg_csr_set_25_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_24_s0  (
	.D(\core/n15547_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[24])
);
defparam \core/reg_csr_set_24_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_23_s0  (
	.D(\core/n15549_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[23])
);
defparam \core/reg_csr_set_23_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_22_s0  (
	.D(\core/n15551_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[22])
);
defparam \core/reg_csr_set_22_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_21_s0  (
	.D(\core/n15553_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[21])
);
defparam \core/reg_csr_set_21_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_20_s0  (
	.D(\core/n15555_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[20])
);
defparam \core/reg_csr_set_20_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_19_s0  (
	.D(\core/n15557_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[19])
);
defparam \core/reg_csr_set_19_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_18_s0  (
	.D(\core/n15559_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[18])
);
defparam \core/reg_csr_set_18_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_17_s0  (
	.D(\core/n15561_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[17])
);
defparam \core/reg_csr_set_17_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_16_s0  (
	.D(\core/n15563_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[16])
);
defparam \core/reg_csr_set_16_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_15_s0  (
	.D(\core/n15565_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[15])
);
defparam \core/reg_csr_set_15_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_14_s0  (
	.D(\core/n15567_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[14])
);
defparam \core/reg_csr_set_14_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_13_s0  (
	.D(\core/n15569_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[13])
);
defparam \core/reg_csr_set_13_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_12_s0  (
	.D(\core/n15571_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[12])
);
defparam \core/reg_csr_set_12_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_11_s0  (
	.D(\core/n15573_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[11])
);
defparam \core/reg_csr_set_11_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_10_s0  (
	.D(\core/n15575_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[10])
);
defparam \core/reg_csr_set_10_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_9_s0  (
	.D(\core/n15577_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[9])
);
defparam \core/reg_csr_set_9_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_8_s0  (
	.D(\core/n15579_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[8])
);
defparam \core/reg_csr_set_8_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_7_s0  (
	.D(\core/n15581_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[7])
);
defparam \core/reg_csr_set_7_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_6_s0  (
	.D(\core/n15583_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[6])
);
defparam \core/reg_csr_set_6_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_5_s0  (
	.D(\core/n15585_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[5])
);
defparam \core/reg_csr_set_5_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_4_s0  (
	.D(\core/n15587_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[4])
);
defparam \core/reg_csr_set_4_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_3_s0  (
	.D(\core/n15589_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[3])
);
defparam \core/reg_csr_set_3_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_2_s0  (
	.D(\core/n15591_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[2])
);
defparam \core/reg_csr_set_2_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_1_s0  (
	.D(\core/n15593_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[1])
);
defparam \core/reg_csr_set_1_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_0_s0  (
	.D(\core/n15595_11 ),
	.CLK(clk_in),
	.CE(\core/reg_op2_31_11 ),
	.Q(wr_csr_nxt_Z[0])
);
defparam \core/reg_csr_set_0_s0 .INIT=1'b0;
DFFSE \core/mem_do_rdata_s0  (
	.D(GND),
	.CLK(clk_in),
	.CE(\core/n16222_5 ),
	.SET(\core/n16138_8 ),
	.Q(\core/mem_do_rdata )
);
defparam \core/mem_do_rdata_s0 .INIT=1'b1;
DFFSE \core/mem_do_wdata_s0  (
	.D(GND),
	.CLK(clk_in),
	.CE(\core/n16222_5 ),
	.SET(\core/n16136_8 ),
	.Q(\core/mem_do_wdata )
);
defparam \core/mem_do_wdata_s0 .INIT=1'b1;
DFFRE \core/mem_la_firstword_reg_s0  (
	.D(\core/mem_la_firstword ),
	.CLK(clk_in),
	.CE(\core/mem_la_firstword_reg_7 ),
	.RESET(n519_5),
	.Q(\core/mem_la_firstword_reg )
);
defparam \core/mem_la_firstword_reg_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_19_s1  (
	.D(\core/n1860_3 ),
	.CLK(clk_in),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [19])
);
defparam \core/mem_rdata_q_19_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_18_s1  (
	.D(\core/n1861_3 ),
	.CLK(clk_in),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [18])
);
defparam \core/mem_rdata_q_18_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_17_s1  (
	.D(\core/n1862_3 ),
	.CLK(clk_in),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [17])
);
defparam \core/mem_rdata_q_17_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_16_s1  (
	.D(\core/n1863_3 ),
	.CLK(clk_in),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [16])
);
defparam \core/mem_rdata_q_16_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_15_s1  (
	.D(\core/n1864_10 ),
	.CLK(clk_in),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [15])
);
defparam \core/mem_rdata_q_15_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_9_s1  (
	.D(\core/n1952_7 ),
	.CLK(clk_in),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [9])
);
defparam \core/mem_rdata_q_9_s1 .INIT=1'b0;
DFFCE \core/cmt_dcause_2_s1  (
	.D(dbg_step_r),
	.CLK(clk_in),
	.CE(\core/cmt_dcause_0_6 ),
	.CLEAR(n519_5),
	.Q(cmt_dcause_Z[2])
);
defparam \core/cmt_dcause_2_s1 .INIT=1'b0;
DFFCE \core/cmt_dcause_1_s1  (
	.D(\core/n11092_6 ),
	.CLK(clk_in),
	.CE(\core/cmt_dcause_0_6 ),
	.CLEAR(n519_5),
	.Q(cmt_dcause_Z[1])
);
defparam \core/cmt_dcause_1_s1 .INIT=1'b0;
DFFCE \core/cmt_dcause_0_s1  (
	.D(\core/n11093_8 ),
	.CLK(clk_in),
	.CE(\core/cmt_dcause_0_6 ),
	.CLEAR(n519_5),
	.Q(cmt_dcause_Z[0])
);
defparam \core/cmt_dcause_0_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_31_s1  (
	.D(\core/n11340_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [31])
);
defparam \core/csr_mepc_31_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_30_s1  (
	.D(\core/n11341_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [30])
);
defparam \core/csr_mepc_30_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_29_s1  (
	.D(\core/n11342_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [29])
);
defparam \core/csr_mepc_29_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_28_s1  (
	.D(\core/n11343_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [28])
);
defparam \core/csr_mepc_28_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_27_s1  (
	.D(\core/n11344_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [27])
);
defparam \core/csr_mepc_27_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_26_s1  (
	.D(\core/n11345_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [26])
);
defparam \core/csr_mepc_26_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_25_s1  (
	.D(\core/n11346_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [25])
);
defparam \core/csr_mepc_25_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_24_s1  (
	.D(\core/n11347_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [24])
);
defparam \core/csr_mepc_24_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_23_s1  (
	.D(\core/n11348_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [23])
);
defparam \core/csr_mepc_23_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_22_s1  (
	.D(\core/n11349_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [22])
);
defparam \core/csr_mepc_22_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_21_s1  (
	.D(\core/n11350_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [21])
);
defparam \core/csr_mepc_21_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_20_s1  (
	.D(\core/n11351_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [20])
);
defparam \core/csr_mepc_20_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_19_s1  (
	.D(\core/n11352_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [19])
);
defparam \core/csr_mepc_19_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_18_s1  (
	.D(\core/n11353_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [18])
);
defparam \core/csr_mepc_18_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_17_s1  (
	.D(\core/n11354_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [17])
);
defparam \core/csr_mepc_17_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_16_s1  (
	.D(\core/n11355_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [16])
);
defparam \core/csr_mepc_16_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_15_s1  (
	.D(\core/n11356_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [15])
);
defparam \core/csr_mepc_15_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_14_s1  (
	.D(\core/n11357_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [14])
);
defparam \core/csr_mepc_14_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_13_s1  (
	.D(\core/n11358_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [13])
);
defparam \core/csr_mepc_13_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_12_s1  (
	.D(\core/n11359_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [12])
);
defparam \core/csr_mepc_12_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_11_s1  (
	.D(\core/n11360_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [11])
);
defparam \core/csr_mepc_11_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_10_s1  (
	.D(\core/n11361_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [10])
);
defparam \core/csr_mepc_10_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_9_s1  (
	.D(\core/n11362_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [9])
);
defparam \core/csr_mepc_9_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_8_s1  (
	.D(\core/n11363_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [8])
);
defparam \core/csr_mepc_8_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_7_s1  (
	.D(\core/n11364_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [7])
);
defparam \core/csr_mepc_7_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_6_s1  (
	.D(\core/n11365_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [6])
);
defparam \core/csr_mepc_6_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_5_s1  (
	.D(\core/n11366_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [5])
);
defparam \core/csr_mepc_5_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_4_s1  (
	.D(\core/n11367_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [4])
);
defparam \core/csr_mepc_4_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_3_s1  (
	.D(\core/n11368_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [3])
);
defparam \core/csr_mepc_3_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_2_s1  (
	.D(\core/n11369_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [2])
);
defparam \core/csr_mepc_2_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_1_s1  (
	.D(\core/n11370_3 ),
	.CLK(clk_in),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [1])
);
defparam \core/csr_mepc_1_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_30_s1  (
	.D(\core/n11474_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [30])
);
defparam \core/csr_mcause_30_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_29_s1  (
	.D(\core/n11475_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [29])
);
defparam \core/csr_mcause_29_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_28_s1  (
	.D(\core/n11476_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [28])
);
defparam \core/csr_mcause_28_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_27_s1  (
	.D(\core/n11477_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [27])
);
defparam \core/csr_mcause_27_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_26_s1  (
	.D(\core/n11478_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [26])
);
defparam \core/csr_mcause_26_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_25_s1  (
	.D(\core/n11479_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [25])
);
defparam \core/csr_mcause_25_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_24_s1  (
	.D(\core/n11480_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [24])
);
defparam \core/csr_mcause_24_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_23_s1  (
	.D(\core/n11481_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [23])
);
defparam \core/csr_mcause_23_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_22_s1  (
	.D(\core/n11482_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [22])
);
defparam \core/csr_mcause_22_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_21_s1  (
	.D(\core/n11483_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [21])
);
defparam \core/csr_mcause_21_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_20_s1  (
	.D(\core/n11484_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [20])
);
defparam \core/csr_mcause_20_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_19_s1  (
	.D(\core/n11485_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [19])
);
defparam \core/csr_mcause_19_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_18_s1  (
	.D(\core/n11486_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [18])
);
defparam \core/csr_mcause_18_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_17_s1  (
	.D(\core/n11487_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [17])
);
defparam \core/csr_mcause_17_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_16_s1  (
	.D(\core/n11488_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [16])
);
defparam \core/csr_mcause_16_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_15_s1  (
	.D(\core/n11489_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [15])
);
defparam \core/csr_mcause_15_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_14_s1  (
	.D(\core/n11490_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [14])
);
defparam \core/csr_mcause_14_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_13_s1  (
	.D(\core/n11491_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [13])
);
defparam \core/csr_mcause_13_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_12_s1  (
	.D(\core/n11492_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [12])
);
defparam \core/csr_mcause_12_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_11_s1  (
	.D(\core/n11493_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [11])
);
defparam \core/csr_mcause_11_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_10_s1  (
	.D(\core/n11494_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [10])
);
defparam \core/csr_mcause_10_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_9_s1  (
	.D(\core/n11495_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [9])
);
defparam \core/csr_mcause_9_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_8_s1  (
	.D(\core/n11496_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [8])
);
defparam \core/csr_mcause_8_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_7_s1  (
	.D(\core/n11497_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [7])
);
defparam \core/csr_mcause_7_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_6_s1  (
	.D(\core/n11498_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [6])
);
defparam \core/csr_mcause_6_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_5_s1  (
	.D(\core/n11499_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [5])
);
defparam \core/csr_mcause_5_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_3_s1  (
	.D(\core/n11502_5 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [3])
);
defparam \core/csr_mcause_3_s1 .INIT=1'b0;
DFFE \core/csr_mtval_31_s1  (
	.D(\core/n11639_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [31])
);
defparam \core/csr_mtval_31_s1 .INIT=1'b0;
DFFE \core/csr_mtval_30_s1  (
	.D(\core/n11640_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [30])
);
defparam \core/csr_mtval_30_s1 .INIT=1'b0;
DFFE \core/csr_mtval_29_s1  (
	.D(\core/n11641_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [29])
);
defparam \core/csr_mtval_29_s1 .INIT=1'b0;
DFFE \core/csr_mtval_28_s1  (
	.D(\core/n11642_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [28])
);
defparam \core/csr_mtval_28_s1 .INIT=1'b0;
DFFE \core/csr_mtval_27_s1  (
	.D(\core/n11643_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [27])
);
defparam \core/csr_mtval_27_s1 .INIT=1'b0;
DFFE \core/csr_mtval_26_s1  (
	.D(\core/n11644_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [26])
);
defparam \core/csr_mtval_26_s1 .INIT=1'b0;
DFFE \core/csr_mtval_25_s1  (
	.D(\core/n11645_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [25])
);
defparam \core/csr_mtval_25_s1 .INIT=1'b0;
DFFE \core/csr_mtval_24_s1  (
	.D(\core/n11646_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [24])
);
defparam \core/csr_mtval_24_s1 .INIT=1'b0;
DFFE \core/csr_mtval_23_s1  (
	.D(\core/n11647_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [23])
);
defparam \core/csr_mtval_23_s1 .INIT=1'b0;
DFFE \core/csr_mtval_22_s1  (
	.D(\core/n11648_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [22])
);
defparam \core/csr_mtval_22_s1 .INIT=1'b0;
DFFE \core/csr_mtval_21_s1  (
	.D(\core/n11649_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [21])
);
defparam \core/csr_mtval_21_s1 .INIT=1'b0;
DFFE \core/csr_mtval_20_s1  (
	.D(\core/n11650_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [20])
);
defparam \core/csr_mtval_20_s1 .INIT=1'b0;
DFFE \core/csr_mtval_19_s1  (
	.D(\core/n11651_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [19])
);
defparam \core/csr_mtval_19_s1 .INIT=1'b0;
DFFE \core/csr_mtval_18_s1  (
	.D(\core/n11652_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [18])
);
defparam \core/csr_mtval_18_s1 .INIT=1'b0;
DFFE \core/csr_mtval_17_s1  (
	.D(\core/n11653_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [17])
);
defparam \core/csr_mtval_17_s1 .INIT=1'b0;
DFFE \core/csr_mtval_16_s1  (
	.D(\core/n11654_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [16])
);
defparam \core/csr_mtval_16_s1 .INIT=1'b0;
DFFE \core/csr_mtval_15_s1  (
	.D(\core/n11655_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [15])
);
defparam \core/csr_mtval_15_s1 .INIT=1'b0;
DFFE \core/csr_mtval_14_s1  (
	.D(\core/n11656_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [14])
);
defparam \core/csr_mtval_14_s1 .INIT=1'b0;
DFFE \core/csr_mtval_13_s1  (
	.D(\core/n11657_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [13])
);
defparam \core/csr_mtval_13_s1 .INIT=1'b0;
DFFE \core/csr_mtval_12_s1  (
	.D(\core/n11658_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [12])
);
defparam \core/csr_mtval_12_s1 .INIT=1'b0;
DFFE \core/csr_mtval_11_s1  (
	.D(\core/n11659_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [11])
);
defparam \core/csr_mtval_11_s1 .INIT=1'b0;
DFFE \core/csr_mtval_10_s1  (
	.D(\core/n11660_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [10])
);
defparam \core/csr_mtval_10_s1 .INIT=1'b0;
DFFE \core/csr_mtval_9_s1  (
	.D(\core/n11661_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [9])
);
defparam \core/csr_mtval_9_s1 .INIT=1'b0;
DFFE \core/csr_mtval_8_s1  (
	.D(\core/n11662_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [8])
);
defparam \core/csr_mtval_8_s1 .INIT=1'b0;
DFFE \core/csr_mtval_7_s1  (
	.D(\core/n11663_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [7])
);
defparam \core/csr_mtval_7_s1 .INIT=1'b0;
DFFE \core/csr_mtval_6_s1  (
	.D(\core/n11664_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [6])
);
defparam \core/csr_mtval_6_s1 .INIT=1'b0;
DFFE \core/csr_mtval_5_s1  (
	.D(\core/n11665_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [5])
);
defparam \core/csr_mtval_5_s1 .INIT=1'b0;
DFFE \core/csr_mtval_4_s1  (
	.D(\core/n11666_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [4])
);
defparam \core/csr_mtval_4_s1 .INIT=1'b0;
DFFE \core/csr_mtval_3_s1  (
	.D(\core/n11667_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [3])
);
defparam \core/csr_mtval_3_s1 .INIT=1'b0;
DFFE \core/csr_mtval_2_s1  (
	.D(\core/n11668_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [2])
);
defparam \core/csr_mtval_2_s1 .INIT=1'b0;
DFFE \core/csr_mtval_1_s1  (
	.D(\core/n11669_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [1])
);
defparam \core/csr_mtval_1_s1 .INIT=1'b0;
DFFE \core/csr_mtval_0_s1  (
	.D(\core/n11670_4 ),
	.CLK(clk_in),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [0])
);
defparam \core/csr_mtval_0_s1 .INIT=1'b0;
DFFRE \core/timer_31_s1  (
	.D(\core/n12404_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [31])
);
defparam \core/timer_31_s1 .INIT=1'b0;
DFFRE \core/timer_30_s1  (
	.D(\core/n12405_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [30])
);
defparam \core/timer_30_s1 .INIT=1'b0;
DFFRE \core/timer_29_s1  (
	.D(\core/n12406_6 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [29])
);
defparam \core/timer_29_s1 .INIT=1'b0;
DFFRE \core/timer_28_s1  (
	.D(\core/n12407_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [28])
);
defparam \core/timer_28_s1 .INIT=1'b0;
DFFRE \core/timer_27_s1  (
	.D(\core/n12408_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [27])
);
defparam \core/timer_27_s1 .INIT=1'b0;
DFFRE \core/timer_26_s1  (
	.D(\core/n12409_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [26])
);
defparam \core/timer_26_s1 .INIT=1'b0;
DFFRE \core/timer_25_s1  (
	.D(\core/n12410_7 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [25])
);
defparam \core/timer_25_s1 .INIT=1'b0;
DFFRE \core/timer_24_s1  (
	.D(\core/n12411_6 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [24])
);
defparam \core/timer_24_s1 .INIT=1'b0;
DFFRE \core/timer_23_s1  (
	.D(\core/n12412_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [23])
);
defparam \core/timer_23_s1 .INIT=1'b0;
DFFRE \core/timer_22_s1  (
	.D(\core/n12413_6 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [22])
);
defparam \core/timer_22_s1 .INIT=1'b0;
DFFRE \core/timer_21_s1  (
	.D(\core/n12414_6 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [21])
);
defparam \core/timer_21_s1 .INIT=1'b0;
DFFRE \core/timer_20_s1  (
	.D(\core/n12415_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [20])
);
defparam \core/timer_20_s1 .INIT=1'b0;
DFFRE \core/timer_19_s1  (
	.D(\core/n12416_6 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [19])
);
defparam \core/timer_19_s1 .INIT=1'b0;
DFFRE \core/timer_18_s1  (
	.D(\core/n12417_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [18])
);
defparam \core/timer_18_s1 .INIT=1'b0;
DFFRE \core/timer_17_s1  (
	.D(\core/n12418_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [17])
);
defparam \core/timer_17_s1 .INIT=1'b0;
DFFRE \core/timer_16_s1  (
	.D(\core/n12419_6 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [16])
);
defparam \core/timer_16_s1 .INIT=1'b0;
DFFRE \core/timer_15_s1  (
	.D(\core/n12420_6 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [15])
);
defparam \core/timer_15_s1 .INIT=1'b0;
DFFRE \core/timer_14_s1  (
	.D(\core/n12421_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [14])
);
defparam \core/timer_14_s1 .INIT=1'b0;
DFFRE \core/timer_13_s1  (
	.D(\core/n12422_6 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [13])
);
defparam \core/timer_13_s1 .INIT=1'b0;
DFFRE \core/timer_12_s1  (
	.D(\core/n12423_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [12])
);
defparam \core/timer_12_s1 .INIT=1'b0;
DFFRE \core/timer_11_s1  (
	.D(\core/n12424_6 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [11])
);
defparam \core/timer_11_s1 .INIT=1'b0;
DFFRE \core/timer_10_s1  (
	.D(\core/n12425_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [10])
);
defparam \core/timer_10_s1 .INIT=1'b0;
DFFRE \core/timer_9_s1  (
	.D(\core/n12426_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [9])
);
defparam \core/timer_9_s1 .INIT=1'b0;
DFFRE \core/timer_8_s1  (
	.D(\core/n12427_6 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [8])
);
defparam \core/timer_8_s1 .INIT=1'b0;
DFFRE \core/timer_7_s1  (
	.D(\core/n12428_6 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [7])
);
defparam \core/timer_7_s1 .INIT=1'b0;
DFFRE \core/timer_6_s1  (
	.D(\core/n12429_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [6])
);
defparam \core/timer_6_s1 .INIT=1'b0;
DFFRE \core/timer_5_s1  (
	.D(\core/n12430_6 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [5])
);
defparam \core/timer_5_s1 .INIT=1'b0;
DFFRE \core/timer_4_s1  (
	.D(\core/n12431_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [4])
);
defparam \core/timer_4_s1 .INIT=1'b0;
DFFRE \core/timer_3_s1  (
	.D(\core/n12432_8 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [3])
);
defparam \core/timer_3_s1 .INIT=1'b0;
DFFRE \core/timer_2_s1  (
	.D(\core/n12433_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [2])
);
defparam \core/timer_2_s1 .INIT=1'b0;
DFFRE \core/timer_1_s1  (
	.D(\core/n12434_3 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [1])
);
defparam \core/timer_1_s1 .INIT=1'b0;
DFFRE \core/timer_0_s1  (
	.D(\core/n12435_5 ),
	.CLK(clk_in),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [0])
);
defparam \core/timer_0_s1 .INIT=1'b0;
DFFSE \core/mem_do_rinst_s1  (
	.D(\core/n15922_5 ),
	.CLK(clk_in),
	.CE(VCC),
	.SET(\core/n16135_8 ),
	.Q(\core/mem_do_rinst )
);
defparam \core/mem_do_rinst_s1 .INIT=1'b1;
DFFRE \core/latched_stalu_s2  (
	.D(\core/cpu_state.cpu_state_exec ),
	.CLK(clk_in),
	.CE(\core/latched_stalu_9 ),
	.RESET(n519_5),
	.Q(\core/latched_stalu )
);
defparam \core/latched_stalu_s2 .INIT=1'b0;
DFFRE \core/latched_branch_s1  (
	.D(\core/n15162_14 ),
	.CLK(clk_in),
	.CE(\core/n15162_12 ),
	.RESET(n519_5),
	.Q(\core/latched_branch )
);
defparam \core/latched_branch_s1 .INIT=1'b0;
DFFRE \core/latched_is_lu_s2  (
	.D(\core/n14961_5 ),
	.CLK(clk_in),
	.CE(\core/latched_is_lu_9 ),
	.RESET(n519_5),
	.Q(\core/latched_is_lu )
);
defparam \core/latched_is_lu_s2 .INIT=1'b0;
DFFRE \core/latched_is_lh_s2  (
	.D(\core/n14962_5 ),
	.CLK(clk_in),
	.CE(\core/latched_is_lu_9 ),
	.RESET(n519_5),
	.Q(\core/latched_is_lh )
);
defparam \core/latched_is_lh_s2 .INIT=1'b0;
DFFRE \core/latched_is_lb_s2  (
	.D(\core/n14963_5 ),
	.CLK(clk_in),
	.CE(\core/latched_is_lu_9 ),
	.RESET(n519_5),
	.Q(\core/latched_is_lb )
);
defparam \core/latched_is_lb_s2 .INIT=1'b0;
DFFRE \core/irq_active_s2  (
	.D(\core/n15057_12 ),
	.CLK(clk_in),
	.CE(\core/irq_active_9 ),
	.RESET(n519_5),
	.Q(\core/irq_active )
);
defparam \core/irq_active_s2 .INIT=1'b0;
DFFRE \core/dbg_active_s2  (
	.D(\core/n15055_12 ),
	.CLK(clk_in),
	.CE(\core/dbg_active_9 ),
	.RESET(n519_5),
	.Q(\core/dbg_active )
);
defparam \core/dbg_active_s2 .INIT=1'b0;
DFFSE \core/latched_store_s1  (
	.D(\core/n15158_19 ),
	.CLK(clk_in),
	.CE(\core/n15158_17 ),
	.SET(n519_5),
	.Q(\core/latched_store )
);
defparam \core/latched_store_s1 .INIT=1'b1;
DFFRE \core/latched_rd_5_s2  (
	.D(\core/n15170_17 ),
	.CLK(clk_in),
	.CE(\core/n15162_12 ),
	.RESET(n519_5),
	.Q(\core/latched_rd [5])
);
defparam \core/latched_rd_5_s2 .INIT=1'b0;
DFFRE \core/latched_rd_4_s2  (
	.D(\core/n15172_20 ),
	.CLK(clk_in),
	.CE(\core/latched_rd_4_12 ),
	.RESET(n519_5),
	.Q(\core/latched_rd [4])
);
defparam \core/latched_rd_4_s2 .INIT=1'b0;
DFFRE \core/latched_rd_3_s2  (
	.D(\core/n15174_20 ),
	.CLK(clk_in),
	.CE(\core/latched_rd_3_11 ),
	.RESET(n519_5),
	.Q(\core/latched_rd [3])
);
defparam \core/latched_rd_3_s2 .INIT=1'b0;
DFFRE \core/latched_rd_2_s2  (
	.D(\core/n15176_20 ),
	.CLK(clk_in),
	.CE(\core/latched_rd_2_11 ),
	.RESET(n519_5),
	.Q(\core/latched_rd [2])
);
defparam \core/latched_rd_2_s2 .INIT=1'b0;
DFFSE \core/latched_rd_1_s2  (
	.D(\core/n15178_20 ),
	.CLK(clk_in),
	.CE(\core/latched_rd_1_11 ),
	.SET(n519_5),
	.Q(\core/latched_rd [1])
);
defparam \core/latched_rd_1_s2 .INIT=1'b1;
DFFRE \core/latched_rd_0_s2  (
	.D(\core/n15180_18 ),
	.CLK(clk_in),
	.CE(\core/latched_rd_0_11 ),
	.RESET(n519_5),
	.Q(\core/latched_rd [0])
);
defparam \core/latched_rd_0_s2 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_ld_rs1_s6  (
	.D(\core/n15298_27 ),
	.CLK(clk_in),
	.CE(\core/n15298_25 ),
	.RESET(\core/n23370_5 ),
	.Q(\core/cpu_state.cpu_state_ld_rs1 )
);
defparam \core/cpu_state.cpu_state_ld_rs1_s6 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_ld_rs2_s6  (
	.D(\core/n15299_25 ),
	.CLK(clk_in),
	.CE(\core/n15298_25 ),
	.RESET(\core/n23370_5 ),
	.Q(\core/cpu_state.cpu_state_ld_rs2 )
);
defparam \core/cpu_state.cpu_state_ld_rs2_s6 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_exec_s4  (
	.D(\core/n15300_24 ),
	.CLK(clk_in),
	.CE(\core/n15298_25 ),
	.RESET(\core/n23370_5 ),
	.Q(\core/cpu_state.cpu_state_exec )
);
defparam \core/cpu_state.cpu_state_exec_s4 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_shift_s4  (
	.D(\core/n15301_24 ),
	.CLK(clk_in),
	.CE(\core/n15298_25 ),
	.RESET(\core/n23370_5 ),
	.Q(\core/cpu_state.cpu_state_shift )
);
defparam \core/cpu_state.cpu_state_shift_s4 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_stmem_s4  (
	.D(\core/n15302_24 ),
	.CLK(clk_in),
	.CE(\core/n15298_25 ),
	.RESET(\core/n23370_5 ),
	.Q(\core/cpu_state.cpu_state_stmem )
);
defparam \core/cpu_state.cpu_state_stmem_s4 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_ldmem_s8  (
	.D(\core/n15303_25 ),
	.CLK(clk_in),
	.CE(\core/n15298_25 ),
	.RESET(\core/n23370_5 ),
	.Q(\core/cpu_state.cpu_state_ldmem )
);
defparam \core/cpu_state.cpu_state_ldmem_s8 .INIT=1'b0;
DFFRE \core/irq_pending_3_s2  (
	.D(\core/n15087_20 ),
	.CLK(clk_in),
	.CE(\core/n15087_16 ),
	.RESET(n519_5),
	.Q(\core/irq_pending [3])
);
defparam \core/irq_pending_3_s2 .INIT=1'b0;
DFFRE \core/irq_pending_1_s2  (
	.D(\core/n15090_18 ),
	.CLK(clk_in),
	.CE(\core/n15087_16 ),
	.RESET(n519_5),
	.Q(\core/irq_pending [1])
);
defparam \core/irq_pending_1_s2 .INIT=1'b0;
DFFE \core/mem_rdata_q_11_s1  (
	.D(\core/mem_rdata_latched [11]),
	.CLK(clk_in),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [11])
);
defparam \core/mem_rdata_q_11_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_10_s1  (
	.D(\core/mem_rdata_latched [10]),
	.CLK(clk_in),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [10])
);
defparam \core/mem_rdata_q_10_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_8_s1  (
	.D(\core/n2226_5 ),
	.CLK(clk_in),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [8])
);
defparam \core/mem_rdata_q_8_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_7_s1  (
	.D(\core/n2227_12 ),
	.CLK(clk_in),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [7])
);
defparam \core/mem_rdata_q_7_s1 .INIT=1'b0;
DFFE \core/mem_state_1_s1  (
	.D(\core/n2532_9 ),
	.CLK(clk_in),
	.CE(\core/mem_state_1_16 ),
	.Q(\core/mem_state [1])
);
defparam \core/mem_state_1_s1 .INIT=1'b0;
DFFE \core/mem_state_0_s1  (
	.D(\core/n2533_9 ),
	.CLK(clk_in),
	.CE(\core/mem_state_1_16 ),
	.Q(\core/mem_state [0])
);
defparam \core/mem_state_0_s1 .INIT=1'b0;
DFFE \core/mem_valid_s1  (
	.D(\core/n2534_9 ),
	.CLK(clk_in),
	.CE(\core/mem_valid_7 ),
	.Q(mem_valid_Z)
);
defparam \core/mem_valid_s1 .INIT=1'b0;
DFFSE \core/next_irq_pending_2_s1  (
	.D(GND),
	.CLK(clk_in),
	.CE(\core/next_irq_pending_2_8 ),
	.SET(\core/n23332_3 ),
	.Q(\core/next_irq_pending [2])
);
defparam \core/next_irq_pending_2_s1 .INIT=1'b1;
DFFCE \core/csr_mcause_31_s1  (
	.D(\core/n11473_18 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [31])
);
defparam \core/csr_mcause_31_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_4_s1  (
	.D(\core/n11501_15 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [4])
);
defparam \core/csr_mcause_4_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_0_s1  (
	.D(\core/n11509_15 ),
	.CLK(clk_in),
	.CE(\core/csr_mcause_0_9 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [0])
);
defparam \core/csr_mcause_0_s1 .INIT=1'b0;
DFFS \core/pcpi_timeout_counter_0_s1  (
	.D(\core/n12098_11 ),
	.CLK(clk_in),
	.SET(\core/n12130_6 ),
	.Q(\core/pcpi_timeout_counter [0])
);
defparam \core/pcpi_timeout_counter_0_s1 .INIT=1'b1;
DFFR \core/csr_cycleh_0_s1  (
	.D(\core/n12265_7 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [0])
);
defparam \core/csr_cycleh_0_s1 .INIT=1'b0;
DFFR \core/csr_instreth_0_s1  (
	.D(\core/n12971_7 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/csr_instreth [0])
);
defparam \core/csr_instreth_0_s1 .INIT=1'b0;
DFFR \core/irq_state_1_s1  (
	.D(\core/n12745_8 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/irq_state [1])
);
defparam \core/irq_state_1_s1 .INIT=1'b0;
DFFR \core/irq_state_0_s1  (
	.D(\core/n15195_7 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/irq_state [0])
);
defparam \core/irq_state_0_s1 .INIT=1'b0;
ALU \core/alu_lts_s64  (
	.I0(GND),
	.I1(\core/reg_op1 [0]),
	.I3(GND),
	.CIN(\core/reg_op2 [0]),
	.COUT(\core/alu_lts_68 ),
	.SUM(\core/alu_lts_67 )
);
defparam \core/alu_lts_s64 .ALU_MODE=1;
ALU \core/alu_ltu_s64  (
	.I0(\core/reg_op2 [1]),
	.I1(\core/reg_op1 [1]),
	.I3(GND),
	.CIN(\core/alu_lts_68 ),
	.COUT(\core/alu_ltu_68 ),
	.SUM(\core/alu_ltu_67 )
);
defparam \core/alu_ltu_s64 .ALU_MODE=1;
ALU \core/alu_lts_s65  (
	.I0(\core/reg_op2 [2]),
	.I1(\core/reg_op1 [2]),
	.I3(GND),
	.CIN(\core/alu_ltu_68 ),
	.COUT(\core/alu_lts_70 ),
	.SUM(\core/alu_lts_69 )
);
defparam \core/alu_lts_s65 .ALU_MODE=1;
ALU \core/alu_ltu_s65  (
	.I0(\core/reg_op2 [3]),
	.I1(\core/reg_op1 [3]),
	.I3(GND),
	.CIN(\core/alu_lts_70 ),
	.COUT(\core/alu_ltu_70 ),
	.SUM(\core/alu_ltu_69 )
);
defparam \core/alu_ltu_s65 .ALU_MODE=1;
ALU \core/alu_lts_s66  (
	.I0(\core/reg_op2 [4]),
	.I1(\core/reg_op1 [4]),
	.I3(GND),
	.CIN(\core/alu_ltu_70 ),
	.COUT(\core/alu_lts_72 ),
	.SUM(\core/alu_lts_71 )
);
defparam \core/alu_lts_s66 .ALU_MODE=1;
ALU \core/alu_ltu_s66  (
	.I0(\core/reg_op2 [5]),
	.I1(\core/reg_op1 [5]),
	.I3(GND),
	.CIN(\core/alu_lts_72 ),
	.COUT(\core/alu_ltu_72 ),
	.SUM(\core/alu_ltu_71 )
);
defparam \core/alu_ltu_s66 .ALU_MODE=1;
ALU \core/alu_lts_s67  (
	.I0(\core/reg_op2 [6]),
	.I1(\core/reg_op1 [6]),
	.I3(GND),
	.CIN(\core/alu_ltu_72 ),
	.COUT(\core/alu_lts_74 ),
	.SUM(\core/alu_lts_73 )
);
defparam \core/alu_lts_s67 .ALU_MODE=1;
ALU \core/alu_ltu_s67  (
	.I0(\core/reg_op2 [7]),
	.I1(\core/reg_op1 [7]),
	.I3(GND),
	.CIN(\core/alu_lts_74 ),
	.COUT(\core/alu_ltu_74 ),
	.SUM(\core/alu_ltu_73 )
);
defparam \core/alu_ltu_s67 .ALU_MODE=1;
ALU \core/alu_lts_s68  (
	.I0(\core/reg_op2 [8]),
	.I1(\core/reg_op1 [8]),
	.I3(GND),
	.CIN(\core/alu_ltu_74 ),
	.COUT(\core/alu_lts_76 ),
	.SUM(\core/alu_lts_75 )
);
defparam \core/alu_lts_s68 .ALU_MODE=1;
ALU \core/alu_ltu_s68  (
	.I0(\core/reg_op2 [9]),
	.I1(\core/reg_op1 [9]),
	.I3(GND),
	.CIN(\core/alu_lts_76 ),
	.COUT(\core/alu_ltu_76 ),
	.SUM(\core/alu_ltu_75 )
);
defparam \core/alu_ltu_s68 .ALU_MODE=1;
ALU \core/alu_lts_s69  (
	.I0(\core/reg_op2 [10]),
	.I1(\core/reg_op1 [10]),
	.I3(GND),
	.CIN(\core/alu_ltu_76 ),
	.COUT(\core/alu_lts_78 ),
	.SUM(\core/alu_lts_77 )
);
defparam \core/alu_lts_s69 .ALU_MODE=1;
ALU \core/alu_ltu_s69  (
	.I0(\core/reg_op2 [11]),
	.I1(\core/reg_op1 [11]),
	.I3(GND),
	.CIN(\core/alu_lts_78 ),
	.COUT(\core/alu_ltu_78 ),
	.SUM(\core/alu_ltu_77 )
);
defparam \core/alu_ltu_s69 .ALU_MODE=1;
ALU \core/alu_lts_s70  (
	.I0(\core/reg_op2 [12]),
	.I1(\core/reg_op1 [12]),
	.I3(GND),
	.CIN(\core/alu_ltu_78 ),
	.COUT(\core/alu_lts_80 ),
	.SUM(\core/alu_lts_79 )
);
defparam \core/alu_lts_s70 .ALU_MODE=1;
ALU \core/alu_ltu_s70  (
	.I0(\core/reg_op2 [13]),
	.I1(\core/reg_op1 [13]),
	.I3(GND),
	.CIN(\core/alu_lts_80 ),
	.COUT(\core/alu_ltu_80 ),
	.SUM(\core/alu_ltu_79 )
);
defparam \core/alu_ltu_s70 .ALU_MODE=1;
ALU \core/alu_lts_s71  (
	.I0(\core/reg_op2 [14]),
	.I1(\core/reg_op1 [14]),
	.I3(GND),
	.CIN(\core/alu_ltu_80 ),
	.COUT(\core/alu_lts_82 ),
	.SUM(\core/alu_lts_81 )
);
defparam \core/alu_lts_s71 .ALU_MODE=1;
ALU \core/alu_ltu_s71  (
	.I0(\core/reg_op2 [15]),
	.I1(\core/reg_op1 [15]),
	.I3(GND),
	.CIN(\core/alu_lts_82 ),
	.COUT(\core/alu_ltu_82 ),
	.SUM(\core/alu_ltu_81 )
);
defparam \core/alu_ltu_s71 .ALU_MODE=1;
ALU \core/alu_lts_s72  (
	.I0(\core/reg_op2 [16]),
	.I1(\core/reg_op1 [16]),
	.I3(GND),
	.CIN(\core/alu_ltu_82 ),
	.COUT(\core/alu_lts_84 ),
	.SUM(\core/alu_lts_83 )
);
defparam \core/alu_lts_s72 .ALU_MODE=1;
ALU \core/alu_ltu_s72  (
	.I0(\core/reg_op2 [17]),
	.I1(\core/reg_op1 [17]),
	.I3(GND),
	.CIN(\core/alu_lts_84 ),
	.COUT(\core/alu_ltu_84 ),
	.SUM(\core/alu_ltu_83 )
);
defparam \core/alu_ltu_s72 .ALU_MODE=1;
ALU \core/alu_lts_s73  (
	.I0(\core/reg_op2 [18]),
	.I1(\core/reg_op1 [18]),
	.I3(GND),
	.CIN(\core/alu_ltu_84 ),
	.COUT(\core/alu_lts_86 ),
	.SUM(\core/alu_lts_85 )
);
defparam \core/alu_lts_s73 .ALU_MODE=1;
ALU \core/alu_ltu_s73  (
	.I0(\core/reg_op2 [19]),
	.I1(\core/reg_op1 [19]),
	.I3(GND),
	.CIN(\core/alu_lts_86 ),
	.COUT(\core/alu_ltu_86 ),
	.SUM(\core/alu_ltu_85 )
);
defparam \core/alu_ltu_s73 .ALU_MODE=1;
ALU \core/alu_lts_s74  (
	.I0(\core/reg_op2 [20]),
	.I1(\core/reg_op1 [20]),
	.I3(GND),
	.CIN(\core/alu_ltu_86 ),
	.COUT(\core/alu_lts_88 ),
	.SUM(\core/alu_lts_87 )
);
defparam \core/alu_lts_s74 .ALU_MODE=1;
ALU \core/alu_ltu_s74  (
	.I0(\core/reg_op2 [21]),
	.I1(\core/reg_op1 [21]),
	.I3(GND),
	.CIN(\core/alu_lts_88 ),
	.COUT(\core/alu_ltu_88 ),
	.SUM(\core/alu_ltu_87 )
);
defparam \core/alu_ltu_s74 .ALU_MODE=1;
ALU \core/alu_lts_s75  (
	.I0(\core/reg_op2 [22]),
	.I1(\core/reg_op1 [22]),
	.I3(GND),
	.CIN(\core/alu_ltu_88 ),
	.COUT(\core/alu_lts_90 ),
	.SUM(\core/alu_lts_89 )
);
defparam \core/alu_lts_s75 .ALU_MODE=1;
ALU \core/alu_ltu_s75  (
	.I0(\core/reg_op2 [23]),
	.I1(\core/reg_op1 [23]),
	.I3(GND),
	.CIN(\core/alu_lts_90 ),
	.COUT(\core/alu_ltu_90 ),
	.SUM(\core/alu_ltu_89 )
);
defparam \core/alu_ltu_s75 .ALU_MODE=1;
ALU \core/alu_lts_s76  (
	.I0(\core/reg_op2 [24]),
	.I1(\core/reg_op1 [24]),
	.I3(GND),
	.CIN(\core/alu_ltu_90 ),
	.COUT(\core/alu_lts_92 ),
	.SUM(\core/alu_lts_91 )
);
defparam \core/alu_lts_s76 .ALU_MODE=1;
ALU \core/alu_ltu_s76  (
	.I0(\core/reg_op2 [25]),
	.I1(\core/reg_op1 [25]),
	.I3(GND),
	.CIN(\core/alu_lts_92 ),
	.COUT(\core/alu_ltu_92 ),
	.SUM(\core/alu_ltu_91 )
);
defparam \core/alu_ltu_s76 .ALU_MODE=1;
ALU \core/alu_lts_s77  (
	.I0(\core/reg_op2 [26]),
	.I1(\core/reg_op1 [26]),
	.I3(GND),
	.CIN(\core/alu_ltu_92 ),
	.COUT(\core/alu_lts_94 ),
	.SUM(\core/alu_lts_93 )
);
defparam \core/alu_lts_s77 .ALU_MODE=1;
ALU \core/alu_ltu_s77  (
	.I0(\core/reg_op2 [27]),
	.I1(\core/reg_op1 [27]),
	.I3(GND),
	.CIN(\core/alu_lts_94 ),
	.COUT(\core/alu_ltu_94 ),
	.SUM(\core/alu_ltu_93 )
);
defparam \core/alu_ltu_s77 .ALU_MODE=1;
ALU \core/alu_lts_s78  (
	.I0(\core/reg_op2 [28]),
	.I1(\core/reg_op1 [28]),
	.I3(GND),
	.CIN(\core/alu_ltu_94 ),
	.COUT(\core/alu_lts_96 ),
	.SUM(\core/alu_lts_95 )
);
defparam \core/alu_lts_s78 .ALU_MODE=1;
ALU \core/alu_ltu_s78  (
	.I0(\core/reg_op2 [29]),
	.I1(\core/reg_op1 [29]),
	.I3(GND),
	.CIN(\core/alu_lts_96 ),
	.COUT(\core/alu_ltu_96 ),
	.SUM(\core/alu_ltu_95 )
);
defparam \core/alu_ltu_s78 .ALU_MODE=1;
ALU \core/alu_add_sub[0]_1_s  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/reg_op2 [0]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/instr_sub ),
	.COUT(\core/alu_add_sub[0]_1_0_COUT ),
	.SUM(\core/alu_add_sub [0])
);
defparam \core/alu_add_sub[0]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[1]_1_s  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/reg_op2 [1]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[0]_1_0_COUT ),
	.COUT(\core/alu_add_sub[1]_1_0_COUT ),
	.SUM(\core/alu_add_sub [1])
);
defparam \core/alu_add_sub[1]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[2]_1_s  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/reg_op2 [2]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[1]_1_0_COUT ),
	.COUT(\core/alu_add_sub[2]_1_0_COUT ),
	.SUM(\core/alu_add_sub [2])
);
defparam \core/alu_add_sub[2]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[3]_1_s  (
	.I0(\core/reg_op1 [3]),
	.I1(\core/reg_op2 [3]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[2]_1_0_COUT ),
	.COUT(\core/alu_add_sub[3]_1_0_COUT ),
	.SUM(\core/alu_add_sub [3])
);
defparam \core/alu_add_sub[3]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[4]_1_s  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/reg_op2 [4]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[3]_1_0_COUT ),
	.COUT(\core/alu_add_sub[4]_1_0_COUT ),
	.SUM(\core/alu_add_sub [4])
);
defparam \core/alu_add_sub[4]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[5]_1_s  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/reg_op2 [5]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[4]_1_0_COUT ),
	.COUT(\core/alu_add_sub[5]_1_0_COUT ),
	.SUM(\core/alu_add_sub [5])
);
defparam \core/alu_add_sub[5]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[6]_1_s  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/reg_op2 [6]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[5]_1_0_COUT ),
	.COUT(\core/alu_add_sub[6]_1_0_COUT ),
	.SUM(\core/alu_add_sub [6])
);
defparam \core/alu_add_sub[6]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[7]_1_s  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/reg_op2 [7]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[6]_1_0_COUT ),
	.COUT(\core/alu_add_sub[7]_1_0_COUT ),
	.SUM(\core/alu_add_sub [7])
);
defparam \core/alu_add_sub[7]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[8]_1_s  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op2 [8]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[7]_1_0_COUT ),
	.COUT(\core/alu_add_sub[8]_1_0_COUT ),
	.SUM(\core/alu_add_sub [8])
);
defparam \core/alu_add_sub[8]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[9]_1_s  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/reg_op2 [9]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[8]_1_0_COUT ),
	.COUT(\core/alu_add_sub[9]_1_0_COUT ),
	.SUM(\core/alu_add_sub [9])
);
defparam \core/alu_add_sub[9]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[10]_1_s  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op2 [10]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[9]_1_0_COUT ),
	.COUT(\core/alu_add_sub[10]_1_0_COUT ),
	.SUM(\core/alu_add_sub [10])
);
defparam \core/alu_add_sub[10]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[11]_1_s  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/reg_op2 [11]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[10]_1_0_COUT ),
	.COUT(\core/alu_add_sub[11]_1_0_COUT ),
	.SUM(\core/alu_add_sub [11])
);
defparam \core/alu_add_sub[11]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[12]_1_s  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/reg_op2 [12]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[11]_1_0_COUT ),
	.COUT(\core/alu_add_sub[12]_1_0_COUT ),
	.SUM(\core/alu_add_sub [12])
);
defparam \core/alu_add_sub[12]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[13]_1_s  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op2 [13]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[12]_1_0_COUT ),
	.COUT(\core/alu_add_sub[13]_1_0_COUT ),
	.SUM(\core/alu_add_sub [13])
);
defparam \core/alu_add_sub[13]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[14]_1_s  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op2 [14]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[13]_1_0_COUT ),
	.COUT(\core/alu_add_sub[14]_1_0_COUT ),
	.SUM(\core/alu_add_sub [14])
);
defparam \core/alu_add_sub[14]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[15]_1_s  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/reg_op2 [15]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[14]_1_0_COUT ),
	.COUT(\core/alu_add_sub[15]_1_0_COUT ),
	.SUM(\core/alu_add_sub [15])
);
defparam \core/alu_add_sub[15]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[16]_1_s  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op2 [16]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[15]_1_0_COUT ),
	.COUT(\core/alu_add_sub[16]_1_0_COUT ),
	.SUM(\core/alu_add_sub [16])
);
defparam \core/alu_add_sub[16]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[17]_1_s  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/reg_op2 [17]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[16]_1_0_COUT ),
	.COUT(\core/alu_add_sub[17]_1_0_COUT ),
	.SUM(\core/alu_add_sub [17])
);
defparam \core/alu_add_sub[17]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[18]_1_s  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/reg_op2 [18]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[17]_1_0_COUT ),
	.COUT(\core/alu_add_sub[18]_1_0_COUT ),
	.SUM(\core/alu_add_sub [18])
);
defparam \core/alu_add_sub[18]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[19]_1_s  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op2 [19]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[18]_1_0_COUT ),
	.COUT(\core/alu_add_sub[19]_1_0_COUT ),
	.SUM(\core/alu_add_sub [19])
);
defparam \core/alu_add_sub[19]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[20]_1_s  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op2 [20]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[19]_1_0_COUT ),
	.COUT(\core/alu_add_sub[20]_1_0_COUT ),
	.SUM(\core/alu_add_sub [20])
);
defparam \core/alu_add_sub[20]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[21]_1_s  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/reg_op2 [21]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[20]_1_0_COUT ),
	.COUT(\core/alu_add_sub[21]_1_0_COUT ),
	.SUM(\core/alu_add_sub [21])
);
defparam \core/alu_add_sub[21]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[22]_1_s  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/reg_op2 [22]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[21]_1_0_COUT ),
	.COUT(\core/alu_add_sub[22]_1_0_COUT ),
	.SUM(\core/alu_add_sub [22])
);
defparam \core/alu_add_sub[22]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[23]_1_s  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/reg_op2 [23]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[22]_1_0_COUT ),
	.COUT(\core/alu_add_sub[23]_1_0_COUT ),
	.SUM(\core/alu_add_sub [23])
);
defparam \core/alu_add_sub[23]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[24]_1_s  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op2 [24]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[23]_1_0_COUT ),
	.COUT(\core/alu_add_sub[24]_1_0_COUT ),
	.SUM(\core/alu_add_sub [24])
);
defparam \core/alu_add_sub[24]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[25]_1_s  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op2 [25]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[24]_1_0_COUT ),
	.COUT(\core/alu_add_sub[25]_1_0_COUT ),
	.SUM(\core/alu_add_sub [25])
);
defparam \core/alu_add_sub[25]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[26]_1_s  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op2 [26]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[25]_1_0_COUT ),
	.COUT(\core/alu_add_sub[26]_1_0_COUT ),
	.SUM(\core/alu_add_sub [26])
);
defparam \core/alu_add_sub[26]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[27]_1_s  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op2 [27]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[26]_1_0_COUT ),
	.COUT(\core/alu_add_sub[27]_1_0_COUT ),
	.SUM(\core/alu_add_sub [27])
);
defparam \core/alu_add_sub[27]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[28]_1_s  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op2 [28]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[27]_1_0_COUT ),
	.COUT(\core/alu_add_sub[28]_1_0_COUT ),
	.SUM(\core/alu_add_sub [28])
);
defparam \core/alu_add_sub[28]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[29]_1_s  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op2 [29]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[28]_1_0_COUT ),
	.COUT(\core/alu_add_sub[29]_1_0_COUT ),
	.SUM(\core/alu_add_sub [29])
);
defparam \core/alu_add_sub[29]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[30]_1_s  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op2 [30]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[29]_1_0_COUT ),
	.COUT(\core/alu_add_sub[30]_1_0_COUT ),
	.SUM(\core/alu_add_sub [30])
);
defparam \core/alu_add_sub[30]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[31]_1_s  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op2 [31]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[30]_1_0_COUT ),
	.COUT(\core/alu_add_sub[31]_1_0_COUT ),
	.SUM(\core/alu_add_sub [31])
);
defparam \core/alu_add_sub[31]_1_s .ALU_MODE=2;
ALU \core/n1608_s  (
	.I0(\core/next_pc [2]),
	.I1(\core/mem_la_firstword_xfer ),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n1608_0_COUT ),
	.SUM(\core/n1608_1 )
);
defparam \core/n1608_s .ALU_MODE=0;
ALU \core/n1607_s  (
	.I0(GND),
	.I1(\core/next_pc [3]),
	.I3(GND),
	.CIN(\core/n1608_0_COUT ),
	.COUT(\core/n1607_0_COUT ),
	.SUM(\core/n1607_1 )
);
defparam \core/n1607_s .ALU_MODE=0;
ALU \core/n1606_s  (
	.I0(GND),
	.I1(\core/next_pc [4]),
	.I3(GND),
	.CIN(\core/n1607_0_COUT ),
	.COUT(\core/n1606_0_COUT ),
	.SUM(\core/n1606_1 )
);
defparam \core/n1606_s .ALU_MODE=0;
ALU \core/n1605_s  (
	.I0(GND),
	.I1(\core/next_pc [5]),
	.I3(GND),
	.CIN(\core/n1606_0_COUT ),
	.COUT(\core/n1605_0_COUT ),
	.SUM(\core/n1605_1 )
);
defparam \core/n1605_s .ALU_MODE=0;
ALU \core/n1604_s  (
	.I0(GND),
	.I1(\core/next_pc [6]),
	.I3(GND),
	.CIN(\core/n1605_0_COUT ),
	.COUT(\core/n1604_0_COUT ),
	.SUM(\core/n1604_1 )
);
defparam \core/n1604_s .ALU_MODE=0;
ALU \core/n1603_s  (
	.I0(GND),
	.I1(\core/next_pc [7]),
	.I3(GND),
	.CIN(\core/n1604_0_COUT ),
	.COUT(\core/n1603_0_COUT ),
	.SUM(\core/n1603_1 )
);
defparam \core/n1603_s .ALU_MODE=0;
ALU \core/n1602_s  (
	.I0(GND),
	.I1(\core/next_pc [8]),
	.I3(GND),
	.CIN(\core/n1603_0_COUT ),
	.COUT(\core/n1602_0_COUT ),
	.SUM(\core/n1602_1 )
);
defparam \core/n1602_s .ALU_MODE=0;
ALU \core/n1601_s  (
	.I0(GND),
	.I1(\core/next_pc [9]),
	.I3(GND),
	.CIN(\core/n1602_0_COUT ),
	.COUT(\core/n1601_0_COUT ),
	.SUM(\core/n1601_1 )
);
defparam \core/n1601_s .ALU_MODE=0;
ALU \core/n1600_s  (
	.I0(GND),
	.I1(\core/next_pc [10]),
	.I3(GND),
	.CIN(\core/n1601_0_COUT ),
	.COUT(\core/n1600_0_COUT ),
	.SUM(\core/n1600_1 )
);
defparam \core/n1600_s .ALU_MODE=0;
ALU \core/n1599_s  (
	.I0(GND),
	.I1(\core/next_pc [11]),
	.I3(GND),
	.CIN(\core/n1600_0_COUT ),
	.COUT(\core/n1599_0_COUT ),
	.SUM(\core/n1599_1 )
);
defparam \core/n1599_s .ALU_MODE=0;
ALU \core/n1598_s  (
	.I0(GND),
	.I1(\core/next_pc [12]),
	.I3(GND),
	.CIN(\core/n1599_0_COUT ),
	.COUT(\core/n1598_0_COUT ),
	.SUM(\core/n1598_1 )
);
defparam \core/n1598_s .ALU_MODE=0;
ALU \core/n1597_s  (
	.I0(GND),
	.I1(\core/next_pc [13]),
	.I3(GND),
	.CIN(\core/n1598_0_COUT ),
	.COUT(\core/n1597_0_COUT ),
	.SUM(\core/n1597_1 )
);
defparam \core/n1597_s .ALU_MODE=0;
ALU \core/n1596_s  (
	.I0(GND),
	.I1(\core/next_pc [14]),
	.I3(GND),
	.CIN(\core/n1597_0_COUT ),
	.COUT(\core/n1596_0_COUT ),
	.SUM(\core/n1596_1 )
);
defparam \core/n1596_s .ALU_MODE=0;
ALU \core/n1595_s  (
	.I0(GND),
	.I1(\core/next_pc [15]),
	.I3(GND),
	.CIN(\core/n1596_0_COUT ),
	.COUT(\core/n1595_0_COUT ),
	.SUM(\core/n1595_1 )
);
defparam \core/n1595_s .ALU_MODE=0;
ALU \core/n1594_s  (
	.I0(GND),
	.I1(\core/next_pc [16]),
	.I3(GND),
	.CIN(\core/n1595_0_COUT ),
	.COUT(\core/n1594_0_COUT ),
	.SUM(\core/n1594_1 )
);
defparam \core/n1594_s .ALU_MODE=0;
ALU \core/n1593_s  (
	.I0(GND),
	.I1(\core/next_pc [17]),
	.I3(GND),
	.CIN(\core/n1594_0_COUT ),
	.COUT(\core/n1593_0_COUT ),
	.SUM(\core/n1593_1 )
);
defparam \core/n1593_s .ALU_MODE=0;
ALU \core/n1592_s  (
	.I0(GND),
	.I1(\core/next_pc [18]),
	.I3(GND),
	.CIN(\core/n1593_0_COUT ),
	.COUT(\core/n1592_0_COUT ),
	.SUM(\core/n1592_1 )
);
defparam \core/n1592_s .ALU_MODE=0;
ALU \core/n1591_s  (
	.I0(GND),
	.I1(\core/next_pc [19]),
	.I3(GND),
	.CIN(\core/n1592_0_COUT ),
	.COUT(\core/n1591_0_COUT ),
	.SUM(\core/n1591_1 )
);
defparam \core/n1591_s .ALU_MODE=0;
ALU \core/n1590_s  (
	.I0(GND),
	.I1(\core/next_pc [20]),
	.I3(GND),
	.CIN(\core/n1591_0_COUT ),
	.COUT(\core/n1590_0_COUT ),
	.SUM(\core/n1590_1 )
);
defparam \core/n1590_s .ALU_MODE=0;
ALU \core/n1589_s  (
	.I0(GND),
	.I1(\core/next_pc [21]),
	.I3(GND),
	.CIN(\core/n1590_0_COUT ),
	.COUT(\core/n1589_0_COUT ),
	.SUM(\core/n1589_1 )
);
defparam \core/n1589_s .ALU_MODE=0;
ALU \core/n1588_s  (
	.I0(GND),
	.I1(\core/next_pc [22]),
	.I3(GND),
	.CIN(\core/n1589_0_COUT ),
	.COUT(\core/n1588_0_COUT ),
	.SUM(\core/n1588_1 )
);
defparam \core/n1588_s .ALU_MODE=0;
ALU \core/n1587_s  (
	.I0(GND),
	.I1(\core/next_pc [23]),
	.I3(GND),
	.CIN(\core/n1588_0_COUT ),
	.COUT(\core/n1587_0_COUT ),
	.SUM(\core/n1587_1 )
);
defparam \core/n1587_s .ALU_MODE=0;
ALU \core/n1586_s  (
	.I0(GND),
	.I1(\core/next_pc [24]),
	.I3(GND),
	.CIN(\core/n1587_0_COUT ),
	.COUT(\core/n1586_0_COUT ),
	.SUM(\core/n1586_1 )
);
defparam \core/n1586_s .ALU_MODE=0;
ALU \core/n1585_s  (
	.I0(GND),
	.I1(\core/next_pc [25]),
	.I3(GND),
	.CIN(\core/n1586_0_COUT ),
	.COUT(\core/n1585_0_COUT ),
	.SUM(\core/n1585_1 )
);
defparam \core/n1585_s .ALU_MODE=0;
ALU \core/n1584_s  (
	.I0(GND),
	.I1(\core/next_pc [26]),
	.I3(GND),
	.CIN(\core/n1585_0_COUT ),
	.COUT(\core/n1584_0_COUT ),
	.SUM(\core/n1584_1 )
);
defparam \core/n1584_s .ALU_MODE=0;
ALU \core/n1583_s  (
	.I0(GND),
	.I1(\core/next_pc [27]),
	.I3(GND),
	.CIN(\core/n1584_0_COUT ),
	.COUT(\core/n1583_0_COUT ),
	.SUM(\core/n1583_1 )
);
defparam \core/n1583_s .ALU_MODE=0;
ALU \core/n1582_s  (
	.I0(GND),
	.I1(\core/next_pc [28]),
	.I3(GND),
	.CIN(\core/n1583_0_COUT ),
	.COUT(\core/n1582_0_COUT ),
	.SUM(\core/n1582_1 )
);
defparam \core/n1582_s .ALU_MODE=0;
ALU \core/n1581_s  (
	.I0(GND),
	.I1(\core/next_pc [29]),
	.I3(GND),
	.CIN(\core/n1582_0_COUT ),
	.COUT(\core/n1581_0_COUT ),
	.SUM(\core/n1581_1 )
);
defparam \core/n1581_s .ALU_MODE=0;
ALU \core/n1580_s  (
	.I0(GND),
	.I1(\core/next_pc [30]),
	.I3(GND),
	.CIN(\core/n1581_0_COUT ),
	.COUT(\core/n1580_0_COUT ),
	.SUM(\core/n1580_1 )
);
defparam \core/n1580_s .ALU_MODE=0;
ALU \core/n1579_s  (
	.I0(GND),
	.I1(\core/next_pc [31]),
	.I3(GND),
	.CIN(\core/n1580_0_COUT ),
	.COUT(\core/n1579_0_COUT ),
	.SUM(\core/n1579_1 )
);
defparam \core/n1579_s .ALU_MODE=0;
ALU \core/n7390_s  (
	.I0(\core/reg_pc [1]),
	.I1(\core/latched_compr ),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n7390_0_COUT ),
	.SUM(\core/n7390_1 )
);
defparam \core/n7390_s .ALU_MODE=0;
ALU \core/n7388_s  (
	.I0(GND),
	.I1(\core/reg_pc [3]),
	.I3(GND),
	.CIN(\core/n7389_2_COUT ),
	.COUT(\core/n7388_0_COUT ),
	.SUM(\core/n7388_1 )
);
defparam \core/n7388_s .ALU_MODE=0;
ALU \core/n7387_s  (
	.I0(GND),
	.I1(\core/reg_pc [4]),
	.I3(GND),
	.CIN(\core/n7388_0_COUT ),
	.COUT(\core/n7387_0_COUT ),
	.SUM(\core/n7387_1 )
);
defparam \core/n7387_s .ALU_MODE=0;
ALU \core/n7386_s  (
	.I0(GND),
	.I1(\core/reg_pc [5]),
	.I3(GND),
	.CIN(\core/n7387_0_COUT ),
	.COUT(\core/n7386_0_COUT ),
	.SUM(\core/n7386_1 )
);
defparam \core/n7386_s .ALU_MODE=0;
ALU \core/n7385_s  (
	.I0(GND),
	.I1(\core/reg_pc [6]),
	.I3(GND),
	.CIN(\core/n7386_0_COUT ),
	.COUT(\core/n7385_0_COUT ),
	.SUM(\core/n7385_1 )
);
defparam \core/n7385_s .ALU_MODE=0;
ALU \core/n7384_s  (
	.I0(GND),
	.I1(\core/reg_pc [7]),
	.I3(GND),
	.CIN(\core/n7385_0_COUT ),
	.COUT(\core/n7384_0_COUT ),
	.SUM(\core/n7384_1 )
);
defparam \core/n7384_s .ALU_MODE=0;
ALU \core/n7383_s  (
	.I0(GND),
	.I1(\core/reg_pc [8]),
	.I3(GND),
	.CIN(\core/n7384_0_COUT ),
	.COUT(\core/n7383_0_COUT ),
	.SUM(\core/n7383_1 )
);
defparam \core/n7383_s .ALU_MODE=0;
ALU \core/n7382_s  (
	.I0(GND),
	.I1(\core/reg_pc [9]),
	.I3(GND),
	.CIN(\core/n7383_0_COUT ),
	.COUT(\core/n7382_0_COUT ),
	.SUM(\core/n7382_1 )
);
defparam \core/n7382_s .ALU_MODE=0;
ALU \core/n7381_s  (
	.I0(GND),
	.I1(\core/reg_pc [10]),
	.I3(GND),
	.CIN(\core/n7382_0_COUT ),
	.COUT(\core/n7381_0_COUT ),
	.SUM(\core/n7381_1 )
);
defparam \core/n7381_s .ALU_MODE=0;
ALU \core/n7380_s  (
	.I0(GND),
	.I1(\core/reg_pc [11]),
	.I3(GND),
	.CIN(\core/n7381_0_COUT ),
	.COUT(\core/n7380_0_COUT ),
	.SUM(\core/n7380_1 )
);
defparam \core/n7380_s .ALU_MODE=0;
ALU \core/n7379_s  (
	.I0(GND),
	.I1(\core/reg_pc [12]),
	.I3(GND),
	.CIN(\core/n7380_0_COUT ),
	.COUT(\core/n7379_0_COUT ),
	.SUM(\core/n7379_1 )
);
defparam \core/n7379_s .ALU_MODE=0;
ALU \core/n7378_s  (
	.I0(GND),
	.I1(\core/reg_pc [13]),
	.I3(GND),
	.CIN(\core/n7379_0_COUT ),
	.COUT(\core/n7378_0_COUT ),
	.SUM(\core/n7378_1 )
);
defparam \core/n7378_s .ALU_MODE=0;
ALU \core/n7377_s  (
	.I0(GND),
	.I1(\core/reg_pc [14]),
	.I3(GND),
	.CIN(\core/n7378_0_COUT ),
	.COUT(\core/n7377_0_COUT ),
	.SUM(\core/n7377_1 )
);
defparam \core/n7377_s .ALU_MODE=0;
ALU \core/n7376_s  (
	.I0(GND),
	.I1(\core/reg_pc [15]),
	.I3(GND),
	.CIN(\core/n7377_0_COUT ),
	.COUT(\core/n7376_0_COUT ),
	.SUM(\core/n7376_1 )
);
defparam \core/n7376_s .ALU_MODE=0;
ALU \core/n7375_s  (
	.I0(GND),
	.I1(\core/reg_pc [16]),
	.I3(GND),
	.CIN(\core/n7376_0_COUT ),
	.COUT(\core/n7375_0_COUT ),
	.SUM(\core/n7375_1 )
);
defparam \core/n7375_s .ALU_MODE=0;
ALU \core/n7374_s  (
	.I0(GND),
	.I1(\core/reg_pc [17]),
	.I3(GND),
	.CIN(\core/n7375_0_COUT ),
	.COUT(\core/n7374_0_COUT ),
	.SUM(\core/n7374_1 )
);
defparam \core/n7374_s .ALU_MODE=0;
ALU \core/n7373_s  (
	.I0(GND),
	.I1(\core/reg_pc [18]),
	.I3(GND),
	.CIN(\core/n7374_0_COUT ),
	.COUT(\core/n7373_0_COUT ),
	.SUM(\core/n7373_1 )
);
defparam \core/n7373_s .ALU_MODE=0;
ALU \core/n7372_s  (
	.I0(GND),
	.I1(\core/reg_pc [19]),
	.I3(GND),
	.CIN(\core/n7373_0_COUT ),
	.COUT(\core/n7372_0_COUT ),
	.SUM(\core/n7372_1 )
);
defparam \core/n7372_s .ALU_MODE=0;
ALU \core/n7371_s  (
	.I0(GND),
	.I1(\core/reg_pc [20]),
	.I3(GND),
	.CIN(\core/n7372_0_COUT ),
	.COUT(\core/n7371_0_COUT ),
	.SUM(\core/n7371_1 )
);
defparam \core/n7371_s .ALU_MODE=0;
ALU \core/n7370_s  (
	.I0(GND),
	.I1(\core/reg_pc [21]),
	.I3(GND),
	.CIN(\core/n7371_0_COUT ),
	.COUT(\core/n7370_0_COUT ),
	.SUM(\core/n7370_1 )
);
defparam \core/n7370_s .ALU_MODE=0;
ALU \core/n7369_s  (
	.I0(GND),
	.I1(\core/reg_pc [22]),
	.I3(GND),
	.CIN(\core/n7370_0_COUT ),
	.COUT(\core/n7369_0_COUT ),
	.SUM(\core/n7369_1 )
);
defparam \core/n7369_s .ALU_MODE=0;
ALU \core/n7368_s  (
	.I0(GND),
	.I1(\core/reg_pc [23]),
	.I3(GND),
	.CIN(\core/n7369_0_COUT ),
	.COUT(\core/n7368_0_COUT ),
	.SUM(\core/n7368_1 )
);
defparam \core/n7368_s .ALU_MODE=0;
ALU \core/n7367_s  (
	.I0(GND),
	.I1(\core/reg_pc [24]),
	.I3(GND),
	.CIN(\core/n7368_0_COUT ),
	.COUT(\core/n7367_0_COUT ),
	.SUM(\core/n7367_1 )
);
defparam \core/n7367_s .ALU_MODE=0;
ALU \core/n7366_s  (
	.I0(GND),
	.I1(\core/reg_pc [25]),
	.I3(GND),
	.CIN(\core/n7367_0_COUT ),
	.COUT(\core/n7366_0_COUT ),
	.SUM(\core/n7366_1 )
);
defparam \core/n7366_s .ALU_MODE=0;
ALU \core/n7365_s  (
	.I0(GND),
	.I1(\core/reg_pc [26]),
	.I3(GND),
	.CIN(\core/n7366_0_COUT ),
	.COUT(\core/n7365_0_COUT ),
	.SUM(\core/n7365_1 )
);
defparam \core/n7365_s .ALU_MODE=0;
ALU \core/n7364_s  (
	.I0(GND),
	.I1(\core/reg_pc [27]),
	.I3(GND),
	.CIN(\core/n7365_0_COUT ),
	.COUT(\core/n7364_0_COUT ),
	.SUM(\core/n7364_1 )
);
defparam \core/n7364_s .ALU_MODE=0;
ALU \core/n7363_s  (
	.I0(GND),
	.I1(\core/reg_pc [28]),
	.I3(GND),
	.CIN(\core/n7364_0_COUT ),
	.COUT(\core/n7363_0_COUT ),
	.SUM(\core/n7363_1 )
);
defparam \core/n7363_s .ALU_MODE=0;
ALU \core/n7362_s  (
	.I0(GND),
	.I1(\core/reg_pc [29]),
	.I3(GND),
	.CIN(\core/n7363_0_COUT ),
	.COUT(\core/n7362_0_COUT ),
	.SUM(\core/n7362_1 )
);
defparam \core/n7362_s .ALU_MODE=0;
ALU \core/n7361_s  (
	.I0(GND),
	.I1(\core/reg_pc [30]),
	.I3(GND),
	.CIN(\core/n7362_0_COUT ),
	.COUT(\core/n7361_0_COUT ),
	.SUM(\core/n7361_1 )
);
defparam \core/n7361_s .ALU_MODE=0;
ALU \core/n7360_s  (
	.I0(GND),
	.I1(\core/reg_pc [31]),
	.I3(GND),
	.CIN(\core/n7361_0_COUT ),
	.COUT(\core/n7360_0_COUT ),
	.SUM(\core/n7360_1 )
);
defparam \core/n7360_s .ALU_MODE=0;
ALU \core/n12166_s  (
	.I0(\core/csr_cycle [1]),
	.I1(\core/csr_cycle [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12166_0_COUT ),
	.SUM(\core/n12166_1 )
);
defparam \core/n12166_s .ALU_MODE=0;
ALU \core/n12165_s  (
	.I0(GND),
	.I1(\core/csr_cycle [2]),
	.I3(GND),
	.CIN(\core/n12166_0_COUT ),
	.COUT(\core/n12165_0_COUT ),
	.SUM(\core/n12165_1 )
);
defparam \core/n12165_s .ALU_MODE=0;
ALU \core/n12164_s  (
	.I0(GND),
	.I1(\core/csr_cycle [3]),
	.I3(GND),
	.CIN(\core/n12165_0_COUT ),
	.COUT(\core/n12164_0_COUT ),
	.SUM(\core/n12164_1 )
);
defparam \core/n12164_s .ALU_MODE=0;
ALU \core/n12163_s  (
	.I0(GND),
	.I1(\core/csr_cycle [4]),
	.I3(GND),
	.CIN(\core/n12164_0_COUT ),
	.COUT(\core/n12163_0_COUT ),
	.SUM(\core/n12163_1 )
);
defparam \core/n12163_s .ALU_MODE=0;
ALU \core/n12162_s  (
	.I0(GND),
	.I1(\core/csr_cycle [5]),
	.I3(GND),
	.CIN(\core/n12163_0_COUT ),
	.COUT(\core/n12162_0_COUT ),
	.SUM(\core/n12162_1 )
);
defparam \core/n12162_s .ALU_MODE=0;
ALU \core/n12161_s  (
	.I0(GND),
	.I1(\core/csr_cycle [6]),
	.I3(GND),
	.CIN(\core/n12162_0_COUT ),
	.COUT(\core/n12161_0_COUT ),
	.SUM(\core/n12161_1 )
);
defparam \core/n12161_s .ALU_MODE=0;
ALU \core/n12160_s  (
	.I0(GND),
	.I1(\core/csr_cycle [7]),
	.I3(GND),
	.CIN(\core/n12161_0_COUT ),
	.COUT(\core/n12160_0_COUT ),
	.SUM(\core/n12160_1 )
);
defparam \core/n12160_s .ALU_MODE=0;
ALU \core/n12159_s  (
	.I0(GND),
	.I1(\core/csr_cycle [8]),
	.I3(GND),
	.CIN(\core/n12160_0_COUT ),
	.COUT(\core/n12159_0_COUT ),
	.SUM(\core/n12159_1 )
);
defparam \core/n12159_s .ALU_MODE=0;
ALU \core/n12158_s  (
	.I0(GND),
	.I1(\core/csr_cycle [9]),
	.I3(GND),
	.CIN(\core/n12159_0_COUT ),
	.COUT(\core/n12158_0_COUT ),
	.SUM(\core/n12158_1 )
);
defparam \core/n12158_s .ALU_MODE=0;
ALU \core/n12157_s  (
	.I0(GND),
	.I1(\core/csr_cycle [10]),
	.I3(GND),
	.CIN(\core/n12158_0_COUT ),
	.COUT(\core/n12157_0_COUT ),
	.SUM(\core/n12157_1 )
);
defparam \core/n12157_s .ALU_MODE=0;
ALU \core/n12156_s  (
	.I0(GND),
	.I1(\core/csr_cycle [11]),
	.I3(GND),
	.CIN(\core/n12157_0_COUT ),
	.COUT(\core/n12156_0_COUT ),
	.SUM(\core/n12156_1 )
);
defparam \core/n12156_s .ALU_MODE=0;
ALU \core/n12155_s  (
	.I0(GND),
	.I1(\core/csr_cycle [12]),
	.I3(GND),
	.CIN(\core/n12156_0_COUT ),
	.COUT(\core/n12155_0_COUT ),
	.SUM(\core/n12155_1 )
);
defparam \core/n12155_s .ALU_MODE=0;
ALU \core/n12154_s  (
	.I0(GND),
	.I1(\core/csr_cycle [13]),
	.I3(GND),
	.CIN(\core/n12155_0_COUT ),
	.COUT(\core/n12154_0_COUT ),
	.SUM(\core/n12154_1 )
);
defparam \core/n12154_s .ALU_MODE=0;
ALU \core/n12153_s  (
	.I0(GND),
	.I1(\core/csr_cycle [14]),
	.I3(GND),
	.CIN(\core/n12154_0_COUT ),
	.COUT(\core/n12153_0_COUT ),
	.SUM(\core/n12153_1 )
);
defparam \core/n12153_s .ALU_MODE=0;
ALU \core/n12152_s  (
	.I0(GND),
	.I1(\core/csr_cycle [15]),
	.I3(GND),
	.CIN(\core/n12153_0_COUT ),
	.COUT(\core/n12152_0_COUT ),
	.SUM(\core/n12152_1 )
);
defparam \core/n12152_s .ALU_MODE=0;
ALU \core/n12151_s  (
	.I0(GND),
	.I1(\core/csr_cycle [16]),
	.I3(GND),
	.CIN(\core/n12152_0_COUT ),
	.COUT(\core/n12151_0_COUT ),
	.SUM(\core/n12151_1 )
);
defparam \core/n12151_s .ALU_MODE=0;
ALU \core/n12150_s  (
	.I0(GND),
	.I1(\core/csr_cycle [17]),
	.I3(GND),
	.CIN(\core/n12151_0_COUT ),
	.COUT(\core/n12150_0_COUT ),
	.SUM(\core/n12150_1 )
);
defparam \core/n12150_s .ALU_MODE=0;
ALU \core/n12149_s  (
	.I0(GND),
	.I1(\core/csr_cycle [18]),
	.I3(GND),
	.CIN(\core/n12150_0_COUT ),
	.COUT(\core/n12149_0_COUT ),
	.SUM(\core/n12149_1 )
);
defparam \core/n12149_s .ALU_MODE=0;
ALU \core/n12148_s  (
	.I0(GND),
	.I1(\core/csr_cycle [19]),
	.I3(GND),
	.CIN(\core/n12149_0_COUT ),
	.COUT(\core/n12148_0_COUT ),
	.SUM(\core/n12148_1 )
);
defparam \core/n12148_s .ALU_MODE=0;
ALU \core/n12147_s  (
	.I0(GND),
	.I1(\core/csr_cycle [20]),
	.I3(GND),
	.CIN(\core/n12148_0_COUT ),
	.COUT(\core/n12147_0_COUT ),
	.SUM(\core/n12147_1 )
);
defparam \core/n12147_s .ALU_MODE=0;
ALU \core/n12146_s  (
	.I0(GND),
	.I1(\core/csr_cycle [21]),
	.I3(GND),
	.CIN(\core/n12147_0_COUT ),
	.COUT(\core/n12146_0_COUT ),
	.SUM(\core/n12146_1 )
);
defparam \core/n12146_s .ALU_MODE=0;
ALU \core/n12145_s  (
	.I0(GND),
	.I1(\core/csr_cycle [22]),
	.I3(GND),
	.CIN(\core/n12146_0_COUT ),
	.COUT(\core/n12145_0_COUT ),
	.SUM(\core/n12145_1 )
);
defparam \core/n12145_s .ALU_MODE=0;
ALU \core/n12144_s  (
	.I0(GND),
	.I1(\core/csr_cycle [23]),
	.I3(GND),
	.CIN(\core/n12145_0_COUT ),
	.COUT(\core/n12144_0_COUT ),
	.SUM(\core/n12144_1 )
);
defparam \core/n12144_s .ALU_MODE=0;
ALU \core/n12143_s  (
	.I0(GND),
	.I1(\core/csr_cycle [24]),
	.I3(GND),
	.CIN(\core/n12144_0_COUT ),
	.COUT(\core/n12143_0_COUT ),
	.SUM(\core/n12143_1 )
);
defparam \core/n12143_s .ALU_MODE=0;
ALU \core/n12142_s  (
	.I0(GND),
	.I1(\core/csr_cycle [25]),
	.I3(GND),
	.CIN(\core/n12143_0_COUT ),
	.COUT(\core/n12142_0_COUT ),
	.SUM(\core/n12142_1 )
);
defparam \core/n12142_s .ALU_MODE=0;
ALU \core/n12141_s  (
	.I0(GND),
	.I1(\core/csr_cycle [26]),
	.I3(GND),
	.CIN(\core/n12142_0_COUT ),
	.COUT(\core/n12141_0_COUT ),
	.SUM(\core/n12141_1 )
);
defparam \core/n12141_s .ALU_MODE=0;
ALU \core/n12140_s  (
	.I0(GND),
	.I1(\core/csr_cycle [27]),
	.I3(GND),
	.CIN(\core/n12141_0_COUT ),
	.COUT(\core/n12140_0_COUT ),
	.SUM(\core/n12140_1 )
);
defparam \core/n12140_s .ALU_MODE=0;
ALU \core/n12139_s  (
	.I0(GND),
	.I1(\core/csr_cycle [28]),
	.I3(GND),
	.CIN(\core/n12140_0_COUT ),
	.COUT(\core/n12139_0_COUT ),
	.SUM(\core/n12139_1 )
);
defparam \core/n12139_s .ALU_MODE=0;
ALU \core/n12138_s  (
	.I0(GND),
	.I1(\core/csr_cycle [29]),
	.I3(GND),
	.CIN(\core/n12139_0_COUT ),
	.COUT(\core/n12138_0_COUT ),
	.SUM(\core/n12138_1 )
);
defparam \core/n12138_s .ALU_MODE=0;
ALU \core/n12137_s  (
	.I0(GND),
	.I1(\core/csr_cycle [30]),
	.I3(GND),
	.CIN(\core/n12138_0_COUT ),
	.COUT(\core/n12137_0_COUT ),
	.SUM(\core/n12137_1 )
);
defparam \core/n12137_s .ALU_MODE=0;
ALU \core/n12136_s  (
	.I0(GND),
	.I1(\core/csr_cycle [31]),
	.I3(GND),
	.CIN(\core/n12137_0_COUT ),
	.COUT(\core/n12136_0_COUT ),
	.SUM(\core/n12136_1 )
);
defparam \core/n12136_s .ALU_MODE=0;
ALU \core/n12264_s  (
	.I0(\core/csr_cycleh [1]),
	.I1(\core/csr_cycleh [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12264_0_COUT ),
	.SUM(\core/n12264_1 )
);
defparam \core/n12264_s .ALU_MODE=0;
ALU \core/n12263_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [2]),
	.I3(GND),
	.CIN(\core/n12264_0_COUT ),
	.COUT(\core/n12263_0_COUT ),
	.SUM(\core/n12263_1 )
);
defparam \core/n12263_s .ALU_MODE=0;
ALU \core/n12262_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [3]),
	.I3(GND),
	.CIN(\core/n12263_0_COUT ),
	.COUT(\core/n12262_0_COUT ),
	.SUM(\core/n12262_1 )
);
defparam \core/n12262_s .ALU_MODE=0;
ALU \core/n12261_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [4]),
	.I3(GND),
	.CIN(\core/n12262_0_COUT ),
	.COUT(\core/n12261_0_COUT ),
	.SUM(\core/n12261_1 )
);
defparam \core/n12261_s .ALU_MODE=0;
ALU \core/n12260_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [5]),
	.I3(GND),
	.CIN(\core/n12261_0_COUT ),
	.COUT(\core/n12260_0_COUT ),
	.SUM(\core/n12260_1 )
);
defparam \core/n12260_s .ALU_MODE=0;
ALU \core/n12259_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [6]),
	.I3(GND),
	.CIN(\core/n12260_0_COUT ),
	.COUT(\core/n12259_0_COUT ),
	.SUM(\core/n12259_1 )
);
defparam \core/n12259_s .ALU_MODE=0;
ALU \core/n12258_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [7]),
	.I3(GND),
	.CIN(\core/n12259_0_COUT ),
	.COUT(\core/n12258_0_COUT ),
	.SUM(\core/n12258_1 )
);
defparam \core/n12258_s .ALU_MODE=0;
ALU \core/n12257_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [8]),
	.I3(GND),
	.CIN(\core/n12258_0_COUT ),
	.COUT(\core/n12257_0_COUT ),
	.SUM(\core/n12257_1 )
);
defparam \core/n12257_s .ALU_MODE=0;
ALU \core/n12256_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [9]),
	.I3(GND),
	.CIN(\core/n12257_0_COUT ),
	.COUT(\core/n12256_0_COUT ),
	.SUM(\core/n12256_1 )
);
defparam \core/n12256_s .ALU_MODE=0;
ALU \core/n12255_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [10]),
	.I3(GND),
	.CIN(\core/n12256_0_COUT ),
	.COUT(\core/n12255_0_COUT ),
	.SUM(\core/n12255_1 )
);
defparam \core/n12255_s .ALU_MODE=0;
ALU \core/n12254_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [11]),
	.I3(GND),
	.CIN(\core/n12255_0_COUT ),
	.COUT(\core/n12254_0_COUT ),
	.SUM(\core/n12254_1 )
);
defparam \core/n12254_s .ALU_MODE=0;
ALU \core/n12253_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [12]),
	.I3(GND),
	.CIN(\core/n12254_0_COUT ),
	.COUT(\core/n12253_0_COUT ),
	.SUM(\core/n12253_1 )
);
defparam \core/n12253_s .ALU_MODE=0;
ALU \core/n12252_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [13]),
	.I3(GND),
	.CIN(\core/n12253_0_COUT ),
	.COUT(\core/n12252_0_COUT ),
	.SUM(\core/n12252_1 )
);
defparam \core/n12252_s .ALU_MODE=0;
ALU \core/n12251_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [14]),
	.I3(GND),
	.CIN(\core/n12252_0_COUT ),
	.COUT(\core/n12251_0_COUT ),
	.SUM(\core/n12251_1 )
);
defparam \core/n12251_s .ALU_MODE=0;
ALU \core/n12250_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [15]),
	.I3(GND),
	.CIN(\core/n12251_0_COUT ),
	.COUT(\core/n12250_0_COUT ),
	.SUM(\core/n12250_1 )
);
defparam \core/n12250_s .ALU_MODE=0;
ALU \core/n12249_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [16]),
	.I3(GND),
	.CIN(\core/n12250_0_COUT ),
	.COUT(\core/n12249_0_COUT ),
	.SUM(\core/n12249_1 )
);
defparam \core/n12249_s .ALU_MODE=0;
ALU \core/n12248_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [17]),
	.I3(GND),
	.CIN(\core/n12249_0_COUT ),
	.COUT(\core/n12248_0_COUT ),
	.SUM(\core/n12248_1 )
);
defparam \core/n12248_s .ALU_MODE=0;
ALU \core/n12247_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [18]),
	.I3(GND),
	.CIN(\core/n12248_0_COUT ),
	.COUT(\core/n12247_0_COUT ),
	.SUM(\core/n12247_1 )
);
defparam \core/n12247_s .ALU_MODE=0;
ALU \core/n12246_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [19]),
	.I3(GND),
	.CIN(\core/n12247_0_COUT ),
	.COUT(\core/n12246_0_COUT ),
	.SUM(\core/n12246_1 )
);
defparam \core/n12246_s .ALU_MODE=0;
ALU \core/n12245_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [20]),
	.I3(GND),
	.CIN(\core/n12246_0_COUT ),
	.COUT(\core/n12245_0_COUT ),
	.SUM(\core/n12245_1 )
);
defparam \core/n12245_s .ALU_MODE=0;
ALU \core/n12244_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [21]),
	.I3(GND),
	.CIN(\core/n12245_0_COUT ),
	.COUT(\core/n12244_0_COUT ),
	.SUM(\core/n12244_1 )
);
defparam \core/n12244_s .ALU_MODE=0;
ALU \core/n12243_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [22]),
	.I3(GND),
	.CIN(\core/n12244_0_COUT ),
	.COUT(\core/n12243_0_COUT ),
	.SUM(\core/n12243_1 )
);
defparam \core/n12243_s .ALU_MODE=0;
ALU \core/n12242_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [23]),
	.I3(GND),
	.CIN(\core/n12243_0_COUT ),
	.COUT(\core/n12242_0_COUT ),
	.SUM(\core/n12242_1 )
);
defparam \core/n12242_s .ALU_MODE=0;
ALU \core/n12241_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [24]),
	.I3(GND),
	.CIN(\core/n12242_0_COUT ),
	.COUT(\core/n12241_0_COUT ),
	.SUM(\core/n12241_1 )
);
defparam \core/n12241_s .ALU_MODE=0;
ALU \core/n12240_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [25]),
	.I3(GND),
	.CIN(\core/n12241_0_COUT ),
	.COUT(\core/n12240_0_COUT ),
	.SUM(\core/n12240_1 )
);
defparam \core/n12240_s .ALU_MODE=0;
ALU \core/n12239_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [26]),
	.I3(GND),
	.CIN(\core/n12240_0_COUT ),
	.COUT(\core/n12239_0_COUT ),
	.SUM(\core/n12239_1 )
);
defparam \core/n12239_s .ALU_MODE=0;
ALU \core/n12238_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [27]),
	.I3(GND),
	.CIN(\core/n12239_0_COUT ),
	.COUT(\core/n12238_0_COUT ),
	.SUM(\core/n12238_1 )
);
defparam \core/n12238_s .ALU_MODE=0;
ALU \core/n12237_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [28]),
	.I3(GND),
	.CIN(\core/n12238_0_COUT ),
	.COUT(\core/n12237_0_COUT ),
	.SUM(\core/n12237_1 )
);
defparam \core/n12237_s .ALU_MODE=0;
ALU \core/n12236_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [29]),
	.I3(GND),
	.CIN(\core/n12237_0_COUT ),
	.COUT(\core/n12236_0_COUT ),
	.SUM(\core/n12236_1 )
);
defparam \core/n12236_s .ALU_MODE=0;
ALU \core/n12235_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [30]),
	.I3(GND),
	.CIN(\core/n12236_0_COUT ),
	.COUT(\core/n12235_0_COUT ),
	.SUM(\core/n12235_1 )
);
defparam \core/n12235_s .ALU_MODE=0;
ALU \core/n12234_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [31]),
	.I3(GND),
	.CIN(\core/n12235_0_COUT ),
	.COUT(\core/n12234_0_COUT ),
	.SUM(\core/n12234_1 )
);
defparam \core/n12234_s .ALU_MODE=0;
ALU \core/n12804_s  (
	.I0(\core/n12694_12 ),
	.I1(\core/compressed_instr ),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12804_0_COUT ),
	.SUM(\core/n12804_1 )
);
defparam \core/n12804_s .ALU_MODE=0;
ALU \core/n12802_s  (
	.I0(GND),
	.I1(\core/n12690_12 ),
	.I3(GND),
	.CIN(\core/n12803_2_COUT ),
	.COUT(\core/n12802_0_COUT ),
	.SUM(\core/n12802_1 )
);
defparam \core/n12802_s .ALU_MODE=0;
ALU \core/n12801_s  (
	.I0(GND),
	.I1(\core/n12688_15 ),
	.I3(GND),
	.CIN(\core/n12802_0_COUT ),
	.COUT(\core/n12801_0_COUT ),
	.SUM(\core/n12801_1 )
);
defparam \core/n12801_s .ALU_MODE=0;
ALU \core/n12800_s  (
	.I0(GND),
	.I1(\core/n12686_12 ),
	.I3(GND),
	.CIN(\core/n12801_0_COUT ),
	.COUT(\core/n12800_0_COUT ),
	.SUM(\core/n12800_1 )
);
defparam \core/n12800_s .ALU_MODE=0;
ALU \core/n12799_s  (
	.I0(GND),
	.I1(\core/n12684_12 ),
	.I3(GND),
	.CIN(\core/n12800_0_COUT ),
	.COUT(\core/n12799_0_COUT ),
	.SUM(\core/n12799_1 )
);
defparam \core/n12799_s .ALU_MODE=0;
ALU \core/n12798_s  (
	.I0(GND),
	.I1(\core/n12682_12 ),
	.I3(GND),
	.CIN(\core/n12799_0_COUT ),
	.COUT(\core/n12798_0_COUT ),
	.SUM(\core/n12798_1 )
);
defparam \core/n12798_s .ALU_MODE=0;
ALU \core/n12797_s  (
	.I0(GND),
	.I1(\core/n12680_12 ),
	.I3(GND),
	.CIN(\core/n12798_0_COUT ),
	.COUT(\core/n12797_0_COUT ),
	.SUM(\core/n12797_1 )
);
defparam \core/n12797_s .ALU_MODE=0;
ALU \core/n12796_s  (
	.I0(GND),
	.I1(\core/n12678_12 ),
	.I3(GND),
	.CIN(\core/n12797_0_COUT ),
	.COUT(\core/n12796_0_COUT ),
	.SUM(\core/n12796_1 )
);
defparam \core/n12796_s .ALU_MODE=0;
ALU \core/n12795_s  (
	.I0(GND),
	.I1(\core/n12676_12 ),
	.I3(GND),
	.CIN(\core/n12796_0_COUT ),
	.COUT(\core/n12795_0_COUT ),
	.SUM(\core/n12795_1 )
);
defparam \core/n12795_s .ALU_MODE=0;
ALU \core/n12794_s  (
	.I0(GND),
	.I1(\core/n12674_15 ),
	.I3(GND),
	.CIN(\core/n12795_0_COUT ),
	.COUT(\core/n12794_0_COUT ),
	.SUM(\core/n12794_1 )
);
defparam \core/n12794_s .ALU_MODE=0;
ALU \core/n12793_s  (
	.I0(GND),
	.I1(\core/n12672_12 ),
	.I3(GND),
	.CIN(\core/n12794_0_COUT ),
	.COUT(\core/n12793_0_COUT ),
	.SUM(\core/n12793_1 )
);
defparam \core/n12793_s .ALU_MODE=0;
ALU \core/n12792_s  (
	.I0(GND),
	.I1(\core/n12670_12 ),
	.I3(GND),
	.CIN(\core/n12793_0_COUT ),
	.COUT(\core/n12792_0_COUT ),
	.SUM(\core/n12792_1 )
);
defparam \core/n12792_s .ALU_MODE=0;
ALU \core/n12791_s  (
	.I0(GND),
	.I1(\core/n12668_12 ),
	.I3(GND),
	.CIN(\core/n12792_0_COUT ),
	.COUT(\core/n12791_0_COUT ),
	.SUM(\core/n12791_1 )
);
defparam \core/n12791_s .ALU_MODE=0;
ALU \core/n12790_s  (
	.I0(GND),
	.I1(\core/n12666_12 ),
	.I3(GND),
	.CIN(\core/n12791_0_COUT ),
	.COUT(\core/n12790_0_COUT ),
	.SUM(\core/n12790_1 )
);
defparam \core/n12790_s .ALU_MODE=0;
ALU \core/n12789_s  (
	.I0(GND),
	.I1(\core/n12664_12 ),
	.I3(GND),
	.CIN(\core/n12790_0_COUT ),
	.COUT(\core/n12789_0_COUT ),
	.SUM(\core/n12789_1 )
);
defparam \core/n12789_s .ALU_MODE=0;
ALU \core/n12788_s  (
	.I0(GND),
	.I1(\core/n12662_12 ),
	.I3(GND),
	.CIN(\core/n12789_0_COUT ),
	.COUT(\core/n12788_0_COUT ),
	.SUM(\core/n12788_1 )
);
defparam \core/n12788_s .ALU_MODE=0;
ALU \core/n12787_s  (
	.I0(GND),
	.I1(\core/n12660_12 ),
	.I3(GND),
	.CIN(\core/n12788_0_COUT ),
	.COUT(\core/n12787_0_COUT ),
	.SUM(\core/n12787_1 )
);
defparam \core/n12787_s .ALU_MODE=0;
ALU \core/n12786_s  (
	.I0(GND),
	.I1(\core/n12658_12 ),
	.I3(GND),
	.CIN(\core/n12787_0_COUT ),
	.COUT(\core/n12786_0_COUT ),
	.SUM(\core/n12786_1 )
);
defparam \core/n12786_s .ALU_MODE=0;
ALU \core/n12785_s  (
	.I0(GND),
	.I1(\core/n12656_12 ),
	.I3(GND),
	.CIN(\core/n12786_0_COUT ),
	.COUT(\core/n12785_0_COUT ),
	.SUM(\core/n12785_1 )
);
defparam \core/n12785_s .ALU_MODE=0;
ALU \core/n12784_s  (
	.I0(GND),
	.I1(\core/n12654_12 ),
	.I3(GND),
	.CIN(\core/n12785_0_COUT ),
	.COUT(\core/n12784_0_COUT ),
	.SUM(\core/n12784_1 )
);
defparam \core/n12784_s .ALU_MODE=0;
ALU \core/n12783_s  (
	.I0(GND),
	.I1(\core/n12652_15 ),
	.I3(GND),
	.CIN(\core/n12784_0_COUT ),
	.COUT(\core/n12783_0_COUT ),
	.SUM(\core/n12783_1 )
);
defparam \core/n12783_s .ALU_MODE=0;
ALU \core/n12782_s  (
	.I0(GND),
	.I1(\core/n12650_12 ),
	.I3(GND),
	.CIN(\core/n12783_0_COUT ),
	.COUT(\core/n12782_0_COUT ),
	.SUM(\core/n12782_1 )
);
defparam \core/n12782_s .ALU_MODE=0;
ALU \core/n12781_s  (
	.I0(GND),
	.I1(\core/n12648_12 ),
	.I3(GND),
	.CIN(\core/n12782_0_COUT ),
	.COUT(\core/n12781_0_COUT ),
	.SUM(\core/n12781_1 )
);
defparam \core/n12781_s .ALU_MODE=0;
ALU \core/n12780_s  (
	.I0(GND),
	.I1(\core/n12646_12 ),
	.I3(GND),
	.CIN(\core/n12781_0_COUT ),
	.COUT(\core/n12780_0_COUT ),
	.SUM(\core/n12780_1 )
);
defparam \core/n12780_s .ALU_MODE=0;
ALU \core/n12779_s  (
	.I0(GND),
	.I1(\core/n12644_12 ),
	.I3(GND),
	.CIN(\core/n12780_0_COUT ),
	.COUT(\core/n12779_0_COUT ),
	.SUM(\core/n12779_1 )
);
defparam \core/n12779_s .ALU_MODE=0;
ALU \core/n12778_s  (
	.I0(GND),
	.I1(\core/n12642_12 ),
	.I3(GND),
	.CIN(\core/n12779_0_COUT ),
	.COUT(\core/n12778_0_COUT ),
	.SUM(\core/n12778_1 )
);
defparam \core/n12778_s .ALU_MODE=0;
ALU \core/n12777_s  (
	.I0(GND),
	.I1(\core/n12640_15 ),
	.I3(GND),
	.CIN(\core/n12778_0_COUT ),
	.COUT(\core/n12777_0_COUT ),
	.SUM(\core/n12777_1 )
);
defparam \core/n12777_s .ALU_MODE=0;
ALU \core/n12776_s  (
	.I0(GND),
	.I1(\core/n12638_12 ),
	.I3(GND),
	.CIN(\core/n12777_0_COUT ),
	.COUT(\core/n12776_0_COUT ),
	.SUM(\core/n12776_1 )
);
defparam \core/n12776_s .ALU_MODE=0;
ALU \core/n12775_s  (
	.I0(GND),
	.I1(\core/n12636_12 ),
	.I3(GND),
	.CIN(\core/n12776_0_COUT ),
	.COUT(\core/n12775_0_COUT ),
	.SUM(\core/n12775_1 )
);
defparam \core/n12775_s .ALU_MODE=0;
ALU \core/n12774_s  (
	.I0(GND),
	.I1(\core/n12634_17 ),
	.I3(GND),
	.CIN(\core/n12775_0_COUT ),
	.COUT(\core/n12774_0_COUT ),
	.SUM(\core/n12774_1 )
);
defparam \core/n12774_s .ALU_MODE=0;
ALU \core/n12904_s  (
	.I0(\core/csr_instret [1]),
	.I1(\core/csr_instret [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12904_0_COUT ),
	.SUM(\core/n12904_1 )
);
defparam \core/n12904_s .ALU_MODE=0;
ALU \core/n12903_s  (
	.I0(GND),
	.I1(\core/csr_instret [2]),
	.I3(GND),
	.CIN(\core/n12904_0_COUT ),
	.COUT(\core/n12903_0_COUT ),
	.SUM(\core/n12903_1 )
);
defparam \core/n12903_s .ALU_MODE=0;
ALU \core/n12902_s  (
	.I0(GND),
	.I1(\core/csr_instret [3]),
	.I3(GND),
	.CIN(\core/n12903_0_COUT ),
	.COUT(\core/n12902_0_COUT ),
	.SUM(\core/n12902_1 )
);
defparam \core/n12902_s .ALU_MODE=0;
ALU \core/n12901_s  (
	.I0(GND),
	.I1(\core/csr_instret [4]),
	.I3(GND),
	.CIN(\core/n12902_0_COUT ),
	.COUT(\core/n12901_0_COUT ),
	.SUM(\core/n12901_1 )
);
defparam \core/n12901_s .ALU_MODE=0;
ALU \core/n12900_s  (
	.I0(GND),
	.I1(\core/csr_instret [5]),
	.I3(GND),
	.CIN(\core/n12901_0_COUT ),
	.COUT(\core/n12900_0_COUT ),
	.SUM(\core/n12900_1 )
);
defparam \core/n12900_s .ALU_MODE=0;
ALU \core/n12899_s  (
	.I0(GND),
	.I1(\core/csr_instret [6]),
	.I3(GND),
	.CIN(\core/n12900_0_COUT ),
	.COUT(\core/n12899_0_COUT ),
	.SUM(\core/n12899_1 )
);
defparam \core/n12899_s .ALU_MODE=0;
ALU \core/n12898_s  (
	.I0(GND),
	.I1(\core/csr_instret [7]),
	.I3(GND),
	.CIN(\core/n12899_0_COUT ),
	.COUT(\core/n12898_0_COUT ),
	.SUM(\core/n12898_1 )
);
defparam \core/n12898_s .ALU_MODE=0;
ALU \core/n12897_s  (
	.I0(GND),
	.I1(\core/csr_instret [8]),
	.I3(GND),
	.CIN(\core/n12898_0_COUT ),
	.COUT(\core/n12897_0_COUT ),
	.SUM(\core/n12897_1 )
);
defparam \core/n12897_s .ALU_MODE=0;
ALU \core/n12896_s  (
	.I0(GND),
	.I1(\core/csr_instret [9]),
	.I3(GND),
	.CIN(\core/n12897_0_COUT ),
	.COUT(\core/n12896_0_COUT ),
	.SUM(\core/n12896_1 )
);
defparam \core/n12896_s .ALU_MODE=0;
ALU \core/n12895_s  (
	.I0(GND),
	.I1(\core/csr_instret [10]),
	.I3(GND),
	.CIN(\core/n12896_0_COUT ),
	.COUT(\core/n12895_0_COUT ),
	.SUM(\core/n12895_1 )
);
defparam \core/n12895_s .ALU_MODE=0;
ALU \core/n12894_s  (
	.I0(GND),
	.I1(\core/csr_instret [11]),
	.I3(GND),
	.CIN(\core/n12895_0_COUT ),
	.COUT(\core/n12894_0_COUT ),
	.SUM(\core/n12894_1 )
);
defparam \core/n12894_s .ALU_MODE=0;
ALU \core/n12893_s  (
	.I0(GND),
	.I1(\core/csr_instret [12]),
	.I3(GND),
	.CIN(\core/n12894_0_COUT ),
	.COUT(\core/n12893_0_COUT ),
	.SUM(\core/n12893_1 )
);
defparam \core/n12893_s .ALU_MODE=0;
ALU \core/n12892_s  (
	.I0(GND),
	.I1(\core/csr_instret [13]),
	.I3(GND),
	.CIN(\core/n12893_0_COUT ),
	.COUT(\core/n12892_0_COUT ),
	.SUM(\core/n12892_1 )
);
defparam \core/n12892_s .ALU_MODE=0;
ALU \core/n12891_s  (
	.I0(GND),
	.I1(\core/csr_instret [14]),
	.I3(GND),
	.CIN(\core/n12892_0_COUT ),
	.COUT(\core/n12891_0_COUT ),
	.SUM(\core/n12891_1 )
);
defparam \core/n12891_s .ALU_MODE=0;
ALU \core/n12890_s  (
	.I0(GND),
	.I1(\core/csr_instret [15]),
	.I3(GND),
	.CIN(\core/n12891_0_COUT ),
	.COUT(\core/n12890_0_COUT ),
	.SUM(\core/n12890_1 )
);
defparam \core/n12890_s .ALU_MODE=0;
ALU \core/n12889_s  (
	.I0(GND),
	.I1(\core/csr_instret [16]),
	.I3(GND),
	.CIN(\core/n12890_0_COUT ),
	.COUT(\core/n12889_0_COUT ),
	.SUM(\core/n12889_1 )
);
defparam \core/n12889_s .ALU_MODE=0;
ALU \core/n12888_s  (
	.I0(GND),
	.I1(\core/csr_instret [17]),
	.I3(GND),
	.CIN(\core/n12889_0_COUT ),
	.COUT(\core/n12888_0_COUT ),
	.SUM(\core/n12888_1 )
);
defparam \core/n12888_s .ALU_MODE=0;
ALU \core/n12887_s  (
	.I0(GND),
	.I1(\core/csr_instret [18]),
	.I3(GND),
	.CIN(\core/n12888_0_COUT ),
	.COUT(\core/n12887_0_COUT ),
	.SUM(\core/n12887_1 )
);
defparam \core/n12887_s .ALU_MODE=0;
ALU \core/n12886_s  (
	.I0(GND),
	.I1(\core/csr_instret [19]),
	.I3(GND),
	.CIN(\core/n12887_0_COUT ),
	.COUT(\core/n12886_0_COUT ),
	.SUM(\core/n12886_1 )
);
defparam \core/n12886_s .ALU_MODE=0;
ALU \core/n12885_s  (
	.I0(GND),
	.I1(\core/csr_instret [20]),
	.I3(GND),
	.CIN(\core/n12886_0_COUT ),
	.COUT(\core/n12885_0_COUT ),
	.SUM(\core/n12885_1 )
);
defparam \core/n12885_s .ALU_MODE=0;
ALU \core/n12884_s  (
	.I0(GND),
	.I1(\core/csr_instret [21]),
	.I3(GND),
	.CIN(\core/n12885_0_COUT ),
	.COUT(\core/n12884_0_COUT ),
	.SUM(\core/n12884_1 )
);
defparam \core/n12884_s .ALU_MODE=0;
ALU \core/n12883_s  (
	.I0(GND),
	.I1(\core/csr_instret [22]),
	.I3(GND),
	.CIN(\core/n12884_0_COUT ),
	.COUT(\core/n12883_0_COUT ),
	.SUM(\core/n12883_1 )
);
defparam \core/n12883_s .ALU_MODE=0;
ALU \core/n12882_s  (
	.I0(GND),
	.I1(\core/csr_instret [23]),
	.I3(GND),
	.CIN(\core/n12883_0_COUT ),
	.COUT(\core/n12882_0_COUT ),
	.SUM(\core/n12882_1 )
);
defparam \core/n12882_s .ALU_MODE=0;
ALU \core/n12881_s  (
	.I0(GND),
	.I1(\core/csr_instret [24]),
	.I3(GND),
	.CIN(\core/n12882_0_COUT ),
	.COUT(\core/n12881_0_COUT ),
	.SUM(\core/n12881_1 )
);
defparam \core/n12881_s .ALU_MODE=0;
ALU \core/n12880_s  (
	.I0(GND),
	.I1(\core/csr_instret [25]),
	.I3(GND),
	.CIN(\core/n12881_0_COUT ),
	.COUT(\core/n12880_0_COUT ),
	.SUM(\core/n12880_1 )
);
defparam \core/n12880_s .ALU_MODE=0;
ALU \core/n12879_s  (
	.I0(GND),
	.I1(\core/csr_instret [26]),
	.I3(GND),
	.CIN(\core/n12880_0_COUT ),
	.COUT(\core/n12879_0_COUT ),
	.SUM(\core/n12879_1 )
);
defparam \core/n12879_s .ALU_MODE=0;
ALU \core/n12878_s  (
	.I0(GND),
	.I1(\core/csr_instret [27]),
	.I3(GND),
	.CIN(\core/n12879_0_COUT ),
	.COUT(\core/n12878_0_COUT ),
	.SUM(\core/n12878_1 )
);
defparam \core/n12878_s .ALU_MODE=0;
ALU \core/n12877_s  (
	.I0(GND),
	.I1(\core/csr_instret [28]),
	.I3(GND),
	.CIN(\core/n12878_0_COUT ),
	.COUT(\core/n12877_0_COUT ),
	.SUM(\core/n12877_1 )
);
defparam \core/n12877_s .ALU_MODE=0;
ALU \core/n12876_s  (
	.I0(GND),
	.I1(\core/csr_instret [29]),
	.I3(GND),
	.CIN(\core/n12877_0_COUT ),
	.COUT(\core/n12876_0_COUT ),
	.SUM(\core/n12876_1 )
);
defparam \core/n12876_s .ALU_MODE=0;
ALU \core/n12875_s  (
	.I0(GND),
	.I1(\core/csr_instret [30]),
	.I3(GND),
	.CIN(\core/n12876_0_COUT ),
	.COUT(\core/n12875_0_COUT ),
	.SUM(\core/n12875_1 )
);
defparam \core/n12875_s .ALU_MODE=0;
ALU \core/n12874_s  (
	.I0(GND),
	.I1(\core/csr_instret [31]),
	.I3(GND),
	.CIN(\core/n12875_0_COUT ),
	.COUT(\core/n12874_0_COUT ),
	.SUM(\core/n12874_1 )
);
defparam \core/n12874_s .ALU_MODE=0;
ALU \core/n12970_s  (
	.I0(\core/csr_instreth [1]),
	.I1(\core/csr_instreth [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12970_0_COUT ),
	.SUM(\core/n12970_1 )
);
defparam \core/n12970_s .ALU_MODE=0;
ALU \core/n12969_s  (
	.I0(GND),
	.I1(\core/csr_instreth [2]),
	.I3(GND),
	.CIN(\core/n12970_0_COUT ),
	.COUT(\core/n12969_0_COUT ),
	.SUM(\core/n12969_1 )
);
defparam \core/n12969_s .ALU_MODE=0;
ALU \core/n12968_s  (
	.I0(GND),
	.I1(\core/csr_instreth [3]),
	.I3(GND),
	.CIN(\core/n12969_0_COUT ),
	.COUT(\core/n12968_0_COUT ),
	.SUM(\core/n12968_1 )
);
defparam \core/n12968_s .ALU_MODE=0;
ALU \core/n12967_s  (
	.I0(GND),
	.I1(\core/csr_instreth [4]),
	.I3(GND),
	.CIN(\core/n12968_0_COUT ),
	.COUT(\core/n12967_0_COUT ),
	.SUM(\core/n12967_1 )
);
defparam \core/n12967_s .ALU_MODE=0;
ALU \core/n12966_s  (
	.I0(GND),
	.I1(\core/csr_instreth [5]),
	.I3(GND),
	.CIN(\core/n12967_0_COUT ),
	.COUT(\core/n12966_0_COUT ),
	.SUM(\core/n12966_1 )
);
defparam \core/n12966_s .ALU_MODE=0;
ALU \core/n12965_s  (
	.I0(GND),
	.I1(\core/csr_instreth [6]),
	.I3(GND),
	.CIN(\core/n12966_0_COUT ),
	.COUT(\core/n12965_0_COUT ),
	.SUM(\core/n12965_1 )
);
defparam \core/n12965_s .ALU_MODE=0;
ALU \core/n12964_s  (
	.I0(GND),
	.I1(\core/csr_instreth [7]),
	.I3(GND),
	.CIN(\core/n12965_0_COUT ),
	.COUT(\core/n12964_0_COUT ),
	.SUM(\core/n12964_1 )
);
defparam \core/n12964_s .ALU_MODE=0;
ALU \core/n12963_s  (
	.I0(GND),
	.I1(\core/csr_instreth [8]),
	.I3(GND),
	.CIN(\core/n12964_0_COUT ),
	.COUT(\core/n12963_0_COUT ),
	.SUM(\core/n12963_1 )
);
defparam \core/n12963_s .ALU_MODE=0;
ALU \core/n12962_s  (
	.I0(GND),
	.I1(\core/csr_instreth [9]),
	.I3(GND),
	.CIN(\core/n12963_0_COUT ),
	.COUT(\core/n12962_0_COUT ),
	.SUM(\core/n12962_1 )
);
defparam \core/n12962_s .ALU_MODE=0;
ALU \core/n12961_s  (
	.I0(GND),
	.I1(\core/csr_instreth [10]),
	.I3(GND),
	.CIN(\core/n12962_0_COUT ),
	.COUT(\core/n12961_0_COUT ),
	.SUM(\core/n12961_1 )
);
defparam \core/n12961_s .ALU_MODE=0;
ALU \core/n12960_s  (
	.I0(GND),
	.I1(\core/csr_instreth [11]),
	.I3(GND),
	.CIN(\core/n12961_0_COUT ),
	.COUT(\core/n12960_0_COUT ),
	.SUM(\core/n12960_1 )
);
defparam \core/n12960_s .ALU_MODE=0;
ALU \core/n12959_s  (
	.I0(GND),
	.I1(\core/csr_instreth [12]),
	.I3(GND),
	.CIN(\core/n12960_0_COUT ),
	.COUT(\core/n12959_0_COUT ),
	.SUM(\core/n12959_1 )
);
defparam \core/n12959_s .ALU_MODE=0;
ALU \core/n12958_s  (
	.I0(GND),
	.I1(\core/csr_instreth [13]),
	.I3(GND),
	.CIN(\core/n12959_0_COUT ),
	.COUT(\core/n12958_0_COUT ),
	.SUM(\core/n12958_1 )
);
defparam \core/n12958_s .ALU_MODE=0;
ALU \core/n12957_s  (
	.I0(GND),
	.I1(\core/csr_instreth [14]),
	.I3(GND),
	.CIN(\core/n12958_0_COUT ),
	.COUT(\core/n12957_0_COUT ),
	.SUM(\core/n12957_1 )
);
defparam \core/n12957_s .ALU_MODE=0;
ALU \core/n12956_s  (
	.I0(GND),
	.I1(\core/csr_instreth [15]),
	.I3(GND),
	.CIN(\core/n12957_0_COUT ),
	.COUT(\core/n12956_0_COUT ),
	.SUM(\core/n12956_1 )
);
defparam \core/n12956_s .ALU_MODE=0;
ALU \core/n12955_s  (
	.I0(GND),
	.I1(\core/csr_instreth [16]),
	.I3(GND),
	.CIN(\core/n12956_0_COUT ),
	.COUT(\core/n12955_0_COUT ),
	.SUM(\core/n12955_1 )
);
defparam \core/n12955_s .ALU_MODE=0;
ALU \core/n12954_s  (
	.I0(GND),
	.I1(\core/csr_instreth [17]),
	.I3(GND),
	.CIN(\core/n12955_0_COUT ),
	.COUT(\core/n12954_0_COUT ),
	.SUM(\core/n12954_1 )
);
defparam \core/n12954_s .ALU_MODE=0;
ALU \core/n12953_s  (
	.I0(GND),
	.I1(\core/csr_instreth [18]),
	.I3(GND),
	.CIN(\core/n12954_0_COUT ),
	.COUT(\core/n12953_0_COUT ),
	.SUM(\core/n12953_1 )
);
defparam \core/n12953_s .ALU_MODE=0;
ALU \core/n12952_s  (
	.I0(GND),
	.I1(\core/csr_instreth [19]),
	.I3(GND),
	.CIN(\core/n12953_0_COUT ),
	.COUT(\core/n12952_0_COUT ),
	.SUM(\core/n12952_1 )
);
defparam \core/n12952_s .ALU_MODE=0;
ALU \core/n12951_s  (
	.I0(GND),
	.I1(\core/csr_instreth [20]),
	.I3(GND),
	.CIN(\core/n12952_0_COUT ),
	.COUT(\core/n12951_0_COUT ),
	.SUM(\core/n12951_1 )
);
defparam \core/n12951_s .ALU_MODE=0;
ALU \core/n12950_s  (
	.I0(GND),
	.I1(\core/csr_instreth [21]),
	.I3(GND),
	.CIN(\core/n12951_0_COUT ),
	.COUT(\core/n12950_0_COUT ),
	.SUM(\core/n12950_1 )
);
defparam \core/n12950_s .ALU_MODE=0;
ALU \core/n12949_s  (
	.I0(GND),
	.I1(\core/csr_instreth [22]),
	.I3(GND),
	.CIN(\core/n12950_0_COUT ),
	.COUT(\core/n12949_0_COUT ),
	.SUM(\core/n12949_1 )
);
defparam \core/n12949_s .ALU_MODE=0;
ALU \core/n12948_s  (
	.I0(GND),
	.I1(\core/csr_instreth [23]),
	.I3(GND),
	.CIN(\core/n12949_0_COUT ),
	.COUT(\core/n12948_0_COUT ),
	.SUM(\core/n12948_1 )
);
defparam \core/n12948_s .ALU_MODE=0;
ALU \core/n12947_s  (
	.I0(GND),
	.I1(\core/csr_instreth [24]),
	.I3(GND),
	.CIN(\core/n12948_0_COUT ),
	.COUT(\core/n12947_0_COUT ),
	.SUM(\core/n12947_1 )
);
defparam \core/n12947_s .ALU_MODE=0;
ALU \core/n12946_s  (
	.I0(GND),
	.I1(\core/csr_instreth [25]),
	.I3(GND),
	.CIN(\core/n12947_0_COUT ),
	.COUT(\core/n12946_0_COUT ),
	.SUM(\core/n12946_1 )
);
defparam \core/n12946_s .ALU_MODE=0;
ALU \core/n12945_s  (
	.I0(GND),
	.I1(\core/csr_instreth [26]),
	.I3(GND),
	.CIN(\core/n12946_0_COUT ),
	.COUT(\core/n12945_0_COUT ),
	.SUM(\core/n12945_1 )
);
defparam \core/n12945_s .ALU_MODE=0;
ALU \core/n12944_s  (
	.I0(GND),
	.I1(\core/csr_instreth [27]),
	.I3(GND),
	.CIN(\core/n12945_0_COUT ),
	.COUT(\core/n12944_0_COUT ),
	.SUM(\core/n12944_1 )
);
defparam \core/n12944_s .ALU_MODE=0;
ALU \core/n12943_s  (
	.I0(GND),
	.I1(\core/csr_instreth [28]),
	.I3(GND),
	.CIN(\core/n12944_0_COUT ),
	.COUT(\core/n12943_0_COUT ),
	.SUM(\core/n12943_1 )
);
defparam \core/n12943_s .ALU_MODE=0;
ALU \core/n12942_s  (
	.I0(GND),
	.I1(\core/csr_instreth [29]),
	.I3(GND),
	.CIN(\core/n12943_0_COUT ),
	.COUT(\core/n12942_0_COUT ),
	.SUM(\core/n12942_1 )
);
defparam \core/n12942_s .ALU_MODE=0;
ALU \core/n12941_s  (
	.I0(GND),
	.I1(\core/csr_instreth [30]),
	.I3(GND),
	.CIN(\core/n12942_0_COUT ),
	.COUT(\core/n12941_0_COUT ),
	.SUM(\core/n12941_1 )
);
defparam \core/n12941_s .ALU_MODE=0;
ALU \core/n12940_s  (
	.I0(GND),
	.I1(\core/csr_instreth [31]),
	.I3(GND),
	.CIN(\core/n12941_0_COUT ),
	.COUT(\core/n12940_0_COUT ),
	.SUM(\core/n12940_1 )
);
defparam \core/n12940_s .ALU_MODE=0;
ALU \core/n13035_s  (
	.I0(\core/n12694_12 ),
	.I1(\core/decoded_imm_uj [1]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n13035_0_COUT ),
	.SUM(\core/n13035_1 )
);
defparam \core/n13035_s .ALU_MODE=0;
ALU \core/n13034_s  (
	.I0(\core/n12692_12 ),
	.I1(\core/decoded_imm_uj [2]),
	.I3(GND),
	.CIN(\core/n13035_0_COUT ),
	.COUT(\core/n13034_0_COUT ),
	.SUM(\core/n13034_1 )
);
defparam \core/n13034_s .ALU_MODE=0;
ALU \core/n13033_s  (
	.I0(\core/n12690_12 ),
	.I1(\core/decoded_imm_uj [3]),
	.I3(GND),
	.CIN(\core/n13034_0_COUT ),
	.COUT(\core/n13033_0_COUT ),
	.SUM(\core/n13033_1 )
);
defparam \core/n13033_s .ALU_MODE=0;
ALU \core/n13032_s  (
	.I0(\core/n12688_15 ),
	.I1(\core/decoded_imm_uj [4]),
	.I3(GND),
	.CIN(\core/n13033_0_COUT ),
	.COUT(\core/n13032_0_COUT ),
	.SUM(\core/n13032_1 )
);
defparam \core/n13032_s .ALU_MODE=0;
ALU \core/n13031_s  (
	.I0(\core/n12686_12 ),
	.I1(\core/decoded_imm_uj [5]),
	.I3(GND),
	.CIN(\core/n13032_0_COUT ),
	.COUT(\core/n13031_0_COUT ),
	.SUM(\core/n13031_1 )
);
defparam \core/n13031_s .ALU_MODE=0;
ALU \core/n13030_s  (
	.I0(\core/n12684_12 ),
	.I1(\core/decoded_imm_uj [6]),
	.I3(GND),
	.CIN(\core/n13031_0_COUT ),
	.COUT(\core/n13030_0_COUT ),
	.SUM(\core/n13030_1 )
);
defparam \core/n13030_s .ALU_MODE=0;
ALU \core/n13029_s  (
	.I0(\core/n12682_12 ),
	.I1(\core/decoded_imm_uj [7]),
	.I3(GND),
	.CIN(\core/n13030_0_COUT ),
	.COUT(\core/n13029_0_COUT ),
	.SUM(\core/n13029_1 )
);
defparam \core/n13029_s .ALU_MODE=0;
ALU \core/n13028_s  (
	.I0(\core/n12680_12 ),
	.I1(\core/decoded_imm_uj [8]),
	.I3(GND),
	.CIN(\core/n13029_0_COUT ),
	.COUT(\core/n13028_0_COUT ),
	.SUM(\core/n13028_1 )
);
defparam \core/n13028_s .ALU_MODE=0;
ALU \core/n13027_s  (
	.I0(\core/n12678_12 ),
	.I1(\core/decoded_imm_uj [9]),
	.I3(GND),
	.CIN(\core/n13028_0_COUT ),
	.COUT(\core/n13027_0_COUT ),
	.SUM(\core/n13027_1 )
);
defparam \core/n13027_s .ALU_MODE=0;
ALU \core/n13026_s  (
	.I0(\core/n12676_12 ),
	.I1(\core/decoded_imm_uj [10]),
	.I3(GND),
	.CIN(\core/n13027_0_COUT ),
	.COUT(\core/n13026_0_COUT ),
	.SUM(\core/n13026_1 )
);
defparam \core/n13026_s .ALU_MODE=0;
ALU \core/n13025_s  (
	.I0(\core/n12674_15 ),
	.I1(\core/decoded_imm_uj [11]),
	.I3(GND),
	.CIN(\core/n13026_0_COUT ),
	.COUT(\core/n13025_0_COUT ),
	.SUM(\core/n13025_1 )
);
defparam \core/n13025_s .ALU_MODE=0;
ALU \core/n13024_s  (
	.I0(\core/n12672_12 ),
	.I1(\core/decoded_imm_uj [12]),
	.I3(GND),
	.CIN(\core/n13025_0_COUT ),
	.COUT(\core/n13024_0_COUT ),
	.SUM(\core/n13024_1 )
);
defparam \core/n13024_s .ALU_MODE=0;
ALU \core/n13023_s  (
	.I0(\core/n12670_12 ),
	.I1(\core/decoded_imm_uj [13]),
	.I3(GND),
	.CIN(\core/n13024_0_COUT ),
	.COUT(\core/n13023_0_COUT ),
	.SUM(\core/n13023_1 )
);
defparam \core/n13023_s .ALU_MODE=0;
ALU \core/n13022_s  (
	.I0(\core/n12668_12 ),
	.I1(\core/decoded_imm_uj [14]),
	.I3(GND),
	.CIN(\core/n13023_0_COUT ),
	.COUT(\core/n13022_0_COUT ),
	.SUM(\core/n13022_1 )
);
defparam \core/n13022_s .ALU_MODE=0;
ALU \core/n13021_s  (
	.I0(\core/n12666_12 ),
	.I1(\core/decoded_imm_uj [15]),
	.I3(GND),
	.CIN(\core/n13022_0_COUT ),
	.COUT(\core/n13021_0_COUT ),
	.SUM(\core/n13021_1 )
);
defparam \core/n13021_s .ALU_MODE=0;
ALU \core/n13020_s  (
	.I0(\core/n12664_12 ),
	.I1(\core/decoded_imm_uj [16]),
	.I3(GND),
	.CIN(\core/n13021_0_COUT ),
	.COUT(\core/n13020_0_COUT ),
	.SUM(\core/n13020_1 )
);
defparam \core/n13020_s .ALU_MODE=0;
ALU \core/n13019_s  (
	.I0(\core/n12662_12 ),
	.I1(\core/decoded_imm_uj [17]),
	.I3(GND),
	.CIN(\core/n13020_0_COUT ),
	.COUT(\core/n13019_0_COUT ),
	.SUM(\core/n13019_1 )
);
defparam \core/n13019_s .ALU_MODE=0;
ALU \core/n13018_s  (
	.I0(\core/n12660_12 ),
	.I1(\core/decoded_imm_uj [18]),
	.I3(GND),
	.CIN(\core/n13019_0_COUT ),
	.COUT(\core/n13018_0_COUT ),
	.SUM(\core/n13018_1 )
);
defparam \core/n13018_s .ALU_MODE=0;
ALU \core/n13017_s  (
	.I0(\core/n12658_12 ),
	.I1(\core/decoded_imm_uj [19]),
	.I3(GND),
	.CIN(\core/n13018_0_COUT ),
	.COUT(\core/n13017_0_COUT ),
	.SUM(\core/n13017_1 )
);
defparam \core/n13017_s .ALU_MODE=0;
ALU \core/n13016_s  (
	.I0(\core/n12656_12 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13017_0_COUT ),
	.COUT(\core/n13016_0_COUT ),
	.SUM(\core/n13016_1 )
);
defparam \core/n13016_s .ALU_MODE=0;
ALU \core/n13015_s  (
	.I0(\core/n12654_12 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13016_0_COUT ),
	.COUT(\core/n13015_0_COUT ),
	.SUM(\core/n13015_1 )
);
defparam \core/n13015_s .ALU_MODE=0;
ALU \core/n13014_s  (
	.I0(\core/n12652_15 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13015_0_COUT ),
	.COUT(\core/n13014_0_COUT ),
	.SUM(\core/n13014_1 )
);
defparam \core/n13014_s .ALU_MODE=0;
ALU \core/n13013_s  (
	.I0(\core/n12650_12 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13014_0_COUT ),
	.COUT(\core/n13013_0_COUT ),
	.SUM(\core/n13013_1 )
);
defparam \core/n13013_s .ALU_MODE=0;
ALU \core/n13012_s  (
	.I0(\core/n12648_12 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13013_0_COUT ),
	.COUT(\core/n13012_0_COUT ),
	.SUM(\core/n13012_1 )
);
defparam \core/n13012_s .ALU_MODE=0;
ALU \core/n13011_s  (
	.I0(\core/n12646_12 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13012_0_COUT ),
	.COUT(\core/n13011_0_COUT ),
	.SUM(\core/n13011_1 )
);
defparam \core/n13011_s .ALU_MODE=0;
ALU \core/n13010_s  (
	.I0(\core/n12644_12 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13011_0_COUT ),
	.COUT(\core/n13010_0_COUT ),
	.SUM(\core/n13010_1 )
);
defparam \core/n13010_s .ALU_MODE=0;
ALU \core/n13009_s  (
	.I0(\core/n12642_12 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13010_0_COUT ),
	.COUT(\core/n13009_0_COUT ),
	.SUM(\core/n13009_1 )
);
defparam \core/n13009_s .ALU_MODE=0;
ALU \core/n13008_s  (
	.I0(\core/n12640_15 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13009_0_COUT ),
	.COUT(\core/n13008_0_COUT ),
	.SUM(\core/n13008_1 )
);
defparam \core/n13008_s .ALU_MODE=0;
ALU \core/n13007_s  (
	.I0(\core/n12638_12 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13008_0_COUT ),
	.COUT(\core/n13007_0_COUT ),
	.SUM(\core/n13007_1 )
);
defparam \core/n13007_s .ALU_MODE=0;
ALU \core/n13006_s  (
	.I0(\core/n12636_12 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13007_0_COUT ),
	.COUT(\core/n13006_0_COUT ),
	.SUM(\core/n13006_1 )
);
defparam \core/n13006_s .ALU_MODE=0;
ALU \core/n13005_s  (
	.I0(\core/n12634_17 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13006_0_COUT ),
	.COUT(\core/n13005_0_COUT ),
	.SUM(\core/n13005_1 )
);
defparam \core/n13005_s .ALU_MODE=0;
ALU \core/n14392_s  (
	.I0(\core/reg_pc [0]),
	.I1(\core/decoded_imm [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n14392_0_COUT ),
	.SUM(\core/n14392_1 )
);
defparam \core/n14392_s .ALU_MODE=0;
ALU \core/n14391_s  (
	.I0(\core/reg_pc [1]),
	.I1(\core/decoded_imm [1]),
	.I3(GND),
	.CIN(\core/n14392_0_COUT ),
	.COUT(\core/n14391_0_COUT ),
	.SUM(\core/n14391_1 )
);
defparam \core/n14391_s .ALU_MODE=0;
ALU \core/n14390_s  (
	.I0(\core/reg_pc [2]),
	.I1(\core/decoded_imm [2]),
	.I3(GND),
	.CIN(\core/n14391_0_COUT ),
	.COUT(\core/n14390_0_COUT ),
	.SUM(\core/n14390_1 )
);
defparam \core/n14390_s .ALU_MODE=0;
ALU \core/n14389_s  (
	.I0(\core/reg_pc [3]),
	.I1(\core/decoded_imm [3]),
	.I3(GND),
	.CIN(\core/n14390_0_COUT ),
	.COUT(\core/n14389_0_COUT ),
	.SUM(\core/n14389_1 )
);
defparam \core/n14389_s .ALU_MODE=0;
ALU \core/n14388_s  (
	.I0(\core/reg_pc [4]),
	.I1(\core/decoded_imm [4]),
	.I3(GND),
	.CIN(\core/n14389_0_COUT ),
	.COUT(\core/n14388_0_COUT ),
	.SUM(\core/n14388_1 )
);
defparam \core/n14388_s .ALU_MODE=0;
ALU \core/n14387_s  (
	.I0(\core/reg_pc [5]),
	.I1(\core/decoded_imm [5]),
	.I3(GND),
	.CIN(\core/n14388_0_COUT ),
	.COUT(\core/n14387_0_COUT ),
	.SUM(\core/n14387_1 )
);
defparam \core/n14387_s .ALU_MODE=0;
ALU \core/n14386_s  (
	.I0(\core/reg_pc [6]),
	.I1(\core/decoded_imm [6]),
	.I3(GND),
	.CIN(\core/n14387_0_COUT ),
	.COUT(\core/n14386_0_COUT ),
	.SUM(\core/n14386_1 )
);
defparam \core/n14386_s .ALU_MODE=0;
ALU \core/n14385_s  (
	.I0(\core/reg_pc [7]),
	.I1(\core/decoded_imm [7]),
	.I3(GND),
	.CIN(\core/n14386_0_COUT ),
	.COUT(\core/n14385_0_COUT ),
	.SUM(\core/n14385_1 )
);
defparam \core/n14385_s .ALU_MODE=0;
ALU \core/n14384_s  (
	.I0(\core/reg_pc [8]),
	.I1(\core/decoded_imm [8]),
	.I3(GND),
	.CIN(\core/n14385_0_COUT ),
	.COUT(\core/n14384_0_COUT ),
	.SUM(\core/n14384_1 )
);
defparam \core/n14384_s .ALU_MODE=0;
ALU \core/n14383_s  (
	.I0(\core/reg_pc [9]),
	.I1(\core/decoded_imm [9]),
	.I3(GND),
	.CIN(\core/n14384_0_COUT ),
	.COUT(\core/n14383_0_COUT ),
	.SUM(\core/n14383_1 )
);
defparam \core/n14383_s .ALU_MODE=0;
ALU \core/n14382_s  (
	.I0(\core/reg_pc [10]),
	.I1(\core/decoded_imm [10]),
	.I3(GND),
	.CIN(\core/n14383_0_COUT ),
	.COUT(\core/n14382_0_COUT ),
	.SUM(\core/n14382_1 )
);
defparam \core/n14382_s .ALU_MODE=0;
ALU \core/n14381_s  (
	.I0(\core/reg_pc [11]),
	.I1(\core/decoded_imm [11]),
	.I3(GND),
	.CIN(\core/n14382_0_COUT ),
	.COUT(\core/n14381_0_COUT ),
	.SUM(\core/n14381_1 )
);
defparam \core/n14381_s .ALU_MODE=0;
ALU \core/n14380_s  (
	.I0(\core/reg_pc [12]),
	.I1(\core/decoded_imm [12]),
	.I3(GND),
	.CIN(\core/n14381_0_COUT ),
	.COUT(\core/n14380_0_COUT ),
	.SUM(\core/n14380_1 )
);
defparam \core/n14380_s .ALU_MODE=0;
ALU \core/n14379_s  (
	.I0(\core/reg_pc [13]),
	.I1(\core/decoded_imm [13]),
	.I3(GND),
	.CIN(\core/n14380_0_COUT ),
	.COUT(\core/n14379_0_COUT ),
	.SUM(\core/n14379_1 )
);
defparam \core/n14379_s .ALU_MODE=0;
ALU \core/n14378_s  (
	.I0(\core/reg_pc [14]),
	.I1(\core/decoded_imm [14]),
	.I3(GND),
	.CIN(\core/n14379_0_COUT ),
	.COUT(\core/n14378_0_COUT ),
	.SUM(\core/n14378_1 )
);
defparam \core/n14378_s .ALU_MODE=0;
ALU \core/n14377_s  (
	.I0(\core/reg_pc [15]),
	.I1(\core/decoded_imm [15]),
	.I3(GND),
	.CIN(\core/n14378_0_COUT ),
	.COUT(\core/n14377_0_COUT ),
	.SUM(\core/n14377_1 )
);
defparam \core/n14377_s .ALU_MODE=0;
ALU \core/n14376_s  (
	.I0(\core/reg_pc [16]),
	.I1(\core/decoded_imm [16]),
	.I3(GND),
	.CIN(\core/n14377_0_COUT ),
	.COUT(\core/n14376_0_COUT ),
	.SUM(\core/n14376_1 )
);
defparam \core/n14376_s .ALU_MODE=0;
ALU \core/n14375_s  (
	.I0(\core/reg_pc [17]),
	.I1(\core/decoded_imm [17]),
	.I3(GND),
	.CIN(\core/n14376_0_COUT ),
	.COUT(\core/n14375_0_COUT ),
	.SUM(\core/n14375_1 )
);
defparam \core/n14375_s .ALU_MODE=0;
ALU \core/n14374_s  (
	.I0(\core/reg_pc [18]),
	.I1(\core/decoded_imm [18]),
	.I3(GND),
	.CIN(\core/n14375_0_COUT ),
	.COUT(\core/n14374_0_COUT ),
	.SUM(\core/n14374_1 )
);
defparam \core/n14374_s .ALU_MODE=0;
ALU \core/n14373_s  (
	.I0(\core/reg_pc [19]),
	.I1(\core/decoded_imm [19]),
	.I3(GND),
	.CIN(\core/n14374_0_COUT ),
	.COUT(\core/n14373_0_COUT ),
	.SUM(\core/n14373_1 )
);
defparam \core/n14373_s .ALU_MODE=0;
ALU \core/n14372_s  (
	.I0(\core/reg_pc [20]),
	.I1(\core/decoded_imm [20]),
	.I3(GND),
	.CIN(\core/n14373_0_COUT ),
	.COUT(\core/n14372_0_COUT ),
	.SUM(\core/n14372_1 )
);
defparam \core/n14372_s .ALU_MODE=0;
ALU \core/n14371_s  (
	.I0(\core/reg_pc [21]),
	.I1(\core/decoded_imm [21]),
	.I3(GND),
	.CIN(\core/n14372_0_COUT ),
	.COUT(\core/n14371_0_COUT ),
	.SUM(\core/n14371_1 )
);
defparam \core/n14371_s .ALU_MODE=0;
ALU \core/n14370_s  (
	.I0(\core/reg_pc [22]),
	.I1(\core/decoded_imm [22]),
	.I3(GND),
	.CIN(\core/n14371_0_COUT ),
	.COUT(\core/n14370_0_COUT ),
	.SUM(\core/n14370_1 )
);
defparam \core/n14370_s .ALU_MODE=0;
ALU \core/n14369_s  (
	.I0(\core/reg_pc [23]),
	.I1(\core/decoded_imm [23]),
	.I3(GND),
	.CIN(\core/n14370_0_COUT ),
	.COUT(\core/n14369_0_COUT ),
	.SUM(\core/n14369_1 )
);
defparam \core/n14369_s .ALU_MODE=0;
ALU \core/n14368_s  (
	.I0(\core/reg_pc [24]),
	.I1(\core/decoded_imm [24]),
	.I3(GND),
	.CIN(\core/n14369_0_COUT ),
	.COUT(\core/n14368_0_COUT ),
	.SUM(\core/n14368_1 )
);
defparam \core/n14368_s .ALU_MODE=0;
ALU \core/n14367_s  (
	.I0(\core/reg_pc [25]),
	.I1(\core/decoded_imm [25]),
	.I3(GND),
	.CIN(\core/n14368_0_COUT ),
	.COUT(\core/n14367_0_COUT ),
	.SUM(\core/n14367_1 )
);
defparam \core/n14367_s .ALU_MODE=0;
ALU \core/n14366_s  (
	.I0(\core/reg_pc [26]),
	.I1(\core/decoded_imm [26]),
	.I3(GND),
	.CIN(\core/n14367_0_COUT ),
	.COUT(\core/n14366_0_COUT ),
	.SUM(\core/n14366_1 )
);
defparam \core/n14366_s .ALU_MODE=0;
ALU \core/n14365_s  (
	.I0(\core/reg_pc [27]),
	.I1(\core/decoded_imm [27]),
	.I3(GND),
	.CIN(\core/n14366_0_COUT ),
	.COUT(\core/n14365_0_COUT ),
	.SUM(\core/n14365_1 )
);
defparam \core/n14365_s .ALU_MODE=0;
ALU \core/n14364_s  (
	.I0(\core/reg_pc [28]),
	.I1(\core/decoded_imm [28]),
	.I3(GND),
	.CIN(\core/n14365_0_COUT ),
	.COUT(\core/n14364_0_COUT ),
	.SUM(\core/n14364_1 )
);
defparam \core/n14364_s .ALU_MODE=0;
ALU \core/n14363_s  (
	.I0(\core/reg_pc [29]),
	.I1(\core/decoded_imm [29]),
	.I3(GND),
	.CIN(\core/n14364_0_COUT ),
	.COUT(\core/n14363_0_COUT ),
	.SUM(\core/n14363_1 )
);
defparam \core/n14363_s .ALU_MODE=0;
ALU \core/n14362_s  (
	.I0(\core/reg_pc [30]),
	.I1(\core/decoded_imm [30]),
	.I3(GND),
	.CIN(\core/n14363_0_COUT ),
	.COUT(\core/n14362_0_COUT ),
	.SUM(\core/n14362_1 )
);
defparam \core/n14362_s .ALU_MODE=0;
ALU \core/n14361_s  (
	.I0(\core/reg_pc [31]),
	.I1(\core/decoded_imm [31]),
	.I3(GND),
	.CIN(\core/n14362_0_COUT ),
	.COUT(\core/n14361_0_COUT ),
	.SUM(\core/n14361_1 )
);
defparam \core/n14361_s .ALU_MODE=0;
ALU \core/n14746_s  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/decoded_imm [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n14746_0_COUT ),
	.SUM(\core/n14746_1 )
);
defparam \core/n14746_s .ALU_MODE=0;
ALU \core/n14745_s  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/decoded_imm [1]),
	.I3(GND),
	.CIN(\core/n14746_0_COUT ),
	.COUT(\core/n14745_0_COUT ),
	.SUM(\core/n14745_1 )
);
defparam \core/n14745_s .ALU_MODE=0;
ALU \core/n14744_s  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/decoded_imm [2]),
	.I3(GND),
	.CIN(\core/n14745_0_COUT ),
	.COUT(\core/n14744_0_COUT ),
	.SUM(\core/n14744_1 )
);
defparam \core/n14744_s .ALU_MODE=0;
ALU \core/n14743_s  (
	.I0(\core/reg_op1 [3]),
	.I1(\core/decoded_imm [3]),
	.I3(GND),
	.CIN(\core/n14744_0_COUT ),
	.COUT(\core/n14743_0_COUT ),
	.SUM(\core/n14743_1 )
);
defparam \core/n14743_s .ALU_MODE=0;
ALU \core/n14742_s  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/decoded_imm [4]),
	.I3(GND),
	.CIN(\core/n14743_0_COUT ),
	.COUT(\core/n14742_0_COUT ),
	.SUM(\core/n14742_1 )
);
defparam \core/n14742_s .ALU_MODE=0;
ALU \core/n14741_s  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/decoded_imm [5]),
	.I3(GND),
	.CIN(\core/n14742_0_COUT ),
	.COUT(\core/n14741_0_COUT ),
	.SUM(\core/n14741_1 )
);
defparam \core/n14741_s .ALU_MODE=0;
ALU \core/n14740_s  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/decoded_imm [6]),
	.I3(GND),
	.CIN(\core/n14741_0_COUT ),
	.COUT(\core/n14740_0_COUT ),
	.SUM(\core/n14740_1 )
);
defparam \core/n14740_s .ALU_MODE=0;
ALU \core/n14739_s  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/decoded_imm [7]),
	.I3(GND),
	.CIN(\core/n14740_0_COUT ),
	.COUT(\core/n14739_0_COUT ),
	.SUM(\core/n14739_1 )
);
defparam \core/n14739_s .ALU_MODE=0;
ALU \core/n14738_s  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/decoded_imm [8]),
	.I3(GND),
	.CIN(\core/n14739_0_COUT ),
	.COUT(\core/n14738_0_COUT ),
	.SUM(\core/n14738_1 )
);
defparam \core/n14738_s .ALU_MODE=0;
ALU \core/n14737_s  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/decoded_imm [9]),
	.I3(GND),
	.CIN(\core/n14738_0_COUT ),
	.COUT(\core/n14737_0_COUT ),
	.SUM(\core/n14737_1 )
);
defparam \core/n14737_s .ALU_MODE=0;
ALU \core/n14736_s  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/decoded_imm [10]),
	.I3(GND),
	.CIN(\core/n14737_0_COUT ),
	.COUT(\core/n14736_0_COUT ),
	.SUM(\core/n14736_1 )
);
defparam \core/n14736_s .ALU_MODE=0;
ALU \core/n14735_s  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/decoded_imm [11]),
	.I3(GND),
	.CIN(\core/n14736_0_COUT ),
	.COUT(\core/n14735_0_COUT ),
	.SUM(\core/n14735_1 )
);
defparam \core/n14735_s .ALU_MODE=0;
ALU \core/n14734_s  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/decoded_imm [12]),
	.I3(GND),
	.CIN(\core/n14735_0_COUT ),
	.COUT(\core/n14734_0_COUT ),
	.SUM(\core/n14734_1 )
);
defparam \core/n14734_s .ALU_MODE=0;
ALU \core/n14733_s  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/decoded_imm [13]),
	.I3(GND),
	.CIN(\core/n14734_0_COUT ),
	.COUT(\core/n14733_0_COUT ),
	.SUM(\core/n14733_1 )
);
defparam \core/n14733_s .ALU_MODE=0;
ALU \core/n14732_s  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/decoded_imm [14]),
	.I3(GND),
	.CIN(\core/n14733_0_COUT ),
	.COUT(\core/n14732_0_COUT ),
	.SUM(\core/n14732_1 )
);
defparam \core/n14732_s .ALU_MODE=0;
ALU \core/n14731_s  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/decoded_imm [15]),
	.I3(GND),
	.CIN(\core/n14732_0_COUT ),
	.COUT(\core/n14731_0_COUT ),
	.SUM(\core/n14731_1 )
);
defparam \core/n14731_s .ALU_MODE=0;
ALU \core/n14730_s  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/decoded_imm [16]),
	.I3(GND),
	.CIN(\core/n14731_0_COUT ),
	.COUT(\core/n14730_0_COUT ),
	.SUM(\core/n14730_1 )
);
defparam \core/n14730_s .ALU_MODE=0;
ALU \core/n14729_s  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/decoded_imm [17]),
	.I3(GND),
	.CIN(\core/n14730_0_COUT ),
	.COUT(\core/n14729_0_COUT ),
	.SUM(\core/n14729_1 )
);
defparam \core/n14729_s .ALU_MODE=0;
ALU \core/n14728_s  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/decoded_imm [18]),
	.I3(GND),
	.CIN(\core/n14729_0_COUT ),
	.COUT(\core/n14728_0_COUT ),
	.SUM(\core/n14728_1 )
);
defparam \core/n14728_s .ALU_MODE=0;
ALU \core/n14727_s  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/decoded_imm [19]),
	.I3(GND),
	.CIN(\core/n14728_0_COUT ),
	.COUT(\core/n14727_0_COUT ),
	.SUM(\core/n14727_1 )
);
defparam \core/n14727_s .ALU_MODE=0;
ALU \core/n14726_s  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/decoded_imm [20]),
	.I3(GND),
	.CIN(\core/n14727_0_COUT ),
	.COUT(\core/n14726_0_COUT ),
	.SUM(\core/n14726_1 )
);
defparam \core/n14726_s .ALU_MODE=0;
ALU \core/n14725_s  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/decoded_imm [21]),
	.I3(GND),
	.CIN(\core/n14726_0_COUT ),
	.COUT(\core/n14725_0_COUT ),
	.SUM(\core/n14725_1 )
);
defparam \core/n14725_s .ALU_MODE=0;
ALU \core/n14724_s  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/decoded_imm [22]),
	.I3(GND),
	.CIN(\core/n14725_0_COUT ),
	.COUT(\core/n14724_0_COUT ),
	.SUM(\core/n14724_1 )
);
defparam \core/n14724_s .ALU_MODE=0;
ALU \core/n14723_s  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/decoded_imm [23]),
	.I3(GND),
	.CIN(\core/n14724_0_COUT ),
	.COUT(\core/n14723_0_COUT ),
	.SUM(\core/n14723_1 )
);
defparam \core/n14723_s .ALU_MODE=0;
ALU \core/n14722_s  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/decoded_imm [24]),
	.I3(GND),
	.CIN(\core/n14723_0_COUT ),
	.COUT(\core/n14722_0_COUT ),
	.SUM(\core/n14722_1 )
);
defparam \core/n14722_s .ALU_MODE=0;
ALU \core/n14721_s  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/decoded_imm [25]),
	.I3(GND),
	.CIN(\core/n14722_0_COUT ),
	.COUT(\core/n14721_0_COUT ),
	.SUM(\core/n14721_1 )
);
defparam \core/n14721_s .ALU_MODE=0;
ALU \core/n14720_s  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/decoded_imm [26]),
	.I3(GND),
	.CIN(\core/n14721_0_COUT ),
	.COUT(\core/n14720_0_COUT ),
	.SUM(\core/n14720_1 )
);
defparam \core/n14720_s .ALU_MODE=0;
ALU \core/n14719_s  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/decoded_imm [27]),
	.I3(GND),
	.CIN(\core/n14720_0_COUT ),
	.COUT(\core/n14719_0_COUT ),
	.SUM(\core/n14719_1 )
);
defparam \core/n14719_s .ALU_MODE=0;
ALU \core/n14718_s  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/decoded_imm [28]),
	.I3(GND),
	.CIN(\core/n14719_0_COUT ),
	.COUT(\core/n14718_0_COUT ),
	.SUM(\core/n14718_1 )
);
defparam \core/n14718_s .ALU_MODE=0;
ALU \core/n14717_s  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/decoded_imm [29]),
	.I3(GND),
	.CIN(\core/n14718_0_COUT ),
	.COUT(\core/n14717_0_COUT ),
	.SUM(\core/n14717_1 )
);
defparam \core/n14717_s .ALU_MODE=0;
ALU \core/n14716_s  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/decoded_imm [30]),
	.I3(GND),
	.CIN(\core/n14717_0_COUT ),
	.COUT(\core/n14716_0_COUT ),
	.SUM(\core/n14716_1 )
);
defparam \core/n14716_s .ALU_MODE=0;
ALU \core/n14715_s  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/decoded_imm [31]),
	.I3(GND),
	.CIN(\core/n14716_0_COUT ),
	.COUT(\core/n14715_0_COUT ),
	.SUM(\core/n14715_1 )
);
defparam \core/n14715_s .ALU_MODE=0;
ALU \core/n12097_s  (
	.I0(\core/pcpi_timeout_counter [1]),
	.I1(\core/pcpi_timeout_counter [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\core/n12097_0_COUT ),
	.SUM(\core/n12097_2 )
);
defparam \core/n12097_s .ALU_MODE=0;
ALU \core/n12096_s  (
	.I0(VCC),
	.I1(\core/pcpi_timeout_counter [2]),
	.I3(GND),
	.CIN(\core/n12097_0_COUT ),
	.COUT(\core/n12096_0_COUT ),
	.SUM(\core/n12096_2 )
);
defparam \core/n12096_s .ALU_MODE=0;
ALU \core/n12095_s  (
	.I0(VCC),
	.I1(\core/pcpi_timeout_counter [3]),
	.I3(GND),
	.CIN(\core/n12096_0_COUT ),
	.COUT(\core/n12095_0_COUT ),
	.SUM(\core/n12095_2 )
);
defparam \core/n12095_s .ALU_MODE=0;
ALU \core/n7389_s1  (
	.I0(\core/reg_pc [2]),
	.I1(\core/latched_compr ),
	.I3(GND),
	.CIN(\core/n7390_0_COUT ),
	.COUT(\core/n7389_2_COUT ),
	.SUM(\core/n7389_4 )
);
defparam \core/n7389_s1 .ALU_MODE=1;
ALU \core/n12803_s1  (
	.I0(\core/n12692_12 ),
	.I1(\core/compressed_instr ),
	.I3(GND),
	.CIN(\core/n12804_0_COUT ),
	.COUT(\core/n12803_2_COUT ),
	.SUM(\core/n12803_4 )
);
defparam \core/n12803_s1 .ALU_MODE=1;
ALU \core/n7093_s0  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/reg_op2 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n7093_1_COUT ),
	.SUM(\core/n7093_2 )
);
defparam \core/n7093_s0 .ALU_MODE=3;
ALU \core/n7094_s0  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/reg_op2 [1]),
	.I3(GND),
	.CIN(\core/n7093_1_COUT ),
	.COUT(\core/n7094_1_COUT ),
	.SUM(\core/n7094_2 )
);
defparam \core/n7094_s0 .ALU_MODE=3;
ALU \core/n7095_s0  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/reg_op2 [2]),
	.I3(GND),
	.CIN(\core/n7094_1_COUT ),
	.COUT(\core/n7095_1_COUT ),
	.SUM(\core/n7095_2 )
);
defparam \core/n7095_s0 .ALU_MODE=3;
ALU \core/n7096_s0  (
	.I0(\core/reg_op1 [3]),
	.I1(\core/reg_op2 [3]),
	.I3(GND),
	.CIN(\core/n7095_1_COUT ),
	.COUT(\core/n7096_1_COUT ),
	.SUM(\core/n7096_2 )
);
defparam \core/n7096_s0 .ALU_MODE=3;
ALU \core/n7097_s0  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/reg_op2 [4]),
	.I3(GND),
	.CIN(\core/n7096_1_COUT ),
	.COUT(\core/n7097_1_COUT ),
	.SUM(\core/n7097_2 )
);
defparam \core/n7097_s0 .ALU_MODE=3;
ALU \core/n7098_s0  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/reg_op2 [5]),
	.I3(GND),
	.CIN(\core/n7097_1_COUT ),
	.COUT(\core/n7098_1_COUT ),
	.SUM(\core/n7098_2 )
);
defparam \core/n7098_s0 .ALU_MODE=3;
ALU \core/n7099_s0  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/reg_op2 [6]),
	.I3(GND),
	.CIN(\core/n7098_1_COUT ),
	.COUT(\core/n7099_1_COUT ),
	.SUM(\core/n7099_2 )
);
defparam \core/n7099_s0 .ALU_MODE=3;
ALU \core/n7100_s0  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/reg_op2 [7]),
	.I3(GND),
	.CIN(\core/n7099_1_COUT ),
	.COUT(\core/n7100_1_COUT ),
	.SUM(\core/n7100_2 )
);
defparam \core/n7100_s0 .ALU_MODE=3;
ALU \core/n7101_s0  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op2 [8]),
	.I3(GND),
	.CIN(\core/n7100_1_COUT ),
	.COUT(\core/n7101_1_COUT ),
	.SUM(\core/n7101_2 )
);
defparam \core/n7101_s0 .ALU_MODE=3;
ALU \core/n7102_s0  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/reg_op2 [9]),
	.I3(GND),
	.CIN(\core/n7101_1_COUT ),
	.COUT(\core/n7102_1_COUT ),
	.SUM(\core/n7102_2 )
);
defparam \core/n7102_s0 .ALU_MODE=3;
ALU \core/n7103_s0  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op2 [10]),
	.I3(GND),
	.CIN(\core/n7102_1_COUT ),
	.COUT(\core/n7103_1_COUT ),
	.SUM(\core/n7103_2 )
);
defparam \core/n7103_s0 .ALU_MODE=3;
ALU \core/n7104_s0  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/reg_op2 [11]),
	.I3(GND),
	.CIN(\core/n7103_1_COUT ),
	.COUT(\core/n7104_1_COUT ),
	.SUM(\core/n7104_2 )
);
defparam \core/n7104_s0 .ALU_MODE=3;
ALU \core/n7105_s0  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/reg_op2 [12]),
	.I3(GND),
	.CIN(\core/n7104_1_COUT ),
	.COUT(\core/n7105_1_COUT ),
	.SUM(\core/n7105_2 )
);
defparam \core/n7105_s0 .ALU_MODE=3;
ALU \core/n7106_s0  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op2 [13]),
	.I3(GND),
	.CIN(\core/n7105_1_COUT ),
	.COUT(\core/n7106_1_COUT ),
	.SUM(\core/n7106_2 )
);
defparam \core/n7106_s0 .ALU_MODE=3;
ALU \core/n7107_s0  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op2 [14]),
	.I3(GND),
	.CIN(\core/n7106_1_COUT ),
	.COUT(\core/n7107_1_COUT ),
	.SUM(\core/n7107_2 )
);
defparam \core/n7107_s0 .ALU_MODE=3;
ALU \core/n7108_s0  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/reg_op2 [15]),
	.I3(GND),
	.CIN(\core/n7107_1_COUT ),
	.COUT(\core/n7108_1_COUT ),
	.SUM(\core/n7108_2 )
);
defparam \core/n7108_s0 .ALU_MODE=3;
ALU \core/n7109_s0  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op2 [16]),
	.I3(GND),
	.CIN(\core/n7108_1_COUT ),
	.COUT(\core/n7109_1_COUT ),
	.SUM(\core/n7109_2 )
);
defparam \core/n7109_s0 .ALU_MODE=3;
ALU \core/n7110_s0  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/reg_op2 [17]),
	.I3(GND),
	.CIN(\core/n7109_1_COUT ),
	.COUT(\core/n7110_1_COUT ),
	.SUM(\core/n7110_2 )
);
defparam \core/n7110_s0 .ALU_MODE=3;
ALU \core/n7111_s0  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/reg_op2 [18]),
	.I3(GND),
	.CIN(\core/n7110_1_COUT ),
	.COUT(\core/n7111_1_COUT ),
	.SUM(\core/n7111_2 )
);
defparam \core/n7111_s0 .ALU_MODE=3;
ALU \core/n7112_s0  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op2 [19]),
	.I3(GND),
	.CIN(\core/n7111_1_COUT ),
	.COUT(\core/n7112_1_COUT ),
	.SUM(\core/n7112_2 )
);
defparam \core/n7112_s0 .ALU_MODE=3;
ALU \core/n7113_s0  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op2 [20]),
	.I3(GND),
	.CIN(\core/n7112_1_COUT ),
	.COUT(\core/n7113_1_COUT ),
	.SUM(\core/n7113_2 )
);
defparam \core/n7113_s0 .ALU_MODE=3;
ALU \core/n7114_s0  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/reg_op2 [21]),
	.I3(GND),
	.CIN(\core/n7113_1_COUT ),
	.COUT(\core/n7114_1_COUT ),
	.SUM(\core/n7114_2 )
);
defparam \core/n7114_s0 .ALU_MODE=3;
ALU \core/n7115_s0  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/reg_op2 [22]),
	.I3(GND),
	.CIN(\core/n7114_1_COUT ),
	.COUT(\core/n7115_1_COUT ),
	.SUM(\core/n7115_2 )
);
defparam \core/n7115_s0 .ALU_MODE=3;
ALU \core/n7116_s0  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/reg_op2 [23]),
	.I3(GND),
	.CIN(\core/n7115_1_COUT ),
	.COUT(\core/n7116_1_COUT ),
	.SUM(\core/n7116_2 )
);
defparam \core/n7116_s0 .ALU_MODE=3;
ALU \core/n7117_s0  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op2 [24]),
	.I3(GND),
	.CIN(\core/n7116_1_COUT ),
	.COUT(\core/n7117_1_COUT ),
	.SUM(\core/n7117_2 )
);
defparam \core/n7117_s0 .ALU_MODE=3;
ALU \core/n7118_s0  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op2 [25]),
	.I3(GND),
	.CIN(\core/n7117_1_COUT ),
	.COUT(\core/n7118_1_COUT ),
	.SUM(\core/n7118_2 )
);
defparam \core/n7118_s0 .ALU_MODE=3;
ALU \core/n7119_s0  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op2 [26]),
	.I3(GND),
	.CIN(\core/n7118_1_COUT ),
	.COUT(\core/n7119_1_COUT ),
	.SUM(\core/n7119_2 )
);
defparam \core/n7119_s0 .ALU_MODE=3;
ALU \core/n7120_s0  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op2 [27]),
	.I3(GND),
	.CIN(\core/n7119_1_COUT ),
	.COUT(\core/n7120_1_COUT ),
	.SUM(\core/n7120_2 )
);
defparam \core/n7120_s0 .ALU_MODE=3;
ALU \core/n7121_s0  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op2 [28]),
	.I3(GND),
	.CIN(\core/n7120_1_COUT ),
	.COUT(\core/n7121_1_COUT ),
	.SUM(\core/n7121_2 )
);
defparam \core/n7121_s0 .ALU_MODE=3;
ALU \core/n7122_s0  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op2 [29]),
	.I3(GND),
	.CIN(\core/n7121_1_COUT ),
	.COUT(\core/n7122_1_COUT ),
	.SUM(\core/n7122_2 )
);
defparam \core/n7122_s0 .ALU_MODE=3;
ALU \core/n7123_s0  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op2 [30]),
	.I3(GND),
	.CIN(\core/n7122_1_COUT ),
	.COUT(\core/n7123_1_COUT ),
	.SUM(\core/n7123_2 )
);
defparam \core/n7123_s0 .ALU_MODE=3;
ALU \core/n7124_s0  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op2 [31]),
	.I3(GND),
	.CIN(\core/n7123_1_COUT ),
	.COUT(\core/n7124_1_COUT ),
	.SUM(\core/n7124_2 )
);
defparam \core/n7124_s0 .ALU_MODE=3;
MUX2_LUT5 \core/n14632_s0  (
	.I0(\core/n14540_4 ),
	.I1(\core/n14440_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14632_3 )
);
MUX2_LUT5 \core/n14633_s0  (
	.I0(\core/n14542_4 ),
	.I1(\core/n14442_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14633_3 )
);
MUX2_LUT5 \core/n14634_s0  (
	.I0(\core/n14544_4 ),
	.I1(\core/n14444_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14634_3 )
);
MUX2_LUT5 \core/n14635_s0  (
	.I0(\core/n14546_4 ),
	.I1(\core/n14446_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14635_3 )
);
MUX2_LUT5 \core/n14636_s0  (
	.I0(\core/n14548_4 ),
	.I1(\core/n14448_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14636_3 )
);
MUX2_LUT5 \core/n14637_s0  (
	.I0(\core/n14550_4 ),
	.I1(\core/n14450_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14637_3 )
);
MUX2_LUT5 \core/n14638_s0  (
	.I0(\core/n14552_4 ),
	.I1(\core/n14452_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14638_3 )
);
MUX2_LUT5 \core/n14639_s0  (
	.I0(\core/n14554_4 ),
	.I1(\core/n14454_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14639_3 )
);
MUX2_LUT5 \core/n14640_s0  (
	.I0(\core/n14556_4 ),
	.I1(\core/n14456_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14640_3 )
);
MUX2_LUT5 \core/n14641_s0  (
	.I0(\core/n14558_4 ),
	.I1(\core/n14458_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14641_3 )
);
MUX2_LUT5 \core/n14642_s0  (
	.I0(\core/n14560_4 ),
	.I1(\core/n14460_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14642_3 )
);
MUX2_LUT5 \core/n14645_s0  (
	.I0(\core/n14566_4 ),
	.I1(\core/n14466_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14645_3 )
);
MUX2_LUT5 \core/n14646_s0  (
	.I0(\core/n14568_4 ),
	.I1(\core/n14468_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14646_3 )
);
MUX2_LUT5 \core/n14647_s0  (
	.I0(\core/n14570_4 ),
	.I1(\core/n14470_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14647_3 )
);
MUX2_LUT5 \core/n14648_s0  (
	.I0(\core/n14572_4 ),
	.I1(\core/n14472_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14648_3 )
);
MUX2_LUT5 \core/n14649_s0  (
	.I0(\core/n14574_4 ),
	.I1(\core/n14474_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14649_3 )
);
MUX2_LUT5 \core/n14650_s0  (
	.I0(\core/n14576_4 ),
	.I1(\core/n14476_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14650_3 )
);
MUX2_LUT5 \core/n14651_s0  (
	.I0(\core/n14578_4 ),
	.I1(\core/n14478_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14651_3 )
);
MUX2_LUT5 \core/n14652_s0  (
	.I0(\core/n14580_4 ),
	.I1(\core/n14480_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14652_3 )
);
MUX2_LUT5 \core/n14653_s0  (
	.I0(\core/n14582_4 ),
	.I1(\core/n14482_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14653_3 )
);
MUX2_LUT5 \core/n14654_s0  (
	.I0(\core/n14584_4 ),
	.I1(\core/n14484_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14654_3 )
);
MUX2_LUT5 \core/n14655_s0  (
	.I0(\core/n14586_4 ),
	.I1(\core/n14486_4 ),
	.S0(\core/n14428_24 ),
	.O(\core/n14655_3 )
);
MUX2_LUT5 \core/n11918_s131  (
	.I0(\core/n11918_122 ),
	.I1(\core/n11918_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_141 )
);
MUX2_LUT5 \core/n11918_s132  (
	.I0(\core/n11918_124 ),
	.I1(\core/n11918_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_143 )
);
MUX2_LUT5 \core/n11918_s133  (
	.I0(\core/n11918_126 ),
	.I1(\core/n11918_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_145 )
);
MUX2_LUT5 \core/n11918_s134  (
	.I0(\core/n11918_128 ),
	.I1(\core/n11918_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_147 )
);
MUX2_LUT5 \core/n11918_s135  (
	.I0(\core/n11918_130 ),
	.I1(\core/n11918_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_149 )
);
MUX2_LUT5 \core/n11918_s136  (
	.I0(\core/n11918_132 ),
	.I1(\core/n11918_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_151 )
);
MUX2_LUT5 \core/n11918_s137  (
	.I0(\core/n11918_134 ),
	.I1(\core/n11918_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_153 )
);
MUX2_LUT5 \core/n11918_s138  (
	.I0(\core/n11918_136 ),
	.I1(\core/n11918_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_155 )
);
MUX2_LUT5 \core/n11918_s117  (
	.I0(\core/n11918_138 ),
	.I1(\core/n11918_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_157 )
);
MUX2_LUT5 \core/n11919_s131  (
	.I0(\core/n11919_122 ),
	.I1(\core/n11919_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_141 )
);
MUX2_LUT5 \core/n11919_s132  (
	.I0(\core/n11919_124 ),
	.I1(\core/n11919_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_143 )
);
MUX2_LUT5 \core/n11919_s133  (
	.I0(\core/n11919_126 ),
	.I1(\core/n11919_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_145 )
);
MUX2_LUT5 \core/n11919_s134  (
	.I0(\core/n11919_128 ),
	.I1(\core/n11919_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_147 )
);
MUX2_LUT5 \core/n11919_s135  (
	.I0(\core/n11919_130 ),
	.I1(\core/n11919_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_149 )
);
MUX2_LUT5 \core/n11919_s136  (
	.I0(\core/n11919_132 ),
	.I1(\core/n11919_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_151 )
);
MUX2_LUT5 \core/n11919_s137  (
	.I0(\core/n11919_134 ),
	.I1(\core/n11919_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_153 )
);
MUX2_LUT5 \core/n11919_s138  (
	.I0(\core/n11919_136 ),
	.I1(\core/n11919_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_155 )
);
MUX2_LUT5 \core/n11919_s117  (
	.I0(\core/n11919_138 ),
	.I1(\core/n11919_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_157 )
);
MUX2_LUT5 \core/n11920_s131  (
	.I0(\core/n11920_122 ),
	.I1(\core/n11920_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_141 )
);
MUX2_LUT5 \core/n11920_s132  (
	.I0(\core/n11920_124 ),
	.I1(\core/n11920_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_143 )
);
MUX2_LUT5 \core/n11920_s133  (
	.I0(\core/n11920_126 ),
	.I1(\core/n11920_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_145 )
);
MUX2_LUT5 \core/n11920_s134  (
	.I0(\core/n11920_128 ),
	.I1(\core/n11920_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_147 )
);
MUX2_LUT5 \core/n11920_s135  (
	.I0(\core/n11920_130 ),
	.I1(\core/n11920_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_149 )
);
MUX2_LUT5 \core/n11920_s136  (
	.I0(\core/n11920_132 ),
	.I1(\core/n11920_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_151 )
);
MUX2_LUT5 \core/n11920_s137  (
	.I0(\core/n11920_134 ),
	.I1(\core/n11920_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_153 )
);
MUX2_LUT5 \core/n11920_s138  (
	.I0(\core/n11920_136 ),
	.I1(\core/n11920_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_155 )
);
MUX2_LUT5 \core/n11920_s117  (
	.I0(\core/n11920_138 ),
	.I1(\core/n11920_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_157 )
);
MUX2_LUT5 \core/n11921_s131  (
	.I0(\core/n11921_122 ),
	.I1(\core/n11921_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_141 )
);
MUX2_LUT5 \core/n11921_s132  (
	.I0(\core/n11921_124 ),
	.I1(\core/n11921_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_143 )
);
MUX2_LUT5 \core/n11921_s133  (
	.I0(\core/n11921_126 ),
	.I1(\core/n11921_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_145 )
);
MUX2_LUT5 \core/n11921_s134  (
	.I0(\core/n11921_128 ),
	.I1(\core/n11921_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_147 )
);
MUX2_LUT5 \core/n11921_s135  (
	.I0(\core/n11921_130 ),
	.I1(\core/n11921_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_149 )
);
MUX2_LUT5 \core/n11921_s136  (
	.I0(\core/n11921_132 ),
	.I1(\core/n11921_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_151 )
);
MUX2_LUT5 \core/n11921_s137  (
	.I0(\core/n11921_134 ),
	.I1(\core/n11921_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_153 )
);
MUX2_LUT5 \core/n11921_s138  (
	.I0(\core/n11921_136 ),
	.I1(\core/n11921_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_155 )
);
MUX2_LUT5 \core/n11921_s117  (
	.I0(\core/n11921_138 ),
	.I1(\core/n11921_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_157 )
);
MUX2_LUT5 \core/n11922_s131  (
	.I0(\core/n11922_122 ),
	.I1(\core/n11922_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_141 )
);
MUX2_LUT5 \core/n11922_s132  (
	.I0(\core/n11922_124 ),
	.I1(\core/n11922_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_143 )
);
MUX2_LUT5 \core/n11922_s133  (
	.I0(\core/n11922_126 ),
	.I1(\core/n11922_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_145 )
);
MUX2_LUT5 \core/n11922_s134  (
	.I0(\core/n11922_128 ),
	.I1(\core/n11922_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_147 )
);
MUX2_LUT5 \core/n11922_s135  (
	.I0(\core/n11922_130 ),
	.I1(\core/n11922_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_149 )
);
MUX2_LUT5 \core/n11922_s136  (
	.I0(\core/n11922_132 ),
	.I1(\core/n11922_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_151 )
);
MUX2_LUT5 \core/n11922_s137  (
	.I0(\core/n11922_134 ),
	.I1(\core/n11922_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_153 )
);
MUX2_LUT5 \core/n11922_s138  (
	.I0(\core/n11922_136 ),
	.I1(\core/n11922_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_155 )
);
MUX2_LUT5 \core/n11922_s117  (
	.I0(\core/n11922_138 ),
	.I1(\core/n11922_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_157 )
);
MUX2_LUT5 \core/n11923_s131  (
	.I0(\core/n11923_122 ),
	.I1(\core/n11923_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_141 )
);
MUX2_LUT5 \core/n11923_s132  (
	.I0(\core/n11923_124 ),
	.I1(\core/n11923_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_143 )
);
MUX2_LUT5 \core/n11923_s133  (
	.I0(\core/n11923_126 ),
	.I1(\core/n11923_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_145 )
);
MUX2_LUT5 \core/n11923_s134  (
	.I0(\core/n11923_128 ),
	.I1(\core/n11923_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_147 )
);
MUX2_LUT5 \core/n11923_s135  (
	.I0(\core/n11923_130 ),
	.I1(\core/n11923_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_149 )
);
MUX2_LUT5 \core/n11923_s136  (
	.I0(\core/n11923_132 ),
	.I1(\core/n11923_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_151 )
);
MUX2_LUT5 \core/n11923_s137  (
	.I0(\core/n11923_134 ),
	.I1(\core/n11923_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_153 )
);
MUX2_LUT5 \core/n11923_s138  (
	.I0(\core/n11923_136 ),
	.I1(\core/n11923_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_155 )
);
MUX2_LUT5 \core/n11923_s117  (
	.I0(\core/n11923_138 ),
	.I1(\core/n11923_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_157 )
);
MUX2_LUT5 \core/n11924_s131  (
	.I0(\core/n11924_122 ),
	.I1(\core/n11924_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_141 )
);
MUX2_LUT5 \core/n11924_s132  (
	.I0(\core/n11924_124 ),
	.I1(\core/n11924_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_143 )
);
MUX2_LUT5 \core/n11924_s133  (
	.I0(\core/n11924_126 ),
	.I1(\core/n11924_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_145 )
);
MUX2_LUT5 \core/n11924_s134  (
	.I0(\core/n11924_128 ),
	.I1(\core/n11924_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_147 )
);
MUX2_LUT5 \core/n11924_s135  (
	.I0(\core/n11924_130 ),
	.I1(\core/n11924_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_149 )
);
MUX2_LUT5 \core/n11924_s136  (
	.I0(\core/n11924_132 ),
	.I1(\core/n11924_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_151 )
);
MUX2_LUT5 \core/n11924_s137  (
	.I0(\core/n11924_134 ),
	.I1(\core/n11924_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_153 )
);
MUX2_LUT5 \core/n11924_s138  (
	.I0(\core/n11924_136 ),
	.I1(\core/n11924_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_155 )
);
MUX2_LUT5 \core/n11924_s117  (
	.I0(\core/n11924_138 ),
	.I1(\core/n11924_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_157 )
);
MUX2_LUT5 \core/n11925_s131  (
	.I0(\core/n11925_122 ),
	.I1(\core/n11925_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_141 )
);
MUX2_LUT5 \core/n11925_s132  (
	.I0(\core/n11925_124 ),
	.I1(\core/n11925_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_143 )
);
MUX2_LUT5 \core/n11925_s133  (
	.I0(\core/n11925_126 ),
	.I1(\core/n11925_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_145 )
);
MUX2_LUT5 \core/n11925_s134  (
	.I0(\core/n11925_128 ),
	.I1(\core/n11925_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_147 )
);
MUX2_LUT5 \core/n11925_s135  (
	.I0(\core/n11925_130 ),
	.I1(\core/n11925_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_149 )
);
MUX2_LUT5 \core/n11925_s136  (
	.I0(\core/n11925_132 ),
	.I1(\core/n11925_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_151 )
);
MUX2_LUT5 \core/n11925_s137  (
	.I0(\core/n11925_134 ),
	.I1(\core/n11925_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_153 )
);
MUX2_LUT5 \core/n11925_s138  (
	.I0(\core/n11925_136 ),
	.I1(\core/n11925_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_155 )
);
MUX2_LUT5 \core/n11925_s117  (
	.I0(\core/n11925_138 ),
	.I1(\core/n11925_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_157 )
);
MUX2_LUT5 \core/n11926_s131  (
	.I0(\core/n11926_122 ),
	.I1(\core/n11926_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_141 )
);
MUX2_LUT5 \core/n11926_s132  (
	.I0(\core/n11926_124 ),
	.I1(\core/n11926_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_143 )
);
MUX2_LUT5 \core/n11926_s133  (
	.I0(\core/n11926_126 ),
	.I1(\core/n11926_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_145 )
);
MUX2_LUT5 \core/n11926_s134  (
	.I0(\core/n11926_128 ),
	.I1(\core/n11926_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_147 )
);
MUX2_LUT5 \core/n11926_s135  (
	.I0(\core/n11926_130 ),
	.I1(\core/n11926_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_149 )
);
MUX2_LUT5 \core/n11926_s136  (
	.I0(\core/n11926_132 ),
	.I1(\core/n11926_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_151 )
);
MUX2_LUT5 \core/n11926_s137  (
	.I0(\core/n11926_134 ),
	.I1(\core/n11926_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_153 )
);
MUX2_LUT5 \core/n11926_s138  (
	.I0(\core/n11926_136 ),
	.I1(\core/n11926_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_155 )
);
MUX2_LUT5 \core/n11926_s117  (
	.I0(\core/n11926_138 ),
	.I1(\core/n11926_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_157 )
);
MUX2_LUT5 \core/n11927_s131  (
	.I0(\core/n11927_122 ),
	.I1(\core/n11927_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_141 )
);
MUX2_LUT5 \core/n11927_s132  (
	.I0(\core/n11927_124 ),
	.I1(\core/n11927_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_143 )
);
MUX2_LUT5 \core/n11927_s133  (
	.I0(\core/n11927_126 ),
	.I1(\core/n11927_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_145 )
);
MUX2_LUT5 \core/n11927_s134  (
	.I0(\core/n11927_128 ),
	.I1(\core/n11927_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_147 )
);
MUX2_LUT5 \core/n11927_s135  (
	.I0(\core/n11927_130 ),
	.I1(\core/n11927_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_149 )
);
MUX2_LUT5 \core/n11927_s136  (
	.I0(\core/n11927_132 ),
	.I1(\core/n11927_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_151 )
);
MUX2_LUT5 \core/n11927_s137  (
	.I0(\core/n11927_134 ),
	.I1(\core/n11927_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_153 )
);
MUX2_LUT5 \core/n11927_s138  (
	.I0(\core/n11927_136 ),
	.I1(\core/n11927_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_155 )
);
MUX2_LUT5 \core/n11927_s117  (
	.I0(\core/n11927_138 ),
	.I1(\core/n11927_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_157 )
);
MUX2_LUT5 \core/n11928_s131  (
	.I0(\core/n11928_122 ),
	.I1(\core/n11928_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_141 )
);
MUX2_LUT5 \core/n11928_s132  (
	.I0(\core/n11928_124 ),
	.I1(\core/n11928_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_143 )
);
MUX2_LUT5 \core/n11928_s133  (
	.I0(\core/n11928_126 ),
	.I1(\core/n11928_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_145 )
);
MUX2_LUT5 \core/n11928_s134  (
	.I0(\core/n11928_128 ),
	.I1(\core/n11928_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_147 )
);
MUX2_LUT5 \core/n11928_s135  (
	.I0(\core/n11928_130 ),
	.I1(\core/n11928_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_149 )
);
MUX2_LUT5 \core/n11928_s136  (
	.I0(\core/n11928_132 ),
	.I1(\core/n11928_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_151 )
);
MUX2_LUT5 \core/n11928_s137  (
	.I0(\core/n11928_134 ),
	.I1(\core/n11928_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_153 )
);
MUX2_LUT5 \core/n11928_s138  (
	.I0(\core/n11928_136 ),
	.I1(\core/n11928_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_155 )
);
MUX2_LUT5 \core/n11928_s117  (
	.I0(\core/n11928_138 ),
	.I1(\core/n11928_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_157 )
);
MUX2_LUT5 \core/n11929_s131  (
	.I0(\core/n11929_122 ),
	.I1(\core/n11929_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_141 )
);
MUX2_LUT5 \core/n11929_s132  (
	.I0(\core/n11929_124 ),
	.I1(\core/n11929_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_143 )
);
MUX2_LUT5 \core/n11929_s133  (
	.I0(\core/n11929_126 ),
	.I1(\core/n11929_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_145 )
);
MUX2_LUT5 \core/n11929_s134  (
	.I0(\core/n11929_128 ),
	.I1(\core/n11929_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_147 )
);
MUX2_LUT5 \core/n11929_s135  (
	.I0(\core/n11929_130 ),
	.I1(\core/n11929_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_149 )
);
MUX2_LUT5 \core/n11929_s136  (
	.I0(\core/n11929_132 ),
	.I1(\core/n11929_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_151 )
);
MUX2_LUT5 \core/n11929_s137  (
	.I0(\core/n11929_134 ),
	.I1(\core/n11929_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_153 )
);
MUX2_LUT5 \core/n11929_s138  (
	.I0(\core/n11929_136 ),
	.I1(\core/n11929_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_155 )
);
MUX2_LUT5 \core/n11929_s117  (
	.I0(\core/n11929_138 ),
	.I1(\core/n11929_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_157 )
);
MUX2_LUT5 \core/n11930_s131  (
	.I0(\core/n11930_122 ),
	.I1(\core/n11930_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_141 )
);
MUX2_LUT5 \core/n11930_s132  (
	.I0(\core/n11930_124 ),
	.I1(\core/n11930_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_143 )
);
MUX2_LUT5 \core/n11930_s133  (
	.I0(\core/n11930_126 ),
	.I1(\core/n11930_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_145 )
);
MUX2_LUT5 \core/n11930_s134  (
	.I0(\core/n11930_128 ),
	.I1(\core/n11930_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_147 )
);
MUX2_LUT5 \core/n11930_s135  (
	.I0(\core/n11930_130 ),
	.I1(\core/n11930_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_149 )
);
MUX2_LUT5 \core/n11930_s136  (
	.I0(\core/n11930_132 ),
	.I1(\core/n11930_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_151 )
);
MUX2_LUT5 \core/n11930_s137  (
	.I0(\core/n11930_134 ),
	.I1(\core/n11930_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_153 )
);
MUX2_LUT5 \core/n11930_s138  (
	.I0(\core/n11930_136 ),
	.I1(\core/n11930_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_155 )
);
MUX2_LUT5 \core/n11930_s117  (
	.I0(\core/n11930_138 ),
	.I1(\core/n11930_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_157 )
);
MUX2_LUT5 \core/n11931_s131  (
	.I0(\core/n11931_122 ),
	.I1(\core/n11931_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_141 )
);
MUX2_LUT5 \core/n11931_s132  (
	.I0(\core/n11931_124 ),
	.I1(\core/n11931_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_143 )
);
MUX2_LUT5 \core/n11931_s133  (
	.I0(\core/n11931_126 ),
	.I1(\core/n11931_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_145 )
);
MUX2_LUT5 \core/n11931_s134  (
	.I0(\core/n11931_128 ),
	.I1(\core/n11931_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_147 )
);
MUX2_LUT5 \core/n11931_s135  (
	.I0(\core/n11931_130 ),
	.I1(\core/n11931_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_149 )
);
MUX2_LUT5 \core/n11931_s136  (
	.I0(\core/n11931_132 ),
	.I1(\core/n11931_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_151 )
);
MUX2_LUT5 \core/n11931_s137  (
	.I0(\core/n11931_134 ),
	.I1(\core/n11931_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_153 )
);
MUX2_LUT5 \core/n11931_s138  (
	.I0(\core/n11931_136 ),
	.I1(\core/n11931_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_155 )
);
MUX2_LUT5 \core/n11931_s117  (
	.I0(\core/n11931_138 ),
	.I1(\core/n11931_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_157 )
);
MUX2_LUT5 \core/n11932_s131  (
	.I0(\core/n11932_122 ),
	.I1(\core/n11932_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_141 )
);
MUX2_LUT5 \core/n11932_s132  (
	.I0(\core/n11932_124 ),
	.I1(\core/n11932_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_143 )
);
MUX2_LUT5 \core/n11932_s133  (
	.I0(\core/n11932_126 ),
	.I1(\core/n11932_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_145 )
);
MUX2_LUT5 \core/n11932_s134  (
	.I0(\core/n11932_128 ),
	.I1(\core/n11932_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_147 )
);
MUX2_LUT5 \core/n11932_s135  (
	.I0(\core/n11932_130 ),
	.I1(\core/n11932_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_149 )
);
MUX2_LUT5 \core/n11932_s136  (
	.I0(\core/n11932_132 ),
	.I1(\core/n11932_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_151 )
);
MUX2_LUT5 \core/n11932_s137  (
	.I0(\core/n11932_134 ),
	.I1(\core/n11932_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_153 )
);
MUX2_LUT5 \core/n11932_s138  (
	.I0(\core/n11932_136 ),
	.I1(\core/n11932_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_155 )
);
MUX2_LUT5 \core/n11932_s117  (
	.I0(\core/n11932_138 ),
	.I1(\core/n11932_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_157 )
);
MUX2_LUT5 \core/n11933_s131  (
	.I0(\core/n11933_122 ),
	.I1(\core/n11933_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_141 )
);
MUX2_LUT5 \core/n11933_s132  (
	.I0(\core/n11933_124 ),
	.I1(\core/n11933_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_143 )
);
MUX2_LUT5 \core/n11933_s133  (
	.I0(\core/n11933_126 ),
	.I1(\core/n11933_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_145 )
);
MUX2_LUT5 \core/n11933_s134  (
	.I0(\core/n11933_128 ),
	.I1(\core/n11933_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_147 )
);
MUX2_LUT5 \core/n11933_s135  (
	.I0(\core/n11933_130 ),
	.I1(\core/n11933_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_149 )
);
MUX2_LUT5 \core/n11933_s136  (
	.I0(\core/n11933_132 ),
	.I1(\core/n11933_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_151 )
);
MUX2_LUT5 \core/n11933_s137  (
	.I0(\core/n11933_134 ),
	.I1(\core/n11933_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_153 )
);
MUX2_LUT5 \core/n11933_s138  (
	.I0(\core/n11933_136 ),
	.I1(\core/n11933_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_155 )
);
MUX2_LUT5 \core/n11933_s117  (
	.I0(\core/n11933_138 ),
	.I1(\core/n11933_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_157 )
);
MUX2_LUT5 \core/n11934_s131  (
	.I0(\core/n11934_122 ),
	.I1(\core/n11934_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_141 )
);
MUX2_LUT5 \core/n11934_s132  (
	.I0(\core/n11934_124 ),
	.I1(\core/n11934_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_143 )
);
MUX2_LUT5 \core/n11934_s133  (
	.I0(\core/n11934_126 ),
	.I1(\core/n11934_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_145 )
);
MUX2_LUT5 \core/n11934_s134  (
	.I0(\core/n11934_128 ),
	.I1(\core/n11934_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_147 )
);
MUX2_LUT5 \core/n11934_s135  (
	.I0(\core/n11934_130 ),
	.I1(\core/n11934_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_149 )
);
MUX2_LUT5 \core/n11934_s136  (
	.I0(\core/n11934_132 ),
	.I1(\core/n11934_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_151 )
);
MUX2_LUT5 \core/n11934_s137  (
	.I0(\core/n11934_134 ),
	.I1(\core/n11934_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_153 )
);
MUX2_LUT5 \core/n11934_s138  (
	.I0(\core/n11934_136 ),
	.I1(\core/n11934_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_155 )
);
MUX2_LUT5 \core/n11934_s117  (
	.I0(\core/n11934_138 ),
	.I1(\core/n11934_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_157 )
);
MUX2_LUT5 \core/n11935_s131  (
	.I0(\core/n11935_122 ),
	.I1(\core/n11935_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_141 )
);
MUX2_LUT5 \core/n11935_s132  (
	.I0(\core/n11935_124 ),
	.I1(\core/n11935_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_143 )
);
MUX2_LUT5 \core/n11935_s133  (
	.I0(\core/n11935_126 ),
	.I1(\core/n11935_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_145 )
);
MUX2_LUT5 \core/n11935_s134  (
	.I0(\core/n11935_128 ),
	.I1(\core/n11935_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_147 )
);
MUX2_LUT5 \core/n11935_s135  (
	.I0(\core/n11935_130 ),
	.I1(\core/n11935_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_149 )
);
MUX2_LUT5 \core/n11935_s136  (
	.I0(\core/n11935_132 ),
	.I1(\core/n11935_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_151 )
);
MUX2_LUT5 \core/n11935_s137  (
	.I0(\core/n11935_134 ),
	.I1(\core/n11935_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_153 )
);
MUX2_LUT5 \core/n11935_s138  (
	.I0(\core/n11935_136 ),
	.I1(\core/n11935_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_155 )
);
MUX2_LUT5 \core/n11935_s117  (
	.I0(\core/n11935_138 ),
	.I1(\core/n11935_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_157 )
);
MUX2_LUT5 \core/n11936_s131  (
	.I0(\core/n11936_122 ),
	.I1(\core/n11936_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_141 )
);
MUX2_LUT5 \core/n11936_s132  (
	.I0(\core/n11936_124 ),
	.I1(\core/n11936_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_143 )
);
MUX2_LUT5 \core/n11936_s133  (
	.I0(\core/n11936_126 ),
	.I1(\core/n11936_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_145 )
);
MUX2_LUT5 \core/n11936_s134  (
	.I0(\core/n11936_128 ),
	.I1(\core/n11936_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_147 )
);
MUX2_LUT5 \core/n11936_s135  (
	.I0(\core/n11936_130 ),
	.I1(\core/n11936_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_149 )
);
MUX2_LUT5 \core/n11936_s136  (
	.I0(\core/n11936_132 ),
	.I1(\core/n11936_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_151 )
);
MUX2_LUT5 \core/n11936_s137  (
	.I0(\core/n11936_134 ),
	.I1(\core/n11936_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_153 )
);
MUX2_LUT5 \core/n11936_s138  (
	.I0(\core/n11936_136 ),
	.I1(\core/n11936_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_155 )
);
MUX2_LUT5 \core/n11936_s117  (
	.I0(\core/n11936_138 ),
	.I1(\core/n11936_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_157 )
);
MUX2_LUT5 \core/n11937_s131  (
	.I0(\core/n11937_122 ),
	.I1(\core/n11937_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_141 )
);
MUX2_LUT5 \core/n11937_s132  (
	.I0(\core/n11937_124 ),
	.I1(\core/n11937_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_143 )
);
MUX2_LUT5 \core/n11937_s133  (
	.I0(\core/n11937_126 ),
	.I1(\core/n11937_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_145 )
);
MUX2_LUT5 \core/n11937_s134  (
	.I0(\core/n11937_128 ),
	.I1(\core/n11937_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_147 )
);
MUX2_LUT5 \core/n11937_s135  (
	.I0(\core/n11937_130 ),
	.I1(\core/n11937_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_149 )
);
MUX2_LUT5 \core/n11937_s136  (
	.I0(\core/n11937_132 ),
	.I1(\core/n11937_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_151 )
);
MUX2_LUT5 \core/n11937_s137  (
	.I0(\core/n11937_134 ),
	.I1(\core/n11937_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_153 )
);
MUX2_LUT5 \core/n11937_s138  (
	.I0(\core/n11937_136 ),
	.I1(\core/n11937_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_155 )
);
MUX2_LUT5 \core/n11937_s117  (
	.I0(\core/n11937_138 ),
	.I1(\core/n11937_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_157 )
);
MUX2_LUT5 \core/n11938_s131  (
	.I0(\core/n11938_122 ),
	.I1(\core/n11938_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_141 )
);
MUX2_LUT5 \core/n11938_s132  (
	.I0(\core/n11938_124 ),
	.I1(\core/n11938_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_143 )
);
MUX2_LUT5 \core/n11938_s133  (
	.I0(\core/n11938_126 ),
	.I1(\core/n11938_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_145 )
);
MUX2_LUT5 \core/n11938_s134  (
	.I0(\core/n11938_128 ),
	.I1(\core/n11938_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_147 )
);
MUX2_LUT5 \core/n11938_s135  (
	.I0(\core/n11938_130 ),
	.I1(\core/n11938_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_149 )
);
MUX2_LUT5 \core/n11938_s136  (
	.I0(\core/n11938_132 ),
	.I1(\core/n11938_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_151 )
);
MUX2_LUT5 \core/n11938_s137  (
	.I0(\core/n11938_134 ),
	.I1(\core/n11938_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_153 )
);
MUX2_LUT5 \core/n11938_s138  (
	.I0(\core/n11938_136 ),
	.I1(\core/n11938_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_155 )
);
MUX2_LUT5 \core/n11938_s117  (
	.I0(\core/n11938_138 ),
	.I1(\core/n11938_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_157 )
);
MUX2_LUT5 \core/n11939_s131  (
	.I0(\core/n11939_122 ),
	.I1(\core/n11939_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_141 )
);
MUX2_LUT5 \core/n11939_s132  (
	.I0(\core/n11939_124 ),
	.I1(\core/n11939_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_143 )
);
MUX2_LUT5 \core/n11939_s133  (
	.I0(\core/n11939_126 ),
	.I1(\core/n11939_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_145 )
);
MUX2_LUT5 \core/n11939_s134  (
	.I0(\core/n11939_128 ),
	.I1(\core/n11939_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_147 )
);
MUX2_LUT5 \core/n11939_s135  (
	.I0(\core/n11939_130 ),
	.I1(\core/n11939_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_149 )
);
MUX2_LUT5 \core/n11939_s136  (
	.I0(\core/n11939_132 ),
	.I1(\core/n11939_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_151 )
);
MUX2_LUT5 \core/n11939_s137  (
	.I0(\core/n11939_134 ),
	.I1(\core/n11939_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_153 )
);
MUX2_LUT5 \core/n11939_s138  (
	.I0(\core/n11939_136 ),
	.I1(\core/n11939_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_155 )
);
MUX2_LUT5 \core/n11939_s117  (
	.I0(\core/n11939_138 ),
	.I1(\core/n11939_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_157 )
);
MUX2_LUT5 \core/n11940_s131  (
	.I0(\core/n11940_122 ),
	.I1(\core/n11940_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_141 )
);
MUX2_LUT5 \core/n11940_s132  (
	.I0(\core/n11940_124 ),
	.I1(\core/n11940_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_143 )
);
MUX2_LUT5 \core/n11940_s133  (
	.I0(\core/n11940_126 ),
	.I1(\core/n11940_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_145 )
);
MUX2_LUT5 \core/n11940_s134  (
	.I0(\core/n11940_128 ),
	.I1(\core/n11940_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_147 )
);
MUX2_LUT5 \core/n11940_s135  (
	.I0(\core/n11940_130 ),
	.I1(\core/n11940_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_149 )
);
MUX2_LUT5 \core/n11940_s136  (
	.I0(\core/n11940_132 ),
	.I1(\core/n11940_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_151 )
);
MUX2_LUT5 \core/n11940_s137  (
	.I0(\core/n11940_134 ),
	.I1(\core/n11940_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_153 )
);
MUX2_LUT5 \core/n11940_s138  (
	.I0(\core/n11940_136 ),
	.I1(\core/n11940_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_155 )
);
MUX2_LUT5 \core/n11940_s117  (
	.I0(\core/n11940_138 ),
	.I1(\core/n11940_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_157 )
);
MUX2_LUT5 \core/n11941_s131  (
	.I0(\core/n11941_122 ),
	.I1(\core/n11941_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_141 )
);
MUX2_LUT5 \core/n11941_s132  (
	.I0(\core/n11941_124 ),
	.I1(\core/n11941_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_143 )
);
MUX2_LUT5 \core/n11941_s133  (
	.I0(\core/n11941_126 ),
	.I1(\core/n11941_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_145 )
);
MUX2_LUT5 \core/n11941_s134  (
	.I0(\core/n11941_128 ),
	.I1(\core/n11941_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_147 )
);
MUX2_LUT5 \core/n11941_s135  (
	.I0(\core/n11941_130 ),
	.I1(\core/n11941_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_149 )
);
MUX2_LUT5 \core/n11941_s136  (
	.I0(\core/n11941_132 ),
	.I1(\core/n11941_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_151 )
);
MUX2_LUT5 \core/n11941_s137  (
	.I0(\core/n11941_134 ),
	.I1(\core/n11941_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_153 )
);
MUX2_LUT5 \core/n11941_s138  (
	.I0(\core/n11941_136 ),
	.I1(\core/n11941_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_155 )
);
MUX2_LUT5 \core/n11941_s117  (
	.I0(\core/n11941_138 ),
	.I1(\core/n11941_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_157 )
);
MUX2_LUT5 \core/n11942_s131  (
	.I0(\core/n11942_122 ),
	.I1(\core/n11942_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_141 )
);
MUX2_LUT5 \core/n11942_s132  (
	.I0(\core/n11942_124 ),
	.I1(\core/n11942_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_143 )
);
MUX2_LUT5 \core/n11942_s133  (
	.I0(\core/n11942_126 ),
	.I1(\core/n11942_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_145 )
);
MUX2_LUT5 \core/n11942_s134  (
	.I0(\core/n11942_128 ),
	.I1(\core/n11942_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_147 )
);
MUX2_LUT5 \core/n11942_s135  (
	.I0(\core/n11942_130 ),
	.I1(\core/n11942_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_149 )
);
MUX2_LUT5 \core/n11942_s136  (
	.I0(\core/n11942_132 ),
	.I1(\core/n11942_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_151 )
);
MUX2_LUT5 \core/n11942_s137  (
	.I0(\core/n11942_134 ),
	.I1(\core/n11942_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_153 )
);
MUX2_LUT5 \core/n11942_s138  (
	.I0(\core/n11942_136 ),
	.I1(\core/n11942_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_155 )
);
MUX2_LUT5 \core/n11942_s117  (
	.I0(\core/n11942_138 ),
	.I1(\core/n11942_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_157 )
);
MUX2_LUT5 \core/n11943_s131  (
	.I0(\core/n11943_122 ),
	.I1(\core/n11943_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_141 )
);
MUX2_LUT5 \core/n11943_s132  (
	.I0(\core/n11943_124 ),
	.I1(\core/n11943_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_143 )
);
MUX2_LUT5 \core/n11943_s133  (
	.I0(\core/n11943_126 ),
	.I1(\core/n11943_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_145 )
);
MUX2_LUT5 \core/n11943_s134  (
	.I0(\core/n11943_128 ),
	.I1(\core/n11943_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_147 )
);
MUX2_LUT5 \core/n11943_s135  (
	.I0(\core/n11943_130 ),
	.I1(\core/n11943_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_149 )
);
MUX2_LUT5 \core/n11943_s136  (
	.I0(\core/n11943_132 ),
	.I1(\core/n11943_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_151 )
);
MUX2_LUT5 \core/n11943_s137  (
	.I0(\core/n11943_134 ),
	.I1(\core/n11943_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_153 )
);
MUX2_LUT5 \core/n11943_s138  (
	.I0(\core/n11943_136 ),
	.I1(\core/n11943_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_155 )
);
MUX2_LUT5 \core/n11943_s117  (
	.I0(\core/n11943_138 ),
	.I1(\core/n11943_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_157 )
);
MUX2_LUT5 \core/n11944_s131  (
	.I0(\core/n11944_122 ),
	.I1(\core/n11944_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_141 )
);
MUX2_LUT5 \core/n11944_s132  (
	.I0(\core/n11944_124 ),
	.I1(\core/n11944_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_143 )
);
MUX2_LUT5 \core/n11944_s133  (
	.I0(\core/n11944_126 ),
	.I1(\core/n11944_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_145 )
);
MUX2_LUT5 \core/n11944_s134  (
	.I0(\core/n11944_128 ),
	.I1(\core/n11944_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_147 )
);
MUX2_LUT5 \core/n11944_s135  (
	.I0(\core/n11944_130 ),
	.I1(\core/n11944_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_149 )
);
MUX2_LUT5 \core/n11944_s136  (
	.I0(\core/n11944_132 ),
	.I1(\core/n11944_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_151 )
);
MUX2_LUT5 \core/n11944_s137  (
	.I0(\core/n11944_134 ),
	.I1(\core/n11944_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_153 )
);
MUX2_LUT5 \core/n11944_s138  (
	.I0(\core/n11944_136 ),
	.I1(\core/n11944_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_155 )
);
MUX2_LUT5 \core/n11944_s117  (
	.I0(\core/n11944_138 ),
	.I1(\core/n11944_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_157 )
);
MUX2_LUT5 \core/n11945_s131  (
	.I0(\core/n11945_122 ),
	.I1(\core/n11945_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_141 )
);
MUX2_LUT5 \core/n11945_s132  (
	.I0(\core/n11945_124 ),
	.I1(\core/n11945_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_143 )
);
MUX2_LUT5 \core/n11945_s133  (
	.I0(\core/n11945_126 ),
	.I1(\core/n11945_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_145 )
);
MUX2_LUT5 \core/n11945_s134  (
	.I0(\core/n11945_128 ),
	.I1(\core/n11945_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_147 )
);
MUX2_LUT5 \core/n11945_s135  (
	.I0(\core/n11945_130 ),
	.I1(\core/n11945_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_149 )
);
MUX2_LUT5 \core/n11945_s136  (
	.I0(\core/n11945_132 ),
	.I1(\core/n11945_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_151 )
);
MUX2_LUT5 \core/n11945_s137  (
	.I0(\core/n11945_134 ),
	.I1(\core/n11945_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_153 )
);
MUX2_LUT5 \core/n11945_s138  (
	.I0(\core/n11945_136 ),
	.I1(\core/n11945_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_155 )
);
MUX2_LUT5 \core/n11945_s117  (
	.I0(\core/n11945_138 ),
	.I1(\core/n11945_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_157 )
);
MUX2_LUT5 \core/n11946_s131  (
	.I0(\core/n11946_122 ),
	.I1(\core/n11946_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_141 )
);
MUX2_LUT5 \core/n11946_s132  (
	.I0(\core/n11946_124 ),
	.I1(\core/n11946_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_143 )
);
MUX2_LUT5 \core/n11946_s133  (
	.I0(\core/n11946_126 ),
	.I1(\core/n11946_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_145 )
);
MUX2_LUT5 \core/n11946_s134  (
	.I0(\core/n11946_128 ),
	.I1(\core/n11946_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_147 )
);
MUX2_LUT5 \core/n11946_s135  (
	.I0(\core/n11946_130 ),
	.I1(\core/n11946_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_149 )
);
MUX2_LUT5 \core/n11946_s136  (
	.I0(\core/n11946_132 ),
	.I1(\core/n11946_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_151 )
);
MUX2_LUT5 \core/n11946_s137  (
	.I0(\core/n11946_134 ),
	.I1(\core/n11946_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_153 )
);
MUX2_LUT5 \core/n11946_s138  (
	.I0(\core/n11946_136 ),
	.I1(\core/n11946_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_155 )
);
MUX2_LUT5 \core/n11946_s117  (
	.I0(\core/n11946_138 ),
	.I1(\core/n11946_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_157 )
);
MUX2_LUT5 \core/n11947_s131  (
	.I0(\core/n11947_122 ),
	.I1(\core/n11947_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_141 )
);
MUX2_LUT5 \core/n11947_s132  (
	.I0(\core/n11947_124 ),
	.I1(\core/n11947_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_143 )
);
MUX2_LUT5 \core/n11947_s133  (
	.I0(\core/n11947_126 ),
	.I1(\core/n11947_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_145 )
);
MUX2_LUT5 \core/n11947_s134  (
	.I0(\core/n11947_128 ),
	.I1(\core/n11947_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_147 )
);
MUX2_LUT5 \core/n11947_s135  (
	.I0(\core/n11947_130 ),
	.I1(\core/n11947_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_149 )
);
MUX2_LUT5 \core/n11947_s136  (
	.I0(\core/n11947_132 ),
	.I1(\core/n11947_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_151 )
);
MUX2_LUT5 \core/n11947_s137  (
	.I0(\core/n11947_134 ),
	.I1(\core/n11947_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_153 )
);
MUX2_LUT5 \core/n11947_s138  (
	.I0(\core/n11947_136 ),
	.I1(\core/n11947_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_155 )
);
MUX2_LUT5 \core/n11947_s117  (
	.I0(\core/n11947_138 ),
	.I1(\core/n11947_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_157 )
);
MUX2_LUT5 \core/n11948_s131  (
	.I0(\core/n11948_122 ),
	.I1(\core/n11948_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_141 )
);
MUX2_LUT5 \core/n11948_s132  (
	.I0(\core/n11948_124 ),
	.I1(\core/n11948_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_143 )
);
MUX2_LUT5 \core/n11948_s133  (
	.I0(\core/n11948_126 ),
	.I1(\core/n11948_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_145 )
);
MUX2_LUT5 \core/n11948_s134  (
	.I0(\core/n11948_128 ),
	.I1(\core/n11948_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_147 )
);
MUX2_LUT5 \core/n11948_s135  (
	.I0(\core/n11948_130 ),
	.I1(\core/n11948_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_149 )
);
MUX2_LUT5 \core/n11948_s136  (
	.I0(\core/n11948_132 ),
	.I1(\core/n11948_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_151 )
);
MUX2_LUT5 \core/n11948_s137  (
	.I0(\core/n11948_134 ),
	.I1(\core/n11948_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_153 )
);
MUX2_LUT5 \core/n11948_s138  (
	.I0(\core/n11948_136 ),
	.I1(\core/n11948_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_155 )
);
MUX2_LUT5 \core/n11948_s117  (
	.I0(\core/n11948_138 ),
	.I1(\core/n11948_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_157 )
);
MUX2_LUT5 \core/n11949_s131  (
	.I0(\core/n11949_122 ),
	.I1(\core/n11949_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_141 )
);
MUX2_LUT5 \core/n11949_s132  (
	.I0(\core/n11949_124 ),
	.I1(\core/n11949_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_143 )
);
MUX2_LUT5 \core/n11949_s133  (
	.I0(\core/n11949_126 ),
	.I1(\core/n11949_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_145 )
);
MUX2_LUT5 \core/n11949_s134  (
	.I0(\core/n11949_128 ),
	.I1(\core/n11949_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_147 )
);
MUX2_LUT5 \core/n11949_s135  (
	.I0(\core/n11949_130 ),
	.I1(\core/n11949_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_149 )
);
MUX2_LUT5 \core/n11949_s136  (
	.I0(\core/n11949_132 ),
	.I1(\core/n11949_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_151 )
);
MUX2_LUT5 \core/n11949_s137  (
	.I0(\core/n11949_134 ),
	.I1(\core/n11949_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_153 )
);
MUX2_LUT5 \core/n11949_s138  (
	.I0(\core/n11949_136 ),
	.I1(\core/n11949_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_155 )
);
MUX2_LUT5 \core/n11949_s117  (
	.I0(\core/n11949_138 ),
	.I1(\core/n11949_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_157 )
);
MUX2_LUT6 \core/n11918_s127  (
	.I0(\core/n11918_141 ),
	.I1(\core/n11918_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11918_159 )
);
MUX2_LUT6 \core/n11918_s128  (
	.I0(\core/n11918_145 ),
	.I1(\core/n11918_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11918_161 )
);
MUX2_LUT6 \core/n11918_s129  (
	.I0(\core/n11918_149 ),
	.I1(\core/n11918_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11918_163 )
);
MUX2_LUT6 \core/n11918_s130  (
	.I0(\core/n11918_153 ),
	.I1(\core/n11918_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11918_165 )
);
MUX2_LUT6 \core/n11919_s127  (
	.I0(\core/n11919_141 ),
	.I1(\core/n11919_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11919_159 )
);
MUX2_LUT6 \core/n11919_s128  (
	.I0(\core/n11919_145 ),
	.I1(\core/n11919_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11919_161 )
);
MUX2_LUT6 \core/n11919_s129  (
	.I0(\core/n11919_149 ),
	.I1(\core/n11919_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11919_163 )
);
MUX2_LUT6 \core/n11919_s130  (
	.I0(\core/n11919_153 ),
	.I1(\core/n11919_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11919_165 )
);
MUX2_LUT6 \core/n11920_s127  (
	.I0(\core/n11920_141 ),
	.I1(\core/n11920_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11920_159 )
);
MUX2_LUT6 \core/n11920_s128  (
	.I0(\core/n11920_145 ),
	.I1(\core/n11920_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11920_161 )
);
MUX2_LUT6 \core/n11920_s129  (
	.I0(\core/n11920_149 ),
	.I1(\core/n11920_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11920_163 )
);
MUX2_LUT6 \core/n11920_s130  (
	.I0(\core/n11920_153 ),
	.I1(\core/n11920_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11920_165 )
);
MUX2_LUT6 \core/n11921_s127  (
	.I0(\core/n11921_141 ),
	.I1(\core/n11921_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11921_159 )
);
MUX2_LUT6 \core/n11921_s128  (
	.I0(\core/n11921_145 ),
	.I1(\core/n11921_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11921_161 )
);
MUX2_LUT6 \core/n11921_s129  (
	.I0(\core/n11921_149 ),
	.I1(\core/n11921_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11921_163 )
);
MUX2_LUT6 \core/n11921_s130  (
	.I0(\core/n11921_153 ),
	.I1(\core/n11921_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11921_165 )
);
MUX2_LUT6 \core/n11922_s127  (
	.I0(\core/n11922_141 ),
	.I1(\core/n11922_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11922_159 )
);
MUX2_LUT6 \core/n11922_s128  (
	.I0(\core/n11922_145 ),
	.I1(\core/n11922_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11922_161 )
);
MUX2_LUT6 \core/n11922_s129  (
	.I0(\core/n11922_149 ),
	.I1(\core/n11922_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11922_163 )
);
MUX2_LUT6 \core/n11922_s130  (
	.I0(\core/n11922_153 ),
	.I1(\core/n11922_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11922_165 )
);
MUX2_LUT6 \core/n11923_s127  (
	.I0(\core/n11923_141 ),
	.I1(\core/n11923_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11923_159 )
);
MUX2_LUT6 \core/n11923_s128  (
	.I0(\core/n11923_145 ),
	.I1(\core/n11923_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11923_161 )
);
MUX2_LUT6 \core/n11923_s129  (
	.I0(\core/n11923_149 ),
	.I1(\core/n11923_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11923_163 )
);
MUX2_LUT6 \core/n11923_s130  (
	.I0(\core/n11923_153 ),
	.I1(\core/n11923_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11923_165 )
);
MUX2_LUT6 \core/n11924_s127  (
	.I0(\core/n11924_141 ),
	.I1(\core/n11924_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11924_159 )
);
MUX2_LUT6 \core/n11924_s128  (
	.I0(\core/n11924_145 ),
	.I1(\core/n11924_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11924_161 )
);
MUX2_LUT6 \core/n11924_s129  (
	.I0(\core/n11924_149 ),
	.I1(\core/n11924_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11924_163 )
);
MUX2_LUT6 \core/n11924_s130  (
	.I0(\core/n11924_153 ),
	.I1(\core/n11924_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11924_165 )
);
MUX2_LUT6 \core/n11925_s127  (
	.I0(\core/n11925_141 ),
	.I1(\core/n11925_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11925_159 )
);
MUX2_LUT6 \core/n11925_s128  (
	.I0(\core/n11925_145 ),
	.I1(\core/n11925_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11925_161 )
);
MUX2_LUT6 \core/n11925_s129  (
	.I0(\core/n11925_149 ),
	.I1(\core/n11925_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11925_163 )
);
MUX2_LUT6 \core/n11925_s130  (
	.I0(\core/n11925_153 ),
	.I1(\core/n11925_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11925_165 )
);
MUX2_LUT6 \core/n11926_s127  (
	.I0(\core/n11926_141 ),
	.I1(\core/n11926_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11926_159 )
);
MUX2_LUT6 \core/n11926_s128  (
	.I0(\core/n11926_145 ),
	.I1(\core/n11926_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11926_161 )
);
MUX2_LUT6 \core/n11926_s129  (
	.I0(\core/n11926_149 ),
	.I1(\core/n11926_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11926_163 )
);
MUX2_LUT6 \core/n11926_s130  (
	.I0(\core/n11926_153 ),
	.I1(\core/n11926_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11926_165 )
);
MUX2_LUT6 \core/n11927_s127  (
	.I0(\core/n11927_141 ),
	.I1(\core/n11927_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11927_159 )
);
MUX2_LUT6 \core/n11927_s128  (
	.I0(\core/n11927_145 ),
	.I1(\core/n11927_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11927_161 )
);
MUX2_LUT6 \core/n11927_s129  (
	.I0(\core/n11927_149 ),
	.I1(\core/n11927_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11927_163 )
);
MUX2_LUT6 \core/n11927_s130  (
	.I0(\core/n11927_153 ),
	.I1(\core/n11927_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11927_165 )
);
MUX2_LUT6 \core/n11928_s127  (
	.I0(\core/n11928_141 ),
	.I1(\core/n11928_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11928_159 )
);
MUX2_LUT6 \core/n11928_s128  (
	.I0(\core/n11928_145 ),
	.I1(\core/n11928_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11928_161 )
);
MUX2_LUT6 \core/n11928_s129  (
	.I0(\core/n11928_149 ),
	.I1(\core/n11928_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11928_163 )
);
MUX2_LUT6 \core/n11928_s130  (
	.I0(\core/n11928_153 ),
	.I1(\core/n11928_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11928_165 )
);
MUX2_LUT6 \core/n11929_s127  (
	.I0(\core/n11929_141 ),
	.I1(\core/n11929_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11929_159 )
);
MUX2_LUT6 \core/n11929_s128  (
	.I0(\core/n11929_145 ),
	.I1(\core/n11929_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11929_161 )
);
MUX2_LUT6 \core/n11929_s129  (
	.I0(\core/n11929_149 ),
	.I1(\core/n11929_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11929_163 )
);
MUX2_LUT6 \core/n11929_s130  (
	.I0(\core/n11929_153 ),
	.I1(\core/n11929_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11929_165 )
);
MUX2_LUT6 \core/n11930_s127  (
	.I0(\core/n11930_141 ),
	.I1(\core/n11930_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11930_159 )
);
MUX2_LUT6 \core/n11930_s128  (
	.I0(\core/n11930_145 ),
	.I1(\core/n11930_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11930_161 )
);
MUX2_LUT6 \core/n11930_s129  (
	.I0(\core/n11930_149 ),
	.I1(\core/n11930_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11930_163 )
);
MUX2_LUT6 \core/n11930_s130  (
	.I0(\core/n11930_153 ),
	.I1(\core/n11930_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11930_165 )
);
MUX2_LUT6 \core/n11931_s127  (
	.I0(\core/n11931_141 ),
	.I1(\core/n11931_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11931_159 )
);
MUX2_LUT6 \core/n11931_s128  (
	.I0(\core/n11931_145 ),
	.I1(\core/n11931_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11931_161 )
);
MUX2_LUT6 \core/n11931_s129  (
	.I0(\core/n11931_149 ),
	.I1(\core/n11931_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11931_163 )
);
MUX2_LUT6 \core/n11931_s130  (
	.I0(\core/n11931_153 ),
	.I1(\core/n11931_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11931_165 )
);
MUX2_LUT6 \core/n11932_s127  (
	.I0(\core/n11932_141 ),
	.I1(\core/n11932_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11932_159 )
);
MUX2_LUT6 \core/n11932_s128  (
	.I0(\core/n11932_145 ),
	.I1(\core/n11932_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11932_161 )
);
MUX2_LUT6 \core/n11932_s129  (
	.I0(\core/n11932_149 ),
	.I1(\core/n11932_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11932_163 )
);
MUX2_LUT6 \core/n11932_s130  (
	.I0(\core/n11932_153 ),
	.I1(\core/n11932_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11932_165 )
);
MUX2_LUT6 \core/n11933_s127  (
	.I0(\core/n11933_141 ),
	.I1(\core/n11933_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11933_159 )
);
MUX2_LUT6 \core/n11933_s128  (
	.I0(\core/n11933_145 ),
	.I1(\core/n11933_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11933_161 )
);
MUX2_LUT6 \core/n11933_s129  (
	.I0(\core/n11933_149 ),
	.I1(\core/n11933_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11933_163 )
);
MUX2_LUT6 \core/n11933_s130  (
	.I0(\core/n11933_153 ),
	.I1(\core/n11933_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11933_165 )
);
MUX2_LUT6 \core/n11934_s127  (
	.I0(\core/n11934_141 ),
	.I1(\core/n11934_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11934_159 )
);
MUX2_LUT6 \core/n11934_s128  (
	.I0(\core/n11934_145 ),
	.I1(\core/n11934_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11934_161 )
);
MUX2_LUT6 \core/n11934_s129  (
	.I0(\core/n11934_149 ),
	.I1(\core/n11934_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11934_163 )
);
MUX2_LUT6 \core/n11934_s130  (
	.I0(\core/n11934_153 ),
	.I1(\core/n11934_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11934_165 )
);
MUX2_LUT6 \core/n11935_s127  (
	.I0(\core/n11935_141 ),
	.I1(\core/n11935_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11935_159 )
);
MUX2_LUT6 \core/n11935_s128  (
	.I0(\core/n11935_145 ),
	.I1(\core/n11935_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11935_161 )
);
MUX2_LUT6 \core/n11935_s129  (
	.I0(\core/n11935_149 ),
	.I1(\core/n11935_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11935_163 )
);
MUX2_LUT6 \core/n11935_s130  (
	.I0(\core/n11935_153 ),
	.I1(\core/n11935_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11935_165 )
);
MUX2_LUT6 \core/n11936_s127  (
	.I0(\core/n11936_141 ),
	.I1(\core/n11936_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11936_159 )
);
MUX2_LUT6 \core/n11936_s128  (
	.I0(\core/n11936_145 ),
	.I1(\core/n11936_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11936_161 )
);
MUX2_LUT6 \core/n11936_s129  (
	.I0(\core/n11936_149 ),
	.I1(\core/n11936_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11936_163 )
);
MUX2_LUT6 \core/n11936_s130  (
	.I0(\core/n11936_153 ),
	.I1(\core/n11936_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11936_165 )
);
MUX2_LUT6 \core/n11937_s127  (
	.I0(\core/n11937_141 ),
	.I1(\core/n11937_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11937_159 )
);
MUX2_LUT6 \core/n11937_s128  (
	.I0(\core/n11937_145 ),
	.I1(\core/n11937_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11937_161 )
);
MUX2_LUT6 \core/n11937_s129  (
	.I0(\core/n11937_149 ),
	.I1(\core/n11937_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11937_163 )
);
MUX2_LUT6 \core/n11937_s130  (
	.I0(\core/n11937_153 ),
	.I1(\core/n11937_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11937_165 )
);
MUX2_LUT6 \core/n11938_s127  (
	.I0(\core/n11938_141 ),
	.I1(\core/n11938_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11938_159 )
);
MUX2_LUT6 \core/n11938_s128  (
	.I0(\core/n11938_145 ),
	.I1(\core/n11938_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11938_161 )
);
MUX2_LUT6 \core/n11938_s129  (
	.I0(\core/n11938_149 ),
	.I1(\core/n11938_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11938_163 )
);
MUX2_LUT6 \core/n11938_s130  (
	.I0(\core/n11938_153 ),
	.I1(\core/n11938_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11938_165 )
);
MUX2_LUT6 \core/n11939_s127  (
	.I0(\core/n11939_141 ),
	.I1(\core/n11939_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11939_159 )
);
MUX2_LUT6 \core/n11939_s128  (
	.I0(\core/n11939_145 ),
	.I1(\core/n11939_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11939_161 )
);
MUX2_LUT6 \core/n11939_s129  (
	.I0(\core/n11939_149 ),
	.I1(\core/n11939_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11939_163 )
);
MUX2_LUT6 \core/n11939_s130  (
	.I0(\core/n11939_153 ),
	.I1(\core/n11939_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11939_165 )
);
MUX2_LUT6 \core/n11940_s127  (
	.I0(\core/n11940_141 ),
	.I1(\core/n11940_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11940_159 )
);
MUX2_LUT6 \core/n11940_s128  (
	.I0(\core/n11940_145 ),
	.I1(\core/n11940_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11940_161 )
);
MUX2_LUT6 \core/n11940_s129  (
	.I0(\core/n11940_149 ),
	.I1(\core/n11940_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11940_163 )
);
MUX2_LUT6 \core/n11940_s130  (
	.I0(\core/n11940_153 ),
	.I1(\core/n11940_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11940_165 )
);
MUX2_LUT6 \core/n11941_s127  (
	.I0(\core/n11941_141 ),
	.I1(\core/n11941_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11941_159 )
);
MUX2_LUT6 \core/n11941_s128  (
	.I0(\core/n11941_145 ),
	.I1(\core/n11941_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11941_161 )
);
MUX2_LUT6 \core/n11941_s129  (
	.I0(\core/n11941_149 ),
	.I1(\core/n11941_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11941_163 )
);
MUX2_LUT6 \core/n11941_s130  (
	.I0(\core/n11941_153 ),
	.I1(\core/n11941_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11941_165 )
);
MUX2_LUT6 \core/n11942_s127  (
	.I0(\core/n11942_141 ),
	.I1(\core/n11942_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11942_159 )
);
MUX2_LUT6 \core/n11942_s128  (
	.I0(\core/n11942_145 ),
	.I1(\core/n11942_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11942_161 )
);
MUX2_LUT6 \core/n11942_s129  (
	.I0(\core/n11942_149 ),
	.I1(\core/n11942_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11942_163 )
);
MUX2_LUT6 \core/n11942_s130  (
	.I0(\core/n11942_153 ),
	.I1(\core/n11942_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11942_165 )
);
MUX2_LUT6 \core/n11943_s127  (
	.I0(\core/n11943_141 ),
	.I1(\core/n11943_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11943_159 )
);
MUX2_LUT6 \core/n11943_s128  (
	.I0(\core/n11943_145 ),
	.I1(\core/n11943_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11943_161 )
);
MUX2_LUT6 \core/n11943_s129  (
	.I0(\core/n11943_149 ),
	.I1(\core/n11943_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11943_163 )
);
MUX2_LUT6 \core/n11943_s130  (
	.I0(\core/n11943_153 ),
	.I1(\core/n11943_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11943_165 )
);
MUX2_LUT6 \core/n11944_s127  (
	.I0(\core/n11944_141 ),
	.I1(\core/n11944_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11944_159 )
);
MUX2_LUT6 \core/n11944_s128  (
	.I0(\core/n11944_145 ),
	.I1(\core/n11944_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11944_161 )
);
MUX2_LUT6 \core/n11944_s129  (
	.I0(\core/n11944_149 ),
	.I1(\core/n11944_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11944_163 )
);
MUX2_LUT6 \core/n11944_s130  (
	.I0(\core/n11944_153 ),
	.I1(\core/n11944_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11944_165 )
);
MUX2_LUT6 \core/n11945_s127  (
	.I0(\core/n11945_141 ),
	.I1(\core/n11945_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11945_159 )
);
MUX2_LUT6 \core/n11945_s128  (
	.I0(\core/n11945_145 ),
	.I1(\core/n11945_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11945_161 )
);
MUX2_LUT6 \core/n11945_s129  (
	.I0(\core/n11945_149 ),
	.I1(\core/n11945_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11945_163 )
);
MUX2_LUT6 \core/n11945_s130  (
	.I0(\core/n11945_153 ),
	.I1(\core/n11945_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11945_165 )
);
MUX2_LUT6 \core/n11946_s127  (
	.I0(\core/n11946_141 ),
	.I1(\core/n11946_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11946_159 )
);
MUX2_LUT6 \core/n11946_s128  (
	.I0(\core/n11946_145 ),
	.I1(\core/n11946_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11946_161 )
);
MUX2_LUT6 \core/n11946_s129  (
	.I0(\core/n11946_149 ),
	.I1(\core/n11946_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11946_163 )
);
MUX2_LUT6 \core/n11946_s130  (
	.I0(\core/n11946_153 ),
	.I1(\core/n11946_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11946_165 )
);
MUX2_LUT6 \core/n11947_s127  (
	.I0(\core/n11947_141 ),
	.I1(\core/n11947_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11947_159 )
);
MUX2_LUT6 \core/n11947_s128  (
	.I0(\core/n11947_145 ),
	.I1(\core/n11947_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11947_161 )
);
MUX2_LUT6 \core/n11947_s129  (
	.I0(\core/n11947_149 ),
	.I1(\core/n11947_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11947_163 )
);
MUX2_LUT6 \core/n11947_s130  (
	.I0(\core/n11947_153 ),
	.I1(\core/n11947_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11947_165 )
);
MUX2_LUT6 \core/n11948_s127  (
	.I0(\core/n11948_141 ),
	.I1(\core/n11948_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11948_159 )
);
MUX2_LUT6 \core/n11948_s128  (
	.I0(\core/n11948_145 ),
	.I1(\core/n11948_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11948_161 )
);
MUX2_LUT6 \core/n11948_s129  (
	.I0(\core/n11948_149 ),
	.I1(\core/n11948_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11948_163 )
);
MUX2_LUT6 \core/n11948_s130  (
	.I0(\core/n11948_153 ),
	.I1(\core/n11948_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11948_165 )
);
MUX2_LUT6 \core/n11949_s127  (
	.I0(\core/n11949_141 ),
	.I1(\core/n11949_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11949_159 )
);
MUX2_LUT6 \core/n11949_s128  (
	.I0(\core/n11949_145 ),
	.I1(\core/n11949_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11949_161 )
);
MUX2_LUT6 \core/n11949_s129  (
	.I0(\core/n11949_149 ),
	.I1(\core/n11949_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11949_163 )
);
MUX2_LUT6 \core/n11949_s130  (
	.I0(\core/n11949_153 ),
	.I1(\core/n11949_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11949_165 )
);
MUX2_LUT7 \core/n11918_s125  (
	.I0(\core/n11918_159 ),
	.I1(\core/n11918_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11918_167 )
);
MUX2_LUT7 \core/n11918_s126  (
	.I0(\core/n11918_163 ),
	.I1(\core/n11918_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11918_169 )
);
MUX2_LUT7 \core/n11919_s125  (
	.I0(\core/n11919_159 ),
	.I1(\core/n11919_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11919_167 )
);
MUX2_LUT7 \core/n11919_s126  (
	.I0(\core/n11919_163 ),
	.I1(\core/n11919_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11919_169 )
);
MUX2_LUT7 \core/n11920_s125  (
	.I0(\core/n11920_159 ),
	.I1(\core/n11920_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11920_167 )
);
MUX2_LUT7 \core/n11920_s126  (
	.I0(\core/n11920_163 ),
	.I1(\core/n11920_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11920_169 )
);
MUX2_LUT7 \core/n11921_s125  (
	.I0(\core/n11921_159 ),
	.I1(\core/n11921_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11921_167 )
);
MUX2_LUT7 \core/n11921_s126  (
	.I0(\core/n11921_163 ),
	.I1(\core/n11921_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11921_169 )
);
MUX2_LUT7 \core/n11922_s125  (
	.I0(\core/n11922_159 ),
	.I1(\core/n11922_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11922_167 )
);
MUX2_LUT7 \core/n11922_s126  (
	.I0(\core/n11922_163 ),
	.I1(\core/n11922_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11922_169 )
);
MUX2_LUT7 \core/n11923_s125  (
	.I0(\core/n11923_159 ),
	.I1(\core/n11923_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11923_167 )
);
MUX2_LUT7 \core/n11923_s126  (
	.I0(\core/n11923_163 ),
	.I1(\core/n11923_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11923_169 )
);
MUX2_LUT7 \core/n11924_s125  (
	.I0(\core/n11924_159 ),
	.I1(\core/n11924_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11924_167 )
);
MUX2_LUT7 \core/n11924_s126  (
	.I0(\core/n11924_163 ),
	.I1(\core/n11924_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11924_169 )
);
MUX2_LUT7 \core/n11925_s125  (
	.I0(\core/n11925_159 ),
	.I1(\core/n11925_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11925_167 )
);
MUX2_LUT7 \core/n11925_s126  (
	.I0(\core/n11925_163 ),
	.I1(\core/n11925_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11925_169 )
);
MUX2_LUT7 \core/n11926_s125  (
	.I0(\core/n11926_159 ),
	.I1(\core/n11926_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11926_167 )
);
MUX2_LUT7 \core/n11926_s126  (
	.I0(\core/n11926_163 ),
	.I1(\core/n11926_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11926_169 )
);
MUX2_LUT7 \core/n11927_s125  (
	.I0(\core/n11927_159 ),
	.I1(\core/n11927_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11927_167 )
);
MUX2_LUT7 \core/n11927_s126  (
	.I0(\core/n11927_163 ),
	.I1(\core/n11927_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11927_169 )
);
MUX2_LUT7 \core/n11928_s125  (
	.I0(\core/n11928_159 ),
	.I1(\core/n11928_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11928_167 )
);
MUX2_LUT7 \core/n11928_s126  (
	.I0(\core/n11928_163 ),
	.I1(\core/n11928_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11928_169 )
);
MUX2_LUT7 \core/n11929_s125  (
	.I0(\core/n11929_159 ),
	.I1(\core/n11929_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11929_167 )
);
MUX2_LUT7 \core/n11929_s126  (
	.I0(\core/n11929_163 ),
	.I1(\core/n11929_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11929_169 )
);
MUX2_LUT7 \core/n11930_s125  (
	.I0(\core/n11930_159 ),
	.I1(\core/n11930_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11930_167 )
);
MUX2_LUT7 \core/n11930_s126  (
	.I0(\core/n11930_163 ),
	.I1(\core/n11930_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11930_169 )
);
MUX2_LUT7 \core/n11931_s125  (
	.I0(\core/n11931_159 ),
	.I1(\core/n11931_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11931_167 )
);
MUX2_LUT7 \core/n11931_s126  (
	.I0(\core/n11931_163 ),
	.I1(\core/n11931_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11931_169 )
);
MUX2_LUT7 \core/n11932_s125  (
	.I0(\core/n11932_159 ),
	.I1(\core/n11932_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11932_167 )
);
MUX2_LUT7 \core/n11932_s126  (
	.I0(\core/n11932_163 ),
	.I1(\core/n11932_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11932_169 )
);
MUX2_LUT7 \core/n11933_s125  (
	.I0(\core/n11933_159 ),
	.I1(\core/n11933_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11933_167 )
);
MUX2_LUT7 \core/n11933_s126  (
	.I0(\core/n11933_163 ),
	.I1(\core/n11933_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11933_169 )
);
MUX2_LUT7 \core/n11934_s125  (
	.I0(\core/n11934_159 ),
	.I1(\core/n11934_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11934_167 )
);
MUX2_LUT7 \core/n11934_s126  (
	.I0(\core/n11934_163 ),
	.I1(\core/n11934_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11934_169 )
);
MUX2_LUT7 \core/n11935_s125  (
	.I0(\core/n11935_159 ),
	.I1(\core/n11935_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11935_167 )
);
MUX2_LUT7 \core/n11935_s126  (
	.I0(\core/n11935_163 ),
	.I1(\core/n11935_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11935_169 )
);
MUX2_LUT7 \core/n11936_s125  (
	.I0(\core/n11936_159 ),
	.I1(\core/n11936_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11936_167 )
);
MUX2_LUT7 \core/n11936_s126  (
	.I0(\core/n11936_163 ),
	.I1(\core/n11936_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11936_169 )
);
MUX2_LUT7 \core/n11937_s125  (
	.I0(\core/n11937_159 ),
	.I1(\core/n11937_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11937_167 )
);
MUX2_LUT7 \core/n11937_s126  (
	.I0(\core/n11937_163 ),
	.I1(\core/n11937_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11937_169 )
);
MUX2_LUT7 \core/n11938_s125  (
	.I0(\core/n11938_159 ),
	.I1(\core/n11938_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11938_167 )
);
MUX2_LUT7 \core/n11938_s126  (
	.I0(\core/n11938_163 ),
	.I1(\core/n11938_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11938_169 )
);
MUX2_LUT7 \core/n11939_s125  (
	.I0(\core/n11939_159 ),
	.I1(\core/n11939_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11939_167 )
);
MUX2_LUT7 \core/n11939_s126  (
	.I0(\core/n11939_163 ),
	.I1(\core/n11939_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11939_169 )
);
MUX2_LUT7 \core/n11940_s125  (
	.I0(\core/n11940_159 ),
	.I1(\core/n11940_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11940_167 )
);
MUX2_LUT7 \core/n11940_s126  (
	.I0(\core/n11940_163 ),
	.I1(\core/n11940_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11940_169 )
);
MUX2_LUT7 \core/n11941_s125  (
	.I0(\core/n11941_159 ),
	.I1(\core/n11941_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11941_167 )
);
MUX2_LUT7 \core/n11941_s126  (
	.I0(\core/n11941_163 ),
	.I1(\core/n11941_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11941_169 )
);
MUX2_LUT7 \core/n11942_s125  (
	.I0(\core/n11942_159 ),
	.I1(\core/n11942_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11942_167 )
);
MUX2_LUT7 \core/n11942_s126  (
	.I0(\core/n11942_163 ),
	.I1(\core/n11942_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11942_169 )
);
MUX2_LUT7 \core/n11943_s125  (
	.I0(\core/n11943_159 ),
	.I1(\core/n11943_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11943_167 )
);
MUX2_LUT7 \core/n11943_s126  (
	.I0(\core/n11943_163 ),
	.I1(\core/n11943_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11943_169 )
);
MUX2_LUT7 \core/n11944_s125  (
	.I0(\core/n11944_159 ),
	.I1(\core/n11944_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11944_167 )
);
MUX2_LUT7 \core/n11944_s126  (
	.I0(\core/n11944_163 ),
	.I1(\core/n11944_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11944_169 )
);
MUX2_LUT7 \core/n11945_s125  (
	.I0(\core/n11945_159 ),
	.I1(\core/n11945_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11945_167 )
);
MUX2_LUT7 \core/n11945_s126  (
	.I0(\core/n11945_163 ),
	.I1(\core/n11945_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11945_169 )
);
MUX2_LUT7 \core/n11946_s125  (
	.I0(\core/n11946_159 ),
	.I1(\core/n11946_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11946_167 )
);
MUX2_LUT7 \core/n11946_s126  (
	.I0(\core/n11946_163 ),
	.I1(\core/n11946_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11946_169 )
);
MUX2_LUT7 \core/n11947_s125  (
	.I0(\core/n11947_159 ),
	.I1(\core/n11947_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11947_167 )
);
MUX2_LUT7 \core/n11947_s126  (
	.I0(\core/n11947_163 ),
	.I1(\core/n11947_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11947_169 )
);
MUX2_LUT7 \core/n11948_s125  (
	.I0(\core/n11948_159 ),
	.I1(\core/n11948_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11948_167 )
);
MUX2_LUT7 \core/n11948_s126  (
	.I0(\core/n11948_163 ),
	.I1(\core/n11948_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11948_169 )
);
MUX2_LUT7 \core/n11949_s125  (
	.I0(\core/n11949_159 ),
	.I1(\core/n11949_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11949_167 )
);
MUX2_LUT7 \core/n11949_s126  (
	.I0(\core/n11949_163 ),
	.I1(\core/n11949_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11949_169 )
);
MUX2_LUT8 \core/n11918_s124  (
	.I0(\core/n11918_167 ),
	.I1(\core/n11918_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11918_171 )
);
MUX2_LUT8 \core/n11919_s124  (
	.I0(\core/n11919_167 ),
	.I1(\core/n11919_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11919_171 )
);
MUX2_LUT8 \core/n11920_s124  (
	.I0(\core/n11920_167 ),
	.I1(\core/n11920_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11920_171 )
);
MUX2_LUT8 \core/n11921_s124  (
	.I0(\core/n11921_167 ),
	.I1(\core/n11921_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11921_171 )
);
MUX2_LUT8 \core/n11922_s124  (
	.I0(\core/n11922_167 ),
	.I1(\core/n11922_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11922_171 )
);
MUX2_LUT8 \core/n11923_s124  (
	.I0(\core/n11923_167 ),
	.I1(\core/n11923_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11923_171 )
);
MUX2_LUT8 \core/n11924_s124  (
	.I0(\core/n11924_167 ),
	.I1(\core/n11924_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11924_171 )
);
MUX2_LUT8 \core/n11925_s124  (
	.I0(\core/n11925_167 ),
	.I1(\core/n11925_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11925_171 )
);
MUX2_LUT8 \core/n11926_s124  (
	.I0(\core/n11926_167 ),
	.I1(\core/n11926_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11926_171 )
);
MUX2_LUT8 \core/n11927_s124  (
	.I0(\core/n11927_167 ),
	.I1(\core/n11927_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11927_171 )
);
MUX2_LUT8 \core/n11928_s124  (
	.I0(\core/n11928_167 ),
	.I1(\core/n11928_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11928_171 )
);
MUX2_LUT8 \core/n11929_s124  (
	.I0(\core/n11929_167 ),
	.I1(\core/n11929_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11929_171 )
);
MUX2_LUT8 \core/n11930_s124  (
	.I0(\core/n11930_167 ),
	.I1(\core/n11930_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11930_171 )
);
MUX2_LUT8 \core/n11931_s124  (
	.I0(\core/n11931_167 ),
	.I1(\core/n11931_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11931_171 )
);
MUX2_LUT8 \core/n11932_s124  (
	.I0(\core/n11932_167 ),
	.I1(\core/n11932_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11932_171 )
);
MUX2_LUT8 \core/n11933_s124  (
	.I0(\core/n11933_167 ),
	.I1(\core/n11933_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11933_171 )
);
MUX2_LUT8 \core/n11934_s124  (
	.I0(\core/n11934_167 ),
	.I1(\core/n11934_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11934_171 )
);
MUX2_LUT8 \core/n11935_s124  (
	.I0(\core/n11935_167 ),
	.I1(\core/n11935_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11935_171 )
);
MUX2_LUT8 \core/n11936_s124  (
	.I0(\core/n11936_167 ),
	.I1(\core/n11936_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11936_171 )
);
MUX2_LUT8 \core/n11937_s124  (
	.I0(\core/n11937_167 ),
	.I1(\core/n11937_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11937_171 )
);
MUX2_LUT8 \core/n11938_s124  (
	.I0(\core/n11938_167 ),
	.I1(\core/n11938_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11938_171 )
);
MUX2_LUT8 \core/n11939_s124  (
	.I0(\core/n11939_167 ),
	.I1(\core/n11939_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11939_171 )
);
MUX2_LUT8 \core/n11940_s124  (
	.I0(\core/n11940_167 ),
	.I1(\core/n11940_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11940_171 )
);
MUX2_LUT8 \core/n11941_s124  (
	.I0(\core/n11941_167 ),
	.I1(\core/n11941_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11941_171 )
);
MUX2_LUT8 \core/n11942_s124  (
	.I0(\core/n11942_167 ),
	.I1(\core/n11942_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11942_171 )
);
MUX2_LUT8 \core/n11943_s124  (
	.I0(\core/n11943_167 ),
	.I1(\core/n11943_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11943_171 )
);
MUX2_LUT8 \core/n11944_s124  (
	.I0(\core/n11944_167 ),
	.I1(\core/n11944_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11944_171 )
);
MUX2_LUT8 \core/n11945_s124  (
	.I0(\core/n11945_167 ),
	.I1(\core/n11945_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11945_171 )
);
MUX2_LUT8 \core/n11946_s124  (
	.I0(\core/n11946_167 ),
	.I1(\core/n11946_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11946_171 )
);
MUX2_LUT8 \core/n11947_s124  (
	.I0(\core/n11947_167 ),
	.I1(\core/n11947_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11947_171 )
);
MUX2_LUT8 \core/n11948_s124  (
	.I0(\core/n11948_167 ),
	.I1(\core/n11948_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11948_171 )
);
MUX2_LUT8 \core/n11949_s124  (
	.I0(\core/n11949_167 ),
	.I1(\core/n11949_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11949_171 )
);
INV \core/clear_prefetched_high_word_q_s3  (
	.I(\core/prefetched_high_word ),
	.O(\core/clear_prefetched_high_word_q_7 )
);
INV \core/mem_la_firstword_reg_s3  (
	.I(\core/last_mem_valid ),
	.O(\core/mem_la_firstword_reg_7 )
);
INV \core/instr_sub_3_s1  (
	.I(\core/instr_sub ),
	.O(\core/instr_sub_3_3 )
);
INV \core/n12167_s2  (
	.I(\core/csr_cycle [0]),
	.O(\core/n12167_5 )
);
INV \core/n12905_s2  (
	.I(\core/csr_instret [0]),
	.O(\core/n12905_5 )
);
LUT4 \core/pcpi_mul/instr_any_mulh_s0  (
	.I0(\core/pcpi_insn [13]),
	.I1(\core/pcpi_insn [12]),
	.I2(\core/pcpi_insn [14]),
	.I3(\core/instr_any_mulh_4 ),
	.F(\core/pcpi_mul/instr_any_mulh )
);
defparam \core/pcpi_mul/instr_any_mulh_s0 .INIT=16'h0E00;
LUT4 \core/pcpi_mul/n299_s0  (
	.I0(\core/pcpi_insn [14]),
	.I1(\core/pcpi_mul_ready ),
	.I2(\core/pcpi_mul/active [0]),
	.I3(\core/instr_any_mulh_4 ),
	.F(\core/pcpi_mul/n299_3 )
);
defparam \core/pcpi_mul/n299_s0 .INIT=16'h0100;
LUT3 \core/pcpi_mul/n300_s1  (
	.I0(\core/pcpi_insn [12]),
	.I1(\core/pcpi_insn [13]),
	.I2(\core/pcpi_mul/n299_3 ),
	.F(\core/pcpi_mul/n300_4 )
);
defparam \core/pcpi_mul/n300_s1 .INIT=8'h90;
LUT3 \core/pcpi_mul/n301_s1  (
	.I0(\core/pcpi_insn [13]),
	.I1(\core/pcpi_insn [12]),
	.I2(\core/pcpi_mul/n299_3 ),
	.F(\core/pcpi_mul/n301_4 )
);
defparam \core/pcpi_mul/n301_s1 .INIT=8'hB0;
LUT4 \core/pcpi_mul/instr_any_mulh_s1  (
	.I0(\core/pcpi_insn [0]),
	.I1(\core/pcpi_insn [1]),
	.I2(\core/pcpi_mul/instr_any_mulh_5 ),
	.I3(\core/pcpi_mul/instr_any_mulh_6 ),
	.F(\core/instr_any_mulh_4 )
);
defparam \core/pcpi_mul/instr_any_mulh_s1 .INIT=16'h8000;
LUT4 \core/pcpi_mul/instr_any_mulh_s2  (
	.I0(\core/pcpi_insn [2]),
	.I1(\core/pcpi_insn [3]),
	.I2(\core/pcpi_insn [4]),
	.I3(\core/pcpi_insn [5]),
	.F(\core/pcpi_mul/instr_any_mulh_5 )
);
defparam \core/pcpi_mul/instr_any_mulh_s2 .INIT=16'h1000;
LUT4 \core/pcpi_mul/instr_any_mulh_s3  (
	.I0(n519_5),
	.I1(\core/pcpi_valid ),
	.I2(\core/pcpi_mul/instr_any_mulh_7 ),
	.I3(\core/pcpi_mul/instr_any_mulh_8 ),
	.F(\core/pcpi_mul/instr_any_mulh_6 )
);
defparam \core/pcpi_mul/instr_any_mulh_s3 .INIT=16'h4000;
LUT4 \core/pcpi_mul/instr_any_mulh_s4  (
	.I0(\core/pcpi_insn [28]),
	.I1(\core/pcpi_insn [29]),
	.I2(\core/pcpi_insn [30]),
	.I3(\core/pcpi_insn [31]),
	.F(\core/pcpi_mul/instr_any_mulh_7 )
);
defparam \core/pcpi_mul/instr_any_mulh_s4 .INIT=16'h0001;
LUT4 \core/pcpi_mul/instr_any_mulh_s5  (
	.I0(\core/pcpi_insn [6]),
	.I1(\core/pcpi_insn [26]),
	.I2(\core/pcpi_insn [27]),
	.I3(\core/pcpi_insn [25]),
	.F(\core/pcpi_mul/instr_any_mulh_8 )
);
defparam \core/pcpi_mul/instr_any_mulh_s5 .INIT=16'h0100;
DFFRE \core/pcpi_mul/rs1_32_s0  (
	.D(\core/reg_op1 [31]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.RESET(\core/pcpi_mul/n300_4 ),
	.Q(\core/pcpi_mul/rs1 [32])
);
defparam \core/pcpi_mul/rs1_32_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_31_s0  (
	.D(\core/reg_op1 [31]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [31])
);
defparam \core/pcpi_mul/rs1_31_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_30_s0  (
	.D(\core/reg_op1 [30]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [30])
);
defparam \core/pcpi_mul/rs1_30_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_29_s0  (
	.D(\core/reg_op1 [29]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [29])
);
defparam \core/pcpi_mul/rs1_29_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_28_s0  (
	.D(\core/reg_op1 [28]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [28])
);
defparam \core/pcpi_mul/rs1_28_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_27_s0  (
	.D(\core/reg_op1 [27]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [27])
);
defparam \core/pcpi_mul/rs1_27_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_26_s0  (
	.D(\core/reg_op1 [26]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [26])
);
defparam \core/pcpi_mul/rs1_26_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_25_s0  (
	.D(\core/reg_op1 [25]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [25])
);
defparam \core/pcpi_mul/rs1_25_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_24_s0  (
	.D(\core/reg_op1 [24]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [24])
);
defparam \core/pcpi_mul/rs1_24_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_23_s0  (
	.D(\core/reg_op1 [23]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [23])
);
defparam \core/pcpi_mul/rs1_23_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_22_s0  (
	.D(\core/reg_op1 [22]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [22])
);
defparam \core/pcpi_mul/rs1_22_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_21_s0  (
	.D(\core/reg_op1 [21]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [21])
);
defparam \core/pcpi_mul/rs1_21_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_20_s0  (
	.D(\core/reg_op1 [20]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [20])
);
defparam \core/pcpi_mul/rs1_20_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_19_s0  (
	.D(\core/reg_op1 [19]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [19])
);
defparam \core/pcpi_mul/rs1_19_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_18_s0  (
	.D(\core/reg_op1 [18]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [18])
);
defparam \core/pcpi_mul/rs1_18_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_17_s0  (
	.D(\core/reg_op1 [17]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [17])
);
defparam \core/pcpi_mul/rs1_17_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_16_s0  (
	.D(\core/reg_op1 [16]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [16])
);
defparam \core/pcpi_mul/rs1_16_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_15_s0  (
	.D(\core/reg_op1 [15]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [15])
);
defparam \core/pcpi_mul/rs1_15_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_14_s0  (
	.D(\core/reg_op1 [14]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [14])
);
defparam \core/pcpi_mul/rs1_14_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_13_s0  (
	.D(\core/reg_op1 [13]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [13])
);
defparam \core/pcpi_mul/rs1_13_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_12_s0  (
	.D(\core/reg_op1 [12]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [12])
);
defparam \core/pcpi_mul/rs1_12_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_11_s0  (
	.D(\core/reg_op1 [11]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [11])
);
defparam \core/pcpi_mul/rs1_11_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_10_s0  (
	.D(\core/reg_op1 [10]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [10])
);
defparam \core/pcpi_mul/rs1_10_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_9_s0  (
	.D(\core/reg_op1 [9]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [9])
);
defparam \core/pcpi_mul/rs1_9_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_8_s0  (
	.D(\core/reg_op1 [8]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [8])
);
defparam \core/pcpi_mul/rs1_8_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_7_s0  (
	.D(\core/reg_op1 [7]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [7])
);
defparam \core/pcpi_mul/rs1_7_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_6_s0  (
	.D(\core/reg_op1 [6]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [6])
);
defparam \core/pcpi_mul/rs1_6_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_5_s0  (
	.D(\core/reg_op1 [5]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [5])
);
defparam \core/pcpi_mul/rs1_5_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_4_s0  (
	.D(\core/reg_op1 [4]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [4])
);
defparam \core/pcpi_mul/rs1_4_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_3_s0  (
	.D(\core/reg_op1 [3]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [3])
);
defparam \core/pcpi_mul/rs1_3_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_2_s0  (
	.D(\core/reg_op1 [2]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [2])
);
defparam \core/pcpi_mul/rs1_2_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_1_s0  (
	.D(\core/reg_op1 [1]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [1])
);
defparam \core/pcpi_mul/rs1_1_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_0_s0  (
	.D(\core/reg_op1 [0]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [0])
);
defparam \core/pcpi_mul/rs1_0_s0 .INIT=1'b0;
DFFRE \core/pcpi_mul/rs2_32_s0  (
	.D(\core/reg_op2 [31]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.RESET(\core/pcpi_mul/n301_4 ),
	.Q(\core/pcpi_mul/rs2 [32])
);
defparam \core/pcpi_mul/rs2_32_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_31_s0  (
	.D(\core/reg_op2 [31]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [31])
);
defparam \core/pcpi_mul/rs2_31_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_30_s0  (
	.D(\core/reg_op2 [30]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [30])
);
defparam \core/pcpi_mul/rs2_30_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_29_s0  (
	.D(\core/reg_op2 [29]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [29])
);
defparam \core/pcpi_mul/rs2_29_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_28_s0  (
	.D(\core/reg_op2 [28]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [28])
);
defparam \core/pcpi_mul/rs2_28_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_27_s0  (
	.D(\core/reg_op2 [27]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [27])
);
defparam \core/pcpi_mul/rs2_27_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_26_s0  (
	.D(\core/reg_op2 [26]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [26])
);
defparam \core/pcpi_mul/rs2_26_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_25_s0  (
	.D(\core/reg_op2 [25]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [25])
);
defparam \core/pcpi_mul/rs2_25_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_24_s0  (
	.D(\core/reg_op2 [24]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [24])
);
defparam \core/pcpi_mul/rs2_24_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_23_s0  (
	.D(\core/reg_op2 [23]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [23])
);
defparam \core/pcpi_mul/rs2_23_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_22_s0  (
	.D(\core/reg_op2 [22]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [22])
);
defparam \core/pcpi_mul/rs2_22_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_21_s0  (
	.D(\core/reg_op2 [21]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [21])
);
defparam \core/pcpi_mul/rs2_21_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_20_s0  (
	.D(\core/reg_op2 [20]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [20])
);
defparam \core/pcpi_mul/rs2_20_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_19_s0  (
	.D(\core/reg_op2 [19]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [19])
);
defparam \core/pcpi_mul/rs2_19_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_18_s0  (
	.D(\core/reg_op2 [18]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [18])
);
defparam \core/pcpi_mul/rs2_18_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_17_s0  (
	.D(\core/reg_op2 [17]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [17])
);
defparam \core/pcpi_mul/rs2_17_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_16_s0  (
	.D(\core/reg_op2 [16]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [16])
);
defparam \core/pcpi_mul/rs2_16_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_15_s0  (
	.D(\core/reg_op2 [15]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [15])
);
defparam \core/pcpi_mul/rs2_15_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_14_s0  (
	.D(\core/reg_op2 [14]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [14])
);
defparam \core/pcpi_mul/rs2_14_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_13_s0  (
	.D(\core/reg_op2 [13]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [13])
);
defparam \core/pcpi_mul/rs2_13_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_12_s0  (
	.D(\core/reg_op2 [12]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [12])
);
defparam \core/pcpi_mul/rs2_12_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_11_s0  (
	.D(\core/reg_op2 [11]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [11])
);
defparam \core/pcpi_mul/rs2_11_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_10_s0  (
	.D(\core/reg_op2 [10]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [10])
);
defparam \core/pcpi_mul/rs2_10_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_9_s0  (
	.D(\core/reg_op2 [9]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [9])
);
defparam \core/pcpi_mul/rs2_9_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_8_s0  (
	.D(\core/reg_op2 [8]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [8])
);
defparam \core/pcpi_mul/rs2_8_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_7_s0  (
	.D(\core/reg_op2 [7]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [7])
);
defparam \core/pcpi_mul/rs2_7_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_6_s0  (
	.D(\core/reg_op2 [6]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [6])
);
defparam \core/pcpi_mul/rs2_6_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_5_s0  (
	.D(\core/reg_op2 [5]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [5])
);
defparam \core/pcpi_mul/rs2_5_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_4_s0  (
	.D(\core/reg_op2 [4]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [4])
);
defparam \core/pcpi_mul/rs2_4_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_3_s0  (
	.D(\core/reg_op2 [3]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [3])
);
defparam \core/pcpi_mul/rs2_3_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_2_s0  (
	.D(\core/reg_op2 [2]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [2])
);
defparam \core/pcpi_mul/rs2_2_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_1_s0  (
	.D(\core/reg_op2 [1]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [1])
);
defparam \core/pcpi_mul/rs2_1_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_0_s0  (
	.D(\core/reg_op2 [0]),
	.CLK(clk_in),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [0])
);
defparam \core/pcpi_mul/rs2_0_s0 .INIT=1'b0;
DFFR \core/pcpi_mul/active_1_s0  (
	.D(\core/pcpi_mul/active [0]),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/pcpi_mul_ready )
);
defparam \core/pcpi_mul/active_1_s0 .INIT=1'b0;
DFFR \core/pcpi_mul/active_0_s0  (
	.D(\core/pcpi_mul/n299_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/pcpi_mul/active [0])
);
defparam \core/pcpi_mul/active_0_s0 .INIT=1'b0;
DFF \core/pcpi_mul/shift_out_s0  (
	.D(\core/pcpi_mul/instr_any_mulh ),
	.CLK(clk_in),
	.Q(\core/shift_out )
);
defparam \core/pcpi_mul/shift_out_s0 .INIT=1'b0;
MULT36X36 \core/pcpi_mul/mult_35_s2  (
	.ASIGN(VCC),
	.BSIGN(VCC),
	.CE(VCC),
	.CLK(clk_in),
	.RESET(GND),
	.A({\core/pcpi_mul/rs1 [32], \core/pcpi_mul/rs1 [32], \core/pcpi_mul/rs1 [32], \core/pcpi_mul/rs1 [32:0]}),
	.B({\core/pcpi_mul/rs2 [32], \core/pcpi_mul/rs2 [32], \core/pcpi_mul/rs2 [32], \core/pcpi_mul/rs2 [32:0]}),
	.DOUT({\core/pcpi_mul/DOUT [71:64], \core/rd [63:0]})
);
defparam \core/pcpi_mul/mult_35_s2 .AREG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .BREG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .OUT0_REG=1'b1;
defparam \core/pcpi_mul/mult_35_s2 .PIPE_REG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .ASIGN_REG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .BSIGN_REG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .MULT_RESET_MODE="SYNC";
LUT3 \core/pcpi_div/n33_s0  (
	.I0(\core/pcpi_insn [12]),
	.I1(\core/pcpi_insn [13]),
	.I2(\core/pcpi_insn [14]),
	.F(\core/pcpi_div/n33_3 )
);
defparam \core/pcpi_div/n33_s0 .INIT=8'h10;
LUT3 \core/pcpi_div/n34_s0  (
	.I0(\core/pcpi_insn [13]),
	.I1(\core/pcpi_insn [12]),
	.I2(\core/pcpi_insn [14]),
	.F(\core/pcpi_div/n34_3 )
);
defparam \core/pcpi_div/n34_s0 .INIT=8'h40;
LUT3 \core/pcpi_div/n35_s0  (
	.I0(\core/pcpi_insn [12]),
	.I1(\core/pcpi_insn [13]),
	.I2(\core/pcpi_insn [14]),
	.F(\core/pcpi_div/n35_3 )
);
defparam \core/pcpi_div/n35_s0 .INIT=8'h40;
LUT3 \core/pcpi_div/n36_s0  (
	.I0(\core/pcpi_insn [12]),
	.I1(\core/pcpi_insn [13]),
	.I2(\core/pcpi_insn [14]),
	.F(\core/pcpi_div/n36_3 )
);
defparam \core/pcpi_div/n36_s0 .INIT=8'h80;
LUT4 \core/pcpi_div/n316_s0  (
	.I0(\core/reg_op2 [31]),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/n316_4 ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n316_3 )
);
defparam \core/pcpi_div/n316_s0 .INIT=16'h0F88;
LUT4 \core/pcpi_div/n318_s0  (
	.I0(\core/pcpi_div/n318_4 ),
	.I1(\core/pcpi_div/n318_5 ),
	.I2(\core/pcpi_div/n318_6 ),
	.I3(\core/pcpi_div/n318_7 ),
	.F(\core/pcpi_div/n318_3 )
);
defparam \core/pcpi_div/n318_s0 .INIT=16'h8000;
LUT4 \core/pcpi_div/n515_s0  (
	.I0(\core/pcpi_div/n515_4 ),
	.I1(\core/pcpi_div/n515_5 ),
	.I2(\core/pcpi_div/quotient [30]),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n515_3 )
);
defparam \core/pcpi_div/n515_s0 .INIT=16'h55C3;
LUT4 \core/pcpi_div/n517_s0  (
	.I0(\core/pcpi_div/n517_10 ),
	.I1(\core/pcpi_div/n517_5 ),
	.I2(\core/pcpi_div/dividend [28]),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n517_3 )
);
defparam \core/pcpi_div/n517_s0 .INIT=16'hC3AA;
LUT4 \core/pcpi_div/n518_s0  (
	.I0(\core/pcpi_div/n518_4 ),
	.I1(\core/pcpi_div/n518_5 ),
	.I2(\core/pcpi_div/quotient [27]),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n518_3 )
);
defparam \core/pcpi_div/n518_s0 .INIT=16'hAAC3;
LUT4 \core/pcpi_div/n520_s0  (
	.I0(\core/pcpi_div/n520_7 ),
	.I1(\core/pcpi_div/n520_5 ),
	.I2(\core/pcpi_div/dividend [25]),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n520_3 )
);
defparam \core/pcpi_div/n520_s0 .INIT=16'hC3AA;
LUT4 \core/pcpi_div/n521_s0  (
	.I0(\core/pcpi_div/n521_4 ),
	.I1(\core/pcpi_div/dividend [24]),
	.I2(\core/pcpi_div/n521_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n521_3 )
);
defparam \core/pcpi_div/n521_s0 .INIT=16'h3C55;
LUT4 \core/pcpi_div/n522_s0  (
	.I0(\core/pcpi_div/n522_4 ),
	.I1(\core/pcpi_div/quotient [23]),
	.I2(\core/pcpi_div/n522_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n522_3 )
);
defparam \core/pcpi_div/n522_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n523_s0  (
	.I0(\core/pcpi_div/quotient [22]),
	.I1(\core/pcpi_div/dividend [22]),
	.I2(\core/pcpi_div/n523_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n523_3 )
);
defparam \core/pcpi_div/n523_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n524_s0  (
	.I0(\core/pcpi_div/n524_4 ),
	.I1(\core/pcpi_div/dividend [21]),
	.I2(\core/pcpi_div/n524_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n524_3 )
);
defparam \core/pcpi_div/n524_s0 .INIT=16'h3C55;
LUT4 \core/pcpi_div/n525_s0  (
	.I0(\core/pcpi_div/n525_4 ),
	.I1(\core/pcpi_div/quotient [20]),
	.I2(\core/pcpi_div/n525_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n525_3 )
);
defparam \core/pcpi_div/n525_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n526_s0  (
	.I0(\core/pcpi_div/quotient [19]),
	.I1(\core/pcpi_div/dividend [19]),
	.I2(\core/pcpi_div/n526_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n526_3 )
);
defparam \core/pcpi_div/n526_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n527_s0  (
	.I0(\core/pcpi_div/n527_4 ),
	.I1(\core/pcpi_div/dividend [18]),
	.I2(\core/pcpi_div/n527_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n527_3 )
);
defparam \core/pcpi_div/n527_s0 .INIT=16'h3C55;
LUT4 \core/pcpi_div/n528_s0  (
	.I0(\core/pcpi_div/n528_4 ),
	.I1(\core/pcpi_div/quotient [17]),
	.I2(\core/pcpi_div/n528_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n528_3 )
);
defparam \core/pcpi_div/n528_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n529_s0  (
	.I0(\core/pcpi_div/quotient [16]),
	.I1(\core/pcpi_div/dividend [16]),
	.I2(\core/pcpi_div/n529_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n529_3 )
);
defparam \core/pcpi_div/n529_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n530_s0  (
	.I0(\core/pcpi_div/n530_4 ),
	.I1(\core/pcpi_div/dividend [15]),
	.I2(\core/pcpi_div/n530_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n530_3 )
);
defparam \core/pcpi_div/n530_s0 .INIT=16'h3C55;
LUT4 \core/pcpi_div/n531_s0  (
	.I0(\core/pcpi_div/n531_4 ),
	.I1(\core/pcpi_div/quotient [14]),
	.I2(\core/pcpi_div/n531_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n531_3 )
);
defparam \core/pcpi_div/n531_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n532_s0  (
	.I0(\core/pcpi_div/quotient [13]),
	.I1(\core/pcpi_div/dividend [13]),
	.I2(\core/pcpi_div/n532_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n532_3 )
);
defparam \core/pcpi_div/n532_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n533_s0  (
	.I0(\core/pcpi_div/n533_4 ),
	.I1(\core/pcpi_div/dividend [12]),
	.I2(\core/pcpi_div/n533_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n533_3 )
);
defparam \core/pcpi_div/n533_s0 .INIT=16'h3C55;
LUT4 \core/pcpi_div/n534_s0  (
	.I0(\core/pcpi_div/n534_4 ),
	.I1(\core/pcpi_div/quotient [11]),
	.I2(\core/pcpi_div/n534_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n534_3 )
);
defparam \core/pcpi_div/n534_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n535_s0  (
	.I0(\core/pcpi_div/quotient [10]),
	.I1(\core/pcpi_div/dividend [10]),
	.I2(\core/pcpi_div/n535_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n535_3 )
);
defparam \core/pcpi_div/n535_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n536_s0  (
	.I0(\core/pcpi_div/quotient [9]),
	.I1(\core/pcpi_div/dividend [9]),
	.I2(\core/pcpi_div/n536_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n536_3 )
);
defparam \core/pcpi_div/n536_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n538_s0  (
	.I0(\core/pcpi_div/quotient [7]),
	.I1(\core/pcpi_div/dividend [7]),
	.I2(\core/pcpi_div/n538_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n538_3 )
);
defparam \core/pcpi_div/n538_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n539_s0  (
	.I0(\core/pcpi_div/n539_4 ),
	.I1(\core/pcpi_div/dividend [6]),
	.I2(\core/pcpi_div/n539_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n539_3 )
);
defparam \core/pcpi_div/n539_s0 .INIT=16'h3C55;
LUT4 \core/pcpi_div/n540_s0  (
	.I0(\core/pcpi_div/n540_4 ),
	.I1(\core/pcpi_div/quotient [5]),
	.I2(\core/pcpi_div/n540_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n540_3 )
);
defparam \core/pcpi_div/n540_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n542_s0  (
	.I0(\core/pcpi_div/quotient [3]),
	.I1(\core/pcpi_div/dividend [3]),
	.I2(\core/pcpi_div/n542_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n542_3 )
);
defparam \core/pcpi_div/n542_s0 .INIT=16'h3CA5;
LUT4 \core/pcpi_div/n773_s0  (
	.I0(\core/pcpi_div/n773_4 ),
	.I1(\core/reg_op1 [31]),
	.I2(\core/pcpi_div/n642_3 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n773_3 )
);
defparam \core/pcpi_div/n773_s0 .INIT=16'h44F0;
LUT4 \core/pcpi_div/n776_s0  (
	.I0(\core/pcpi_div/n645_3 ),
	.I1(\core/reg_op1 [28]),
	.I2(\core/pcpi_div/n776_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n776_3 )
);
defparam \core/pcpi_div/n776_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n779_s0  (
	.I0(\core/pcpi_div/n648_3 ),
	.I1(\core/reg_op1 [25]),
	.I2(\core/pcpi_div/n779_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n779_3 )
);
defparam \core/pcpi_div/n779_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n782_s0  (
	.I0(\core/pcpi_div/n651_3 ),
	.I1(\core/reg_op1 [22]),
	.I2(\core/pcpi_div/n782_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n782_3 )
);
defparam \core/pcpi_div/n782_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n785_s0  (
	.I0(\core/pcpi_div/n654_3 ),
	.I1(\core/reg_op1 [19]),
	.I2(\core/pcpi_div/n785_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n785_3 )
);
defparam \core/pcpi_div/n785_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n788_s0  (
	.I0(\core/pcpi_div/n657_3 ),
	.I1(\core/reg_op1 [16]),
	.I2(\core/pcpi_div/n788_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n788_3 )
);
defparam \core/pcpi_div/n788_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n791_s0  (
	.I0(\core/pcpi_div/n660_3 ),
	.I1(\core/reg_op1 [13]),
	.I2(\core/pcpi_div/n791_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n791_3 )
);
defparam \core/pcpi_div/n791_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n794_s0  (
	.I0(\core/pcpi_div/n663_3 ),
	.I1(\core/reg_op1 [10]),
	.I2(\core/pcpi_div/n794_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n794_3 )
);
defparam \core/pcpi_div/n794_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n797_s0  (
	.I0(\core/pcpi_div/n666_3 ),
	.I1(\core/reg_op1 [7]),
	.I2(\core/pcpi_div/n797_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n797_3 )
);
defparam \core/pcpi_div/n797_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n800_s0  (
	.I0(\core/pcpi_div/n669_3 ),
	.I1(\core/reg_op1 [4]),
	.I2(\core/pcpi_div/n800_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n800_3 )
);
defparam \core/pcpi_div/n800_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n838_s0  (
	.I0(\core/pcpi_div/divisor [62]),
	.I1(\core/reg_op2 [30]),
	.I2(\core/pcpi_div/n838_10 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n838_3 )
);
defparam \core/pcpi_div/n838_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n841_s0  (
	.I0(\core/pcpi_div/divisor [59]),
	.I1(\core/reg_op2 [27]),
	.I2(\core/pcpi_div/n841_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n841_3 )
);
defparam \core/pcpi_div/n841_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n846_s0  (
	.I0(\core/pcpi_div/divisor [54]),
	.I1(\core/reg_op2 [22]),
	.I2(\core/pcpi_div/n846_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n846_3 )
);
defparam \core/pcpi_div/n846_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n847_s0  (
	.I0(\core/pcpi_div/divisor [53]),
	.I1(\core/reg_op2 [21]),
	.I2(\core/pcpi_div/n847_6 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n847_3 )
);
defparam \core/pcpi_div/n847_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n850_s0  (
	.I0(\core/pcpi_div/divisor [50]),
	.I1(\core/reg_op2 [18]),
	.I2(\core/pcpi_div/n850_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n850_3 )
);
defparam \core/pcpi_div/n850_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n853_s0  (
	.I0(\core/pcpi_div/divisor [47]),
	.I1(\core/reg_op2 [15]),
	.I2(\core/pcpi_div/n853_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n853_3 )
);
defparam \core/pcpi_div/n853_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n856_s0  (
	.I0(\core/pcpi_div/divisor [44]),
	.I1(\core/reg_op2 [12]),
	.I2(\core/pcpi_div/n856_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n856_3 )
);
defparam \core/pcpi_div/n856_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n859_s0  (
	.I0(\core/pcpi_div/divisor [41]),
	.I1(\core/reg_op2 [9]),
	.I2(\core/pcpi_div/n859_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n859_3 )
);
defparam \core/pcpi_div/n859_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n862_s0  (
	.I0(\core/pcpi_div/divisor [38]),
	.I1(\core/reg_op2 [6]),
	.I2(\core/pcpi_div/n862_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n862_3 )
);
defparam \core/pcpi_div/n862_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n865_s0  (
	.I0(\core/pcpi_div/divisor [35]),
	.I1(\core/reg_op2 [3]),
	.I2(\core/pcpi_div/n865_4 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n865_3 )
);
defparam \core/pcpi_div/n865_s0 .INIT=16'h3CAA;
LUT2 \core/pcpi_div/n38_s1  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/instr_any_mulh_4 ),
	.F(\core/pcpi_div/n38_4 )
);
defparam \core/pcpi_div/n38_s1 .INIT=4'hB;
LUT4 \core/pcpi_div/n837_s1  (
	.I0(\core/pcpi_div/n837_6 ),
	.I1(\core/pcpi_div/n837_7 ),
	.I2(\core/reg_op2 [31]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n837_5 )
);
defparam \core/pcpi_div/n837_s1 .INIT=16'hD000;
LUT2 \core/pcpi_div/instr_any_div_rem_s1  (
	.I0(\core/pcpi_div/instr_divu ),
	.I1(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/instr_any_div_rem_4 )
);
defparam \core/pcpi_div/instr_any_div_rem_s1 .INIT=4'h1;
LUT4 \core/pcpi_div/n316_s1  (
	.I0(\core/reg_op2 [31]),
	.I1(\core/pcpi_div/n837_7 ),
	.I2(\core/pcpi_div/instr_div ),
	.I3(\core/pcpi_div/instr_rem ),
	.F(\core/pcpi_div/n316_4 )
);
defparam \core/pcpi_div/n316_s1 .INIT=16'h00EF;
LUT4 \core/pcpi_div/n318_s1  (
	.I0(\core/pcpi_div/quotient_msk [22]),
	.I1(\core/pcpi_div/quotient_msk [23]),
	.I2(\core/pcpi_div/quotient_msk [24]),
	.I3(\core/pcpi_div/quotient_msk [25]),
	.F(\core/pcpi_div/n318_4 )
);
defparam \core/pcpi_div/n318_s1 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s2  (
	.I0(\core/pcpi_div/n318_8 ),
	.I1(\core/pcpi_div/n318_9 ),
	.I2(\core/pcpi_div/n318_10 ),
	.I3(\core/pcpi_div/n318_11 ),
	.F(\core/pcpi_div/n318_5 )
);
defparam \core/pcpi_div/n318_s2 .INIT=16'h8000;
LUT3 \core/pcpi_div/n318_s3  (
	.I0(\core/pcpi_div/quotient_msk [0]),
	.I1(\core/pcpi_div/quotient_msk [1]),
	.I2(\core/pcpi_div/n318_12 ),
	.F(\core/pcpi_div/n318_6 )
);
defparam \core/pcpi_div/n318_s3 .INIT=8'h10;
LUT4 \core/pcpi_div/n318_s4  (
	.I0(\core/pcpi_div/quotient_msk [30]),
	.I1(\core/pcpi_div/quotient_msk [31]),
	.I2(\core/pcpi_div/running ),
	.I3(\core/pcpi_div/n318_13 ),
	.F(\core/pcpi_div/n318_7 )
);
defparam \core/pcpi_div/n318_s4 .INIT=16'h1000;
LUT4 \core/pcpi_div/n514_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/quotient [30]),
	.I2(\core/pcpi_div/n515_5 ),
	.I3(\core/pcpi_div/quotient [31]),
	.F(\core/pcpi_div/n514_4 )
);
defparam \core/pcpi_div/n514_s1 .INIT=16'h8F70;
LUT3 \core/pcpi_div/n514_s2  (
	.I0(\core/pcpi_div/n514_6 ),
	.I1(\core/pcpi_div/n517_5 ),
	.I2(\core/pcpi_div/dividend [31]),
	.F(\core/pcpi_div/n514_5 )
);
defparam \core/pcpi_div/n514_s2 .INIT=8'hB4;
LUT3 \core/pcpi_div/n515_s1  (
	.I0(\core/pcpi_div/n515_6 ),
	.I1(\core/pcpi_div/n517_5 ),
	.I2(\core/pcpi_div/dividend [30]),
	.F(\core/pcpi_div/n515_4 )
);
defparam \core/pcpi_div/n515_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n515_s2  (
	.I0(\core/pcpi_div/quotient [29]),
	.I1(\core/pcpi_div/quotient [28]),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/n515_7 ),
	.F(\core/pcpi_div/n515_5 )
);
defparam \core/pcpi_div/n515_s2 .INIT=16'h001F;
LUT4 \core/pcpi_div/n516_s1  (
	.I0(\core/pcpi_div/quotient [28]),
	.I1(\core/pcpi_div/n515_7 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [29]),
	.F(\core/pcpi_div/n516_4 )
);
defparam \core/pcpi_div/n516_s1 .INIT=16'h1FE0;
LUT4 \core/pcpi_div/n516_s2  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/dividend [28]),
	.I2(\core/pcpi_div/n517_5 ),
	.I3(\core/pcpi_div/dividend [29]),
	.F(\core/pcpi_div/n516_5 )
);
defparam \core/pcpi_div/n516_s2 .INIT=16'h8F70;
LUT3 \core/pcpi_div/n517_s2  (
	.I0(\core/pcpi_div/n517_8 ),
	.I1(\core/pcpi_div/outsign ),
	.I2(\core/pcpi_div/n521_5 ),
	.F(\core/pcpi_div/n517_5 )
);
defparam \core/pcpi_div/n517_s2 .INIT=8'h0B;
LUT4 \core/pcpi_div/n518_s1  (
	.I0(\core/pcpi_div/n518_6 ),
	.I1(\core/pcpi_div/n520_5 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [27]),
	.F(\core/pcpi_div/n518_4 )
);
defparam \core/pcpi_div/n518_s1 .INIT=16'h8F70;
LUT4 \core/pcpi_div/n518_s2  (
	.I0(\core/pcpi_div/quotient [26]),
	.I1(\core/pcpi_div/quotient [25]),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/n518_7 ),
	.F(\core/pcpi_div/n518_5 )
);
defparam \core/pcpi_div/n518_s2 .INIT=16'h001F;
LUT4 \core/pcpi_div/n519_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/quotient [25]),
	.I2(\core/pcpi_div/n518_7 ),
	.I3(\core/pcpi_div/quotient [26]),
	.F(\core/pcpi_div/n519_4 )
);
defparam \core/pcpi_div/n519_s1 .INIT=16'hF807;
LUT4 \core/pcpi_div/n519_s2  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/dividend [25]),
	.I2(\core/pcpi_div/n520_5 ),
	.I3(\core/pcpi_div/dividend [26]),
	.F(\core/pcpi_div/n519_5_0 )
);
defparam \core/pcpi_div/n519_s2 .INIT=16'h8F70;
LUT3 \core/pcpi_div/n520_s2  (
	.I0(\core/pcpi_div/dividend [24]),
	.I1(\core/pcpi_div/outsign ),
	.I2(\core/pcpi_div/n521_5 ),
	.F(\core/pcpi_div/n520_5 )
);
defparam \core/pcpi_div/n520_s2 .INIT=8'h07;
LUT4 \core/pcpi_div/n521_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/quotient [23]),
	.I2(\core/pcpi_div/n522_5 ),
	.I3(\core/pcpi_div/quotient [24]),
	.F(\core/pcpi_div/n521_4 )
);
defparam \core/pcpi_div/n521_s1 .INIT=16'hF807;
LUT4 \core/pcpi_div/n521_s2  (
	.I0(\core/pcpi_div/dividend [23]),
	.I1(\core/pcpi_div/dividend [22]),
	.I2(\core/pcpi_div/n521_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n521_5 )
);
defparam \core/pcpi_div/n521_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n522_s1  (
	.I0(\core/pcpi_div/dividend [22]),
	.I1(\core/pcpi_div/n521_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [23]),
	.F(\core/pcpi_div/n522_4 )
);
defparam \core/pcpi_div/n522_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n522_s2  (
	.I0(\core/pcpi_div/n522_6 ),
	.I1(\core/pcpi_div/quotient [22]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n522_5 )
);
defparam \core/pcpi_div/n522_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n523_s1  (
	.I0(\core/pcpi_div/n522_6 ),
	.I1(\core/pcpi_div/n521_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n523_4 )
);
defparam \core/pcpi_div/n523_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n524_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/quotient [20]),
	.I2(\core/pcpi_div/n525_5 ),
	.I3(\core/pcpi_div/quotient [21]),
	.F(\core/pcpi_div/n524_4 )
);
defparam \core/pcpi_div/n524_s1 .INIT=16'hF807;
LUT4 \core/pcpi_div/n524_s2  (
	.I0(\core/pcpi_div/dividend [20]),
	.I1(\core/pcpi_div/dividend [19]),
	.I2(\core/pcpi_div/n524_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n524_5 )
);
defparam \core/pcpi_div/n524_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n525_s1  (
	.I0(\core/pcpi_div/dividend [19]),
	.I1(\core/pcpi_div/n524_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [20]),
	.F(\core/pcpi_div/n525_4 )
);
defparam \core/pcpi_div/n525_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n525_s2  (
	.I0(\core/pcpi_div/n525_6 ),
	.I1(\core/pcpi_div/quotient [19]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n525_5 )
);
defparam \core/pcpi_div/n525_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n526_s1  (
	.I0(\core/pcpi_div/n525_6 ),
	.I1(\core/pcpi_div/n524_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n526_4 )
);
defparam \core/pcpi_div/n526_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n527_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/quotient [17]),
	.I2(\core/pcpi_div/n528_5 ),
	.I3(\core/pcpi_div/quotient [18]),
	.F(\core/pcpi_div/n527_4 )
);
defparam \core/pcpi_div/n527_s1 .INIT=16'hF807;
LUT4 \core/pcpi_div/n527_s2  (
	.I0(\core/pcpi_div/dividend [17]),
	.I1(\core/pcpi_div/dividend [16]),
	.I2(\core/pcpi_div/n527_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n527_5 )
);
defparam \core/pcpi_div/n527_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n528_s1  (
	.I0(\core/pcpi_div/dividend [16]),
	.I1(\core/pcpi_div/n527_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [17]),
	.F(\core/pcpi_div/n528_4 )
);
defparam \core/pcpi_div/n528_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n528_s2  (
	.I0(\core/pcpi_div/n528_6 ),
	.I1(\core/pcpi_div/quotient [16]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n528_5 )
);
defparam \core/pcpi_div/n528_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n529_s1  (
	.I0(\core/pcpi_div/n528_6 ),
	.I1(\core/pcpi_div/n527_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n529_4 )
);
defparam \core/pcpi_div/n529_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n530_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/quotient [14]),
	.I2(\core/pcpi_div/n531_5 ),
	.I3(\core/pcpi_div/quotient [15]),
	.F(\core/pcpi_div/n530_4 )
);
defparam \core/pcpi_div/n530_s1 .INIT=16'hF807;
LUT4 \core/pcpi_div/n530_s2  (
	.I0(\core/pcpi_div/dividend [14]),
	.I1(\core/pcpi_div/dividend [13]),
	.I2(\core/pcpi_div/n530_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n530_5 )
);
defparam \core/pcpi_div/n530_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n531_s1  (
	.I0(\core/pcpi_div/dividend [13]),
	.I1(\core/pcpi_div/n530_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [14]),
	.F(\core/pcpi_div/n531_4 )
);
defparam \core/pcpi_div/n531_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n531_s2  (
	.I0(\core/pcpi_div/n531_6 ),
	.I1(\core/pcpi_div/quotient [13]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n531_5 )
);
defparam \core/pcpi_div/n531_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n532_s1  (
	.I0(\core/pcpi_div/n531_6 ),
	.I1(\core/pcpi_div/n530_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n532_4 )
);
defparam \core/pcpi_div/n532_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n533_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/quotient [11]),
	.I2(\core/pcpi_div/n534_5 ),
	.I3(\core/pcpi_div/quotient [12]),
	.F(\core/pcpi_div/n533_4 )
);
defparam \core/pcpi_div/n533_s1 .INIT=16'hF807;
LUT4 \core/pcpi_div/n533_s2  (
	.I0(\core/pcpi_div/dividend [11]),
	.I1(\core/pcpi_div/dividend [10]),
	.I2(\core/pcpi_div/n533_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n533_5 )
);
defparam \core/pcpi_div/n533_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n534_s1  (
	.I0(\core/pcpi_div/dividend [10]),
	.I1(\core/pcpi_div/n533_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [11]),
	.F(\core/pcpi_div/n534_4 )
);
defparam \core/pcpi_div/n534_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n534_s2  (
	.I0(\core/pcpi_div/n534_6 ),
	.I1(\core/pcpi_div/quotient [10]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n534_5 )
);
defparam \core/pcpi_div/n534_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n535_s1  (
	.I0(\core/pcpi_div/n534_6 ),
	.I1(\core/pcpi_div/n533_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n535_4 )
);
defparam \core/pcpi_div/n535_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n536_s1  (
	.I0(\core/pcpi_div/n536_5 ),
	.I1(\core/pcpi_div/n536_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n536_4 )
);
defparam \core/pcpi_div/n536_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n537_s1  (
	.I0(\core/pcpi_div/quotient [7]),
	.I1(\core/pcpi_div/n537_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [8]),
	.F(\core/pcpi_div/n537_4 )
);
defparam \core/pcpi_div/n537_s1 .INIT=16'h4FB0;
LUT4 \core/pcpi_div/n537_s2  (
	.I0(\core/pcpi_div/dividend [7]),
	.I1(\core/pcpi_div/n537_7 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [8]),
	.F(\core/pcpi_div/n537_5 )
);
defparam \core/pcpi_div/n537_s2 .INIT=16'h4FB0;
LUT4 \core/pcpi_div/n538_s1  (
	.I0(\core/pcpi_div/n537_6 ),
	.I1(\core/pcpi_div/n537_7 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n538_4 )
);
defparam \core/pcpi_div/n538_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n539_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/quotient [5]),
	.I2(\core/pcpi_div/n540_5 ),
	.I3(\core/pcpi_div/quotient [6]),
	.F(\core/pcpi_div/n539_4 )
);
defparam \core/pcpi_div/n539_s1 .INIT=16'hF807;
LUT4 \core/pcpi_div/n539_s2  (
	.I0(\core/pcpi_div/dividend [5]),
	.I1(\core/pcpi_div/dividend [4]),
	.I2(\core/pcpi_div/n539_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n539_5 )
);
defparam \core/pcpi_div/n539_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n540_s1  (
	.I0(\core/pcpi_div/dividend [4]),
	.I1(\core/pcpi_div/n539_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [5]),
	.F(\core/pcpi_div/n540_4 )
);
defparam \core/pcpi_div/n540_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n540_s2  (
	.I0(\core/pcpi_div/n540_6 ),
	.I1(\core/pcpi_div/quotient [4]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n540_5 )
);
defparam \core/pcpi_div/n540_s2 .INIT=8'hD0;
LUT3 \core/pcpi_div/n541_s1  (
	.I0(\core/pcpi_div/n540_6 ),
	.I1(\core/pcpi_div/outsign ),
	.I2(\core/pcpi_div/quotient [4]),
	.F(\core/pcpi_div/n541_4 )
);
defparam \core/pcpi_div/n541_s1 .INIT=8'hB4;
LUT3 \core/pcpi_div/n541_s2  (
	.I0(\core/pcpi_div/n539_6 ),
	.I1(\core/pcpi_div/outsign ),
	.I2(\core/pcpi_div/dividend [4]),
	.F(\core/pcpi_div/n541_5 )
);
defparam \core/pcpi_div/n541_s2 .INIT=8'hB4;
LUT4 \core/pcpi_div/n542_s1  (
	.I0(\core/pcpi_div/n542_5 ),
	.I1(\core/pcpi_div/n542_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n542_4 )
);
defparam \core/pcpi_div/n542_s1 .INIT=16'h30AF;
LUT4 \core/pcpi_div/n543_s1  (
	.I0(\core/pcpi_div/quotient [1]),
	.I1(\core/pcpi_div/quotient [0]),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [2]),
	.F(\core/pcpi_div/n543_4 )
);
defparam \core/pcpi_div/n543_s1 .INIT=16'h1FE0;
LUT4 \core/pcpi_div/n543_s2  (
	.I0(\core/pcpi_div/dividend [1]),
	.I1(\core/pcpi_div/dividend [0]),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [2]),
	.F(\core/pcpi_div/n543_5 )
);
defparam \core/pcpi_div/n543_s2 .INIT=16'h1FE0;
LUT3 \core/pcpi_div/n544_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/quotient [0]),
	.I2(\core/pcpi_div/quotient [1]),
	.F(\core/pcpi_div/n544_4 )
);
defparam \core/pcpi_div/n544_s1 .INIT=8'h78;
LUT3 \core/pcpi_div/n544_s2  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/dividend [0]),
	.I2(\core/pcpi_div/dividend [1]),
	.F(\core/pcpi_div/n544_5 )
);
defparam \core/pcpi_div/n544_s2 .INIT=8'h78;
LUT4 \core/pcpi_div/n773_s1  (
	.I0(\core/pcpi_div/n773_5 ),
	.I1(\core/pcpi_div/n773_6 ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n773_4 )
);
defparam \core/pcpi_div/n773_s1 .INIT=16'h7770;
LUT4 \core/pcpi_div/n774_s1  (
	.I0(\core/pcpi_div/n773_5 ),
	.I1(\core/pcpi_div/n774_5 ),
	.I2(\core/pcpi_div/n774_6 ),
	.I3(\core/reg_op1 [30]),
	.F(\core/pcpi_div/n774_4 )
);
defparam \core/pcpi_div/n774_s1 .INIT=16'h8F70;
LUT4 \core/pcpi_div/n775_s1  (
	.I0(\core/pcpi_div/n773_5 ),
	.I1(\core/pcpi_div/n775_5 ),
	.I2(\core/pcpi_div/n774_6 ),
	.I3(\core/reg_op1 [29]),
	.F(\core/pcpi_div/n775_4 )
);
defparam \core/pcpi_div/n775_s1 .INIT=16'h8F70;
LUT4 \core/pcpi_div/n776_s1  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op1 [27]),
	.I2(\core/pcpi_div/n773_5 ),
	.I3(\core/pcpi_div/n774_6 ),
	.F(\core/pcpi_div/n776_4 )
);
defparam \core/pcpi_div/n776_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n777_s1  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/pcpi_div/n773_5 ),
	.I2(\core/pcpi_div/n774_6 ),
	.I3(\core/reg_op1 [27]),
	.F(\core/pcpi_div/n777_4 )
);
defparam \core/pcpi_div/n777_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n778_s1  (
	.I0(\core/pcpi_div/n773_5 ),
	.I1(\core/pcpi_div/n774_6 ),
	.I2(\core/reg_op1 [26]),
	.F(\core/pcpi_div/n778_4 )
);
defparam \core/pcpi_div/n778_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n779_s1  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/reg_op1 [24]),
	.I2(\core/pcpi_div/n779_5 ),
	.I3(\core/pcpi_div/n774_6 ),
	.F(\core/pcpi_div/n779_4 )
);
defparam \core/pcpi_div/n779_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n780_s1  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/pcpi_div/n779_5 ),
	.I2(\core/pcpi_div/n774_6 ),
	.I3(\core/reg_op1 [24]),
	.F(\core/pcpi_div/n780_4 )
);
defparam \core/pcpi_div/n780_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n781_s1  (
	.I0(\core/pcpi_div/n779_5 ),
	.I1(\core/pcpi_div/n774_6 ),
	.I2(\core/reg_op1 [23]),
	.F(\core/pcpi_div/n781_4 )
);
defparam \core/pcpi_div/n781_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n782_s1  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op1 [21]),
	.I2(\core/pcpi_div/n782_5 ),
	.I3(\core/pcpi_div/n774_6 ),
	.F(\core/pcpi_div/n782_4 )
);
defparam \core/pcpi_div/n782_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n783_s1  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/pcpi_div/n782_5 ),
	.I2(\core/pcpi_div/n774_6 ),
	.I3(\core/reg_op1 [21]),
	.F(\core/pcpi_div/n783_4 )
);
defparam \core/pcpi_div/n783_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n784_s1  (
	.I0(\core/pcpi_div/n782_5 ),
	.I1(\core/pcpi_div/n774_6 ),
	.I2(\core/reg_op1 [20]),
	.F(\core/pcpi_div/n784_4 )
);
defparam \core/pcpi_div/n784_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n785_s1  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/reg_op1 [18]),
	.I2(\core/pcpi_div/n785_5 ),
	.I3(\core/pcpi_div/n774_6 ),
	.F(\core/pcpi_div/n785_4 )
);
defparam \core/pcpi_div/n785_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n786_s1  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/pcpi_div/n785_5 ),
	.I2(\core/pcpi_div/n774_6 ),
	.I3(\core/reg_op1 [18]),
	.F(\core/pcpi_div/n786_4 )
);
defparam \core/pcpi_div/n786_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n787_s1  (
	.I0(\core/pcpi_div/n785_5 ),
	.I1(\core/pcpi_div/n774_6 ),
	.I2(\core/reg_op1 [17]),
	.F(\core/pcpi_div/n787_4 )
);
defparam \core/pcpi_div/n787_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n788_s1  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op1 [15]),
	.I2(\core/pcpi_div/n788_5 ),
	.I3(\core/pcpi_div/n774_6 ),
	.F(\core/pcpi_div/n788_4 )
);
defparam \core/pcpi_div/n788_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n789_s1  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/pcpi_div/n788_5 ),
	.I2(\core/pcpi_div/n774_6 ),
	.I3(\core/reg_op1 [15]),
	.F(\core/pcpi_div/n789_4 )
);
defparam \core/pcpi_div/n789_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n790_s1  (
	.I0(\core/pcpi_div/n788_5 ),
	.I1(\core/pcpi_div/n774_6 ),
	.I2(\core/reg_op1 [14]),
	.F(\core/pcpi_div/n790_4 )
);
defparam \core/pcpi_div/n790_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n791_s1  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/reg_op1 [12]),
	.I2(\core/pcpi_div/n791_5 ),
	.I3(\core/pcpi_div/n774_6 ),
	.F(\core/pcpi_div/n791_4 )
);
defparam \core/pcpi_div/n791_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n792_s1  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/pcpi_div/n791_5 ),
	.I2(\core/pcpi_div/n774_6 ),
	.I3(\core/reg_op1 [12]),
	.F(\core/pcpi_div/n792_4 )
);
defparam \core/pcpi_div/n792_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n793_s1  (
	.I0(\core/pcpi_div/n791_5 ),
	.I1(\core/pcpi_div/n774_6 ),
	.I2(\core/reg_op1 [11]),
	.F(\core/pcpi_div/n793_4 )
);
defparam \core/pcpi_div/n793_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n794_s1  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op1 [9]),
	.I2(\core/pcpi_div/n794_5 ),
	.I3(\core/pcpi_div/n774_6 ),
	.F(\core/pcpi_div/n794_4 )
);
defparam \core/pcpi_div/n794_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n795_s1  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/pcpi_div/n794_5 ),
	.I2(\core/pcpi_div/n774_6 ),
	.I3(\core/reg_op1 [9]),
	.F(\core/pcpi_div/n795_4 )
);
defparam \core/pcpi_div/n795_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n796_s1  (
	.I0(\core/pcpi_div/n794_5 ),
	.I1(\core/pcpi_div/n774_6 ),
	.I2(\core/reg_op1 [8]),
	.F(\core/pcpi_div/n796_4 )
);
defparam \core/pcpi_div/n796_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n797_s1  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/pcpi_div/n797_5 ),
	.I3(\core/pcpi_div/n774_6 ),
	.F(\core/pcpi_div/n797_4 )
);
defparam \core/pcpi_div/n797_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n798_s1  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/pcpi_div/n797_5 ),
	.I2(\core/pcpi_div/n774_6 ),
	.I3(\core/reg_op1 [6]),
	.F(\core/pcpi_div/n798_4 )
);
defparam \core/pcpi_div/n798_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n799_s1  (
	.I0(\core/pcpi_div/n797_5 ),
	.I1(\core/pcpi_div/n774_6 ),
	.I2(\core/reg_op1 [5]),
	.F(\core/pcpi_div/n799_4 )
);
defparam \core/pcpi_div/n799_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n800_s1  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/pcpi_div/n800_5 ),
	.I3(\core/pcpi_div/n774_6 ),
	.F(\core/pcpi_div/n800_4 )
);
defparam \core/pcpi_div/n800_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n801_s1  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/pcpi_div/n800_5 ),
	.I2(\core/pcpi_div/n774_6 ),
	.I3(\core/reg_op1 [3]),
	.F(\core/pcpi_div/n801_4 )
);
defparam \core/pcpi_div/n801_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n803_s1  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/pcpi_div/n774_6 ),
	.I2(\core/reg_op1 [1]),
	.F(\core/pcpi_div/n803_4 )
);
defparam \core/pcpi_div/n803_s1 .INIT=8'h78;
LUT4 \core/pcpi_div/n839_s1  (
	.I0(\core/reg_op2 [28]),
	.I1(\core/pcpi_div/n838_8 ),
	.I2(\core/pcpi_div/n837_6 ),
	.I3(\core/reg_op2 [29]),
	.F(\core/pcpi_div/n839_4 )
);
defparam \core/pcpi_div/n839_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n840_s1  (
	.I0(\core/pcpi_div/n838_8 ),
	.I1(\core/pcpi_div/n837_6 ),
	.I2(\core/reg_op2 [28]),
	.F(\core/pcpi_div/n840_4 )
);
defparam \core/pcpi_div/n840_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n841_s1  (
	.I0(\core/reg_op2 [26]),
	.I1(\core/reg_op2 [25]),
	.I2(\core/pcpi_div/n841_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n841_4 )
);
defparam \core/pcpi_div/n841_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n842_s1  (
	.I0(\core/reg_op2 [25]),
	.I1(\core/pcpi_div/n841_5 ),
	.I2(\core/pcpi_div/n837_6 ),
	.I3(\core/reg_op2 [26]),
	.F(\core/pcpi_div/n842_4 )
);
defparam \core/pcpi_div/n842_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n843_s1  (
	.I0(\core/pcpi_div/n841_5 ),
	.I1(\core/pcpi_div/n837_6 ),
	.I2(\core/reg_op2 [25]),
	.F(\core/pcpi_div/n843_4 )
);
defparam \core/pcpi_div/n843_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n844_s1  (
	.I0(\core/reg_op2 [23]),
	.I1(\core/pcpi_div/n844_5 ),
	.I2(\core/pcpi_div/n837_6 ),
	.I3(\core/reg_op2 [24]),
	.F(\core/pcpi_div/n844_4 )
);
defparam \core/pcpi_div/n844_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n845_s1  (
	.I0(\core/pcpi_div/n844_5 ),
	.I1(\core/pcpi_div/n837_6 ),
	.I2(\core/reg_op2 [23]),
	.F(\core/pcpi_div/n845_4 )
);
defparam \core/pcpi_div/n845_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n846_s1  (
	.I0(\core/reg_op2 [21]),
	.I1(\core/pcpi_div/n846_5 ),
	.I2(\core/pcpi_div/n846_6 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n846_4 )
);
defparam \core/pcpi_div/n846_s1 .INIT=16'hBF00;
LUT4 \core/pcpi_div/n848_s1  (
	.I0(\core/reg_op2 [19]),
	.I1(\core/pcpi_div/n846_6 ),
	.I2(\core/pcpi_div/n837_6 ),
	.I3(\core/reg_op2 [20]),
	.F(\core/pcpi_div/n848_4 )
);
defparam \core/pcpi_div/n848_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n849_s1  (
	.I0(\core/pcpi_div/n846_6 ),
	.I1(\core/pcpi_div/n837_6 ),
	.I2(\core/reg_op2 [19]),
	.F(\core/pcpi_div/n849_4 )
);
defparam \core/pcpi_div/n849_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n850_s1  (
	.I0(\core/reg_op2 [17]),
	.I1(\core/reg_op2 [16]),
	.I2(\core/pcpi_div/n850_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n850_4 )
);
defparam \core/pcpi_div/n850_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n851_s1  (
	.I0(\core/reg_op2 [16]),
	.I1(\core/pcpi_div/n850_5 ),
	.I2(\core/pcpi_div/n837_6 ),
	.I3(\core/reg_op2 [17]),
	.F(\core/pcpi_div/n851_4 )
);
defparam \core/pcpi_div/n851_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n852_s1  (
	.I0(\core/pcpi_div/n850_5 ),
	.I1(\core/pcpi_div/n837_6 ),
	.I2(\core/reg_op2 [16]),
	.F(\core/pcpi_div/n852_4 )
);
defparam \core/pcpi_div/n852_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n853_s1  (
	.I0(\core/reg_op2 [13]),
	.I1(\core/reg_op2 [14]),
	.I2(\core/pcpi_div/n853_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n853_4 )
);
defparam \core/pcpi_div/n853_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n854_s1  (
	.I0(\core/reg_op2 [13]),
	.I1(\core/pcpi_div/n853_5 ),
	.I2(\core/pcpi_div/n837_6 ),
	.I3(\core/reg_op2 [14]),
	.F(\core/pcpi_div/n854_4 )
);
defparam \core/pcpi_div/n854_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n855_s1  (
	.I0(\core/pcpi_div/n853_5 ),
	.I1(\core/pcpi_div/n837_6 ),
	.I2(\core/reg_op2 [13]),
	.F(\core/pcpi_div/n855_4 )
);
defparam \core/pcpi_div/n855_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n856_s1  (
	.I0(\core/reg_op2 [10]),
	.I1(\core/reg_op2 [11]),
	.I2(\core/pcpi_div/n856_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n856_4 )
);
defparam \core/pcpi_div/n856_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n857_s1  (
	.I0(\core/reg_op2 [10]),
	.I1(\core/pcpi_div/n856_5 ),
	.I2(\core/pcpi_div/n837_6 ),
	.I3(\core/reg_op2 [11]),
	.F(\core/pcpi_div/n857_4 )
);
defparam \core/pcpi_div/n857_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n858_s1  (
	.I0(\core/pcpi_div/n856_5 ),
	.I1(\core/pcpi_div/n837_6 ),
	.I2(\core/reg_op2 [10]),
	.F(\core/pcpi_div/n858_4 )
);
defparam \core/pcpi_div/n858_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n859_s1  (
	.I0(\core/reg_op2 [8]),
	.I1(\core/reg_op2 [7]),
	.I2(\core/pcpi_div/n859_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n859_4 )
);
defparam \core/pcpi_div/n859_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n860_s1  (
	.I0(\core/reg_op2 [7]),
	.I1(\core/pcpi_div/n859_5 ),
	.I2(\core/pcpi_div/n837_6 ),
	.I3(\core/reg_op2 [8]),
	.F(\core/pcpi_div/n860_4 )
);
defparam \core/pcpi_div/n860_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n861_s1  (
	.I0(\core/pcpi_div/n859_5 ),
	.I1(\core/pcpi_div/n837_6 ),
	.I2(\core/reg_op2 [7]),
	.F(\core/pcpi_div/n861_4 )
);
defparam \core/pcpi_div/n861_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n862_s1  (
	.I0(\core/reg_op2 [4]),
	.I1(\core/reg_op2 [5]),
	.I2(\core/pcpi_div/n862_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n862_4 )
);
defparam \core/pcpi_div/n862_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n863_s1  (
	.I0(\core/reg_op2 [4]),
	.I1(\core/pcpi_div/n862_5 ),
	.I2(\core/pcpi_div/n837_6 ),
	.I3(\core/reg_op2 [5]),
	.F(\core/pcpi_div/n863_4 )
);
defparam \core/pcpi_div/n863_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n864_s1  (
	.I0(\core/pcpi_div/n862_5 ),
	.I1(\core/pcpi_div/n837_6 ),
	.I2(\core/reg_op2 [4]),
	.F(\core/pcpi_div/n864_4 )
);
defparam \core/pcpi_div/n864_s1 .INIT=8'hB4;
LUT4 \core/pcpi_div/n865_s1  (
	.I0(\core/reg_op2 [1]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/reg_op2 [2]),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n865_4 )
);
defparam \core/pcpi_div/n865_s1 .INIT=16'hFE00;
LUT4 \core/pcpi_div/n866_s1  (
	.I0(\core/reg_op2 [1]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/pcpi_div/n837_6 ),
	.I3(\core/reg_op2 [2]),
	.F(\core/pcpi_div/n866_4 )
);
defparam \core/pcpi_div/n866_s1 .INIT=16'h1FE0;
LUT3 \core/pcpi_div/n867_s1  (
	.I0(\core/reg_op2 [0]),
	.I1(\core/pcpi_div/n837_6 ),
	.I2(\core/reg_op2 [1]),
	.F(\core/pcpi_div/n867_4 )
);
defparam \core/pcpi_div/n867_s1 .INIT=8'h78;
LUT3 \core/pcpi_div/n837_s2  (
	.I0(\core/pcpi_div/instr_div ),
	.I1(\core/pcpi_div/instr_rem ),
	.I2(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n837_6 )
);
defparam \core/pcpi_div/n837_s2 .INIT=8'hE0;
LUT4 \core/pcpi_div/n837_s3  (
	.I0(\core/reg_op2 [30]),
	.I1(\core/pcpi_div/n841_5 ),
	.I2(\core/pcpi_div/n837_8 ),
	.I3(\core/pcpi_div/n838_5 ),
	.F(\core/pcpi_div/n837_7 )
);
defparam \core/pcpi_div/n837_s3 .INIT=16'h4000;
LUT4 \core/pcpi_div/n318_s5  (
	.I0(\core/pcpi_div/quotient_msk [10]),
	.I1(\core/pcpi_div/quotient_msk [11]),
	.I2(\core/pcpi_div/quotient_msk [12]),
	.I3(\core/pcpi_div/quotient_msk [13]),
	.F(\core/pcpi_div/n318_8 )
);
defparam \core/pcpi_div/n318_s5 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s6  (
	.I0(\core/pcpi_div/quotient_msk [6]),
	.I1(\core/pcpi_div/quotient_msk [7]),
	.I2(\core/pcpi_div/quotient_msk [8]),
	.I3(\core/pcpi_div/quotient_msk [9]),
	.F(\core/pcpi_div/n318_9 )
);
defparam \core/pcpi_div/n318_s6 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s7  (
	.I0(\core/pcpi_div/quotient_msk [18]),
	.I1(\core/pcpi_div/quotient_msk [19]),
	.I2(\core/pcpi_div/quotient_msk [20]),
	.I3(\core/pcpi_div/quotient_msk [21]),
	.F(\core/pcpi_div/n318_10 )
);
defparam \core/pcpi_div/n318_s7 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s8  (
	.I0(\core/pcpi_div/quotient_msk [14]),
	.I1(\core/pcpi_div/quotient_msk [15]),
	.I2(\core/pcpi_div/quotient_msk [16]),
	.I3(\core/pcpi_div/quotient_msk [17]),
	.F(\core/pcpi_div/n318_11 )
);
defparam \core/pcpi_div/n318_s8 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s9  (
	.I0(\core/pcpi_div/quotient_msk [2]),
	.I1(\core/pcpi_div/quotient_msk [3]),
	.I2(\core/pcpi_div/quotient_msk [4]),
	.I3(\core/pcpi_div/quotient_msk [5]),
	.F(\core/pcpi_div/n318_12 )
);
defparam \core/pcpi_div/n318_s9 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s10  (
	.I0(\core/pcpi_div/quotient_msk [26]),
	.I1(\core/pcpi_div/quotient_msk [27]),
	.I2(\core/pcpi_div/quotient_msk [28]),
	.I3(\core/pcpi_div/quotient_msk [29]),
	.F(\core/pcpi_div/n318_13 )
);
defparam \core/pcpi_div/n318_s10 .INIT=16'h0001;
LUT4 \core/pcpi_div/n514_s3  (
	.I0(\core/pcpi_div/dividend [30]),
	.I1(\core/pcpi_div/dividend [29]),
	.I2(\core/pcpi_div/dividend [28]),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n514_6 )
);
defparam \core/pcpi_div/n514_s3 .INIT=16'hFE00;
LUT3 \core/pcpi_div/n515_s3  (
	.I0(\core/pcpi_div/dividend [28]),
	.I1(\core/pcpi_div/dividend [29]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n515_6 )
);
defparam \core/pcpi_div/n515_s3 .INIT=8'hE0;
LUT3 \core/pcpi_div/n515_s4  (
	.I0(\core/pcpi_div/n515_8 ),
	.I1(\core/pcpi_div/n522_6 ),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n515_7 )
);
defparam \core/pcpi_div/n515_s4 .INIT=8'h70;
LUT2 \core/pcpi_div/n518_s3  (
	.I0(\core/pcpi_div/dividend [26]),
	.I1(\core/pcpi_div/dividend [25]),
	.F(\core/pcpi_div/n518_6 )
);
defparam \core/pcpi_div/n518_s3 .INIT=4'h1;
LUT3 \core/pcpi_div/n518_s4  (
	.I0(\core/pcpi_div/n518_8 ),
	.I1(\core/pcpi_div/n522_6 ),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n518_7 )
);
defparam \core/pcpi_div/n518_s4 .INIT=8'h70;
LUT4 \core/pcpi_div/n521_s3  (
	.I0(\core/pcpi_div/dividend [21]),
	.I1(\core/pcpi_div/dividend [20]),
	.I2(\core/pcpi_div/dividend [19]),
	.I3(\core/pcpi_div/n524_6 ),
	.F(\core/pcpi_div/n521_6 )
);
defparam \core/pcpi_div/n521_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n522_s3  (
	.I0(\core/pcpi_div/quotient [21]),
	.I1(\core/pcpi_div/quotient [20]),
	.I2(\core/pcpi_div/quotient [19]),
	.I3(\core/pcpi_div/n525_6 ),
	.F(\core/pcpi_div/n522_6 )
);
defparam \core/pcpi_div/n522_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n524_s3  (
	.I0(\core/pcpi_div/dividend [18]),
	.I1(\core/pcpi_div/dividend [17]),
	.I2(\core/pcpi_div/dividend [16]),
	.I3(\core/pcpi_div/n527_6 ),
	.F(\core/pcpi_div/n524_6 )
);
defparam \core/pcpi_div/n524_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n525_s3  (
	.I0(\core/pcpi_div/quotient [18]),
	.I1(\core/pcpi_div/quotient [17]),
	.I2(\core/pcpi_div/quotient [16]),
	.I3(\core/pcpi_div/n528_6 ),
	.F(\core/pcpi_div/n525_6 )
);
defparam \core/pcpi_div/n525_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n527_s3  (
	.I0(\core/pcpi_div/dividend [15]),
	.I1(\core/pcpi_div/dividend [14]),
	.I2(\core/pcpi_div/dividend [13]),
	.I3(\core/pcpi_div/n530_6 ),
	.F(\core/pcpi_div/n527_6 )
);
defparam \core/pcpi_div/n527_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n528_s3  (
	.I0(\core/pcpi_div/quotient [15]),
	.I1(\core/pcpi_div/quotient [14]),
	.I2(\core/pcpi_div/quotient [13]),
	.I3(\core/pcpi_div/n531_6 ),
	.F(\core/pcpi_div/n528_6 )
);
defparam \core/pcpi_div/n528_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n530_s3  (
	.I0(\core/pcpi_div/dividend [12]),
	.I1(\core/pcpi_div/dividend [11]),
	.I2(\core/pcpi_div/dividend [10]),
	.I3(\core/pcpi_div/n533_6 ),
	.F(\core/pcpi_div/n530_6 )
);
defparam \core/pcpi_div/n530_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n531_s3  (
	.I0(\core/pcpi_div/quotient [12]),
	.I1(\core/pcpi_div/quotient [11]),
	.I2(\core/pcpi_div/quotient [10]),
	.I3(\core/pcpi_div/n534_6 ),
	.F(\core/pcpi_div/n531_6 )
);
defparam \core/pcpi_div/n531_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n533_s3  (
	.I0(\core/pcpi_div/dividend [9]),
	.I1(\core/pcpi_div/dividend [8]),
	.I2(\core/pcpi_div/dividend [7]),
	.I3(\core/pcpi_div/n537_7 ),
	.F(\core/pcpi_div/n533_6 )
);
defparam \core/pcpi_div/n533_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n534_s3  (
	.I0(\core/pcpi_div/quotient [9]),
	.I1(\core/pcpi_div/quotient [8]),
	.I2(\core/pcpi_div/quotient [7]),
	.I3(\core/pcpi_div/n537_6 ),
	.F(\core/pcpi_div/n534_6 )
);
defparam \core/pcpi_div/n534_s3 .INIT=16'h0100;
LUT3 \core/pcpi_div/n536_s2  (
	.I0(\core/pcpi_div/quotient [8]),
	.I1(\core/pcpi_div/quotient [7]),
	.I2(\core/pcpi_div/n537_6 ),
	.F(\core/pcpi_div/n536_5 )
);
defparam \core/pcpi_div/n536_s2 .INIT=8'h10;
LUT3 \core/pcpi_div/n536_s3  (
	.I0(\core/pcpi_div/dividend [8]),
	.I1(\core/pcpi_div/dividend [7]),
	.I2(\core/pcpi_div/n537_7 ),
	.F(\core/pcpi_div/n536_6 )
);
defparam \core/pcpi_div/n536_s3 .INIT=8'h10;
LUT4 \core/pcpi_div/n537_s3  (
	.I0(\core/pcpi_div/quotient [6]),
	.I1(\core/pcpi_div/quotient [5]),
	.I2(\core/pcpi_div/quotient [4]),
	.I3(\core/pcpi_div/n540_6 ),
	.F(\core/pcpi_div/n537_6 )
);
defparam \core/pcpi_div/n537_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n537_s4  (
	.I0(\core/pcpi_div/dividend [6]),
	.I1(\core/pcpi_div/dividend [5]),
	.I2(\core/pcpi_div/dividend [4]),
	.I3(\core/pcpi_div/n539_6 ),
	.F(\core/pcpi_div/n537_7 )
);
defparam \core/pcpi_div/n537_s4 .INIT=16'h0100;
LUT4 \core/pcpi_div/n539_s3  (
	.I0(\core/pcpi_div/dividend [3]),
	.I1(\core/pcpi_div/dividend [2]),
	.I2(\core/pcpi_div/dividend [1]),
	.I3(\core/pcpi_div/dividend [0]),
	.F(\core/pcpi_div/n539_6 )
);
defparam \core/pcpi_div/n539_s3 .INIT=16'h0001;
LUT4 \core/pcpi_div/n540_s3  (
	.I0(\core/pcpi_div/quotient [3]),
	.I1(\core/pcpi_div/quotient [2]),
	.I2(\core/pcpi_div/quotient [1]),
	.I3(\core/pcpi_div/quotient [0]),
	.F(\core/pcpi_div/n540_6 )
);
defparam \core/pcpi_div/n540_s3 .INIT=16'h0001;
LUT3 \core/pcpi_div/n542_s2  (
	.I0(\core/pcpi_div/quotient [2]),
	.I1(\core/pcpi_div/quotient [1]),
	.I2(\core/pcpi_div/quotient [0]),
	.F(\core/pcpi_div/n542_5 )
);
defparam \core/pcpi_div/n542_s2 .INIT=8'h01;
LUT3 \core/pcpi_div/n542_s3  (
	.I0(\core/pcpi_div/dividend [2]),
	.I1(\core/pcpi_div/dividend [1]),
	.I2(\core/pcpi_div/dividend [0]),
	.F(\core/pcpi_div/n542_6 )
);
defparam \core/pcpi_div/n542_s3 .INIT=8'h01;
LUT4 \core/pcpi_div/n773_s2  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op1 [24]),
	.I2(\core/reg_op1 [23]),
	.I3(\core/pcpi_div/n779_5 ),
	.F(\core/pcpi_div/n773_5 )
);
defparam \core/pcpi_div/n773_s2 .INIT=16'h0100;
LUT2 \core/pcpi_div/n773_s3  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n773_6 )
);
defparam \core/pcpi_div/n773_s3 .INIT=4'h4;
LUT4 \core/pcpi_div/n774_s2  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op1 [28]),
	.I2(\core/reg_op1 [27]),
	.I3(\core/reg_op1 [26]),
	.F(\core/pcpi_div/n774_5 )
);
defparam \core/pcpi_div/n774_s2 .INIT=16'h0001;
LUT3 \core/pcpi_div/n774_s3  (
	.I0(\core/pcpi_div/instr_div ),
	.I1(\core/pcpi_div/instr_rem ),
	.I2(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n774_6 )
);
defparam \core/pcpi_div/n774_s3 .INIT=8'hE0;
LUT3 \core/pcpi_div/n775_s2  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op1 [27]),
	.I2(\core/reg_op1 [26]),
	.F(\core/pcpi_div/n775_5 )
);
defparam \core/pcpi_div/n775_s2 .INIT=8'h01;
LUT4 \core/pcpi_div/n779_s2  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/reg_op1 [21]),
	.I2(\core/reg_op1 [20]),
	.I3(\core/pcpi_div/n782_5 ),
	.F(\core/pcpi_div/n779_5 )
);
defparam \core/pcpi_div/n779_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n782_s2  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op1 [18]),
	.I2(\core/reg_op1 [17]),
	.I3(\core/pcpi_div/n785_5 ),
	.F(\core/pcpi_div/n782_5 )
);
defparam \core/pcpi_div/n782_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n785_s2  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op1 [15]),
	.I2(\core/reg_op1 [14]),
	.I3(\core/pcpi_div/n788_5 ),
	.F(\core/pcpi_div/n785_5 )
);
defparam \core/pcpi_div/n785_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n788_s2  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op1 [12]),
	.I2(\core/reg_op1 [11]),
	.I3(\core/pcpi_div/n791_5 ),
	.F(\core/pcpi_div/n788_5 )
);
defparam \core/pcpi_div/n788_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n791_s2  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op1 [9]),
	.I2(\core/reg_op1 [8]),
	.I3(\core/pcpi_div/n794_5 ),
	.F(\core/pcpi_div/n791_5 )
);
defparam \core/pcpi_div/n791_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n794_s2  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/reg_op1 [5]),
	.I3(\core/pcpi_div/n797_5 ),
	.F(\core/pcpi_div/n794_5 )
);
defparam \core/pcpi_div/n794_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n797_s2  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/reg_op1 [2]),
	.I3(\core/pcpi_div/n800_5 ),
	.F(\core/pcpi_div/n797_5 )
);
defparam \core/pcpi_div/n797_s2 .INIT=16'h0100;
LUT2 \core/pcpi_div/n800_s2  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/reg_op1 [1]),
	.F(\core/pcpi_div/n800_5 )
);
defparam \core/pcpi_div/n800_s2 .INIT=4'h1;
LUT2 \core/pcpi_div/n838_s2  (
	.I0(\core/reg_op2 [28]),
	.I1(\core/reg_op2 [29]),
	.F(\core/pcpi_div/n838_5 )
);
defparam \core/pcpi_div/n838_s2 .INIT=4'h1;
LUT3 \core/pcpi_div/n841_s2  (
	.I0(\core/reg_op2 [23]),
	.I1(\core/reg_op2 [24]),
	.I2(\core/pcpi_div/n844_5 ),
	.F(\core/pcpi_div/n841_5 )
);
defparam \core/pcpi_div/n841_s2 .INIT=8'h10;
LUT4 \core/pcpi_div/n844_s2  (
	.I0(\core/reg_op2 [21]),
	.I1(\core/reg_op2 [22]),
	.I2(\core/pcpi_div/n846_6 ),
	.I3(\core/pcpi_div/n846_5 ),
	.F(\core/pcpi_div/n844_5 )
);
defparam \core/pcpi_div/n844_s2 .INIT=16'h1000;
LUT2 \core/pcpi_div/n846_s2  (
	.I0(\core/reg_op2 [19]),
	.I1(\core/reg_op2 [20]),
	.F(\core/pcpi_div/n846_5 )
);
defparam \core/pcpi_div/n846_s2 .INIT=4'h1;
LUT4 \core/pcpi_div/n846_s3  (
	.I0(\core/reg_op2 [16]),
	.I1(\core/reg_op2 [17]),
	.I2(\core/reg_op2 [18]),
	.I3(\core/pcpi_div/n850_5 ),
	.F(\core/pcpi_div/n846_6 )
);
defparam \core/pcpi_div/n846_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n850_s2  (
	.I0(\core/reg_op2 [15]),
	.I1(\core/reg_op2 [14]),
	.I2(\core/reg_op2 [13]),
	.I3(\core/pcpi_div/n853_5 ),
	.F(\core/pcpi_div/n850_5 )
);
defparam \core/pcpi_div/n850_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n853_s2  (
	.I0(\core/reg_op2 [12]),
	.I1(\core/reg_op2 [11]),
	.I2(\core/reg_op2 [10]),
	.I3(\core/pcpi_div/n856_5 ),
	.F(\core/pcpi_div/n853_5 )
);
defparam \core/pcpi_div/n853_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n856_s2  (
	.I0(\core/reg_op2 [7]),
	.I1(\core/reg_op2 [9]),
	.I2(\core/reg_op2 [8]),
	.I3(\core/pcpi_div/n859_5 ),
	.F(\core/pcpi_div/n856_5 )
);
defparam \core/pcpi_div/n856_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n859_s2  (
	.I0(\core/reg_op2 [6]),
	.I1(\core/reg_op2 [5]),
	.I2(\core/reg_op2 [4]),
	.I3(\core/pcpi_div/n862_5 ),
	.F(\core/pcpi_div/n859_5 )
);
defparam \core/pcpi_div/n859_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n862_s2  (
	.I0(\core/reg_op2 [3]),
	.I1(\core/reg_op2 [2]),
	.I2(\core/reg_op2 [1]),
	.I3(\core/reg_op2 [0]),
	.F(\core/pcpi_div/n862_5 )
);
defparam \core/pcpi_div/n862_s2 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s4  (
	.I0(\core/pcpi_div/dividend_31_10 ),
	.I1(\core/pcpi_div/dividend_31_11 ),
	.I2(\core/pcpi_div/dividend_31_12 ),
	.I3(\core/pcpi_div/dividend_31_13 ),
	.F(\core/pcpi_div/dividend_31_8 )
);
defparam \core/pcpi_div/dividend_31_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/dividend_31_s5  (
	.I0(\core/pcpi_div/dividend_31_14 ),
	.I1(\core/pcpi_div/dividend_31_15 ),
	.I2(\core/pcpi_div/dividend_31_16 ),
	.I3(\core/pcpi_div/dividend_31_17 ),
	.F(\core/pcpi_div/dividend_31_9 )
);
defparam \core/pcpi_div/dividend_31_s5 .INIT=16'h8000;
LUT3 \core/pcpi_div/n837_s4  (
	.I0(\core/reg_op2 [25]),
	.I1(\core/reg_op2 [26]),
	.I2(\core/reg_op2 [27]),
	.F(\core/pcpi_div/n837_8 )
);
defparam \core/pcpi_div/n837_s4 .INIT=8'h01;
LUT4 \core/pcpi_div/n515_s5  (
	.I0(\core/pcpi_div/quotient [27]),
	.I1(\core/pcpi_div/quotient [26]),
	.I2(\core/pcpi_div/quotient [25]),
	.I3(\core/pcpi_div/n518_8 ),
	.F(\core/pcpi_div/n515_8 )
);
defparam \core/pcpi_div/n515_s5 .INIT=16'h0100;
LUT3 \core/pcpi_div/n518_s5  (
	.I0(\core/pcpi_div/quotient [24]),
	.I1(\core/pcpi_div/quotient [23]),
	.I2(\core/pcpi_div/quotient [22]),
	.F(\core/pcpi_div/n518_8 )
);
defparam \core/pcpi_div/n518_s5 .INIT=8'h01;
LUT4 \core/pcpi_div/dividend_31_s6  (
	.I0(\core/pcpi_div/divisor [42]),
	.I1(\core/pcpi_div/divisor [41]),
	.I2(\core/pcpi_div/divisor [40]),
	.I3(\core/pcpi_div/divisor [39]),
	.F(\core/pcpi_div/dividend_31_10 )
);
defparam \core/pcpi_div/dividend_31_s6 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s7  (
	.I0(\core/pcpi_div/divisor [46]),
	.I1(\core/pcpi_div/divisor [45]),
	.I2(\core/pcpi_div/divisor [44]),
	.I3(\core/pcpi_div/divisor [43]),
	.F(\core/pcpi_div/dividend_31_11 )
);
defparam \core/pcpi_div/dividend_31_s7 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s8  (
	.I0(\core/pcpi_div/divisor [34]),
	.I1(\core/pcpi_div/divisor [33]),
	.I2(\core/pcpi_div/divisor [32]),
	.I3(\core/pcpi_div/n546_192 ),
	.F(\core/pcpi_div/dividend_31_12 )
);
defparam \core/pcpi_div/dividend_31_s8 .INIT=16'h0100;
LUT4 \core/pcpi_div/dividend_31_s9  (
	.I0(\core/pcpi_div/divisor [38]),
	.I1(\core/pcpi_div/divisor [37]),
	.I2(\core/pcpi_div/divisor [36]),
	.I3(\core/pcpi_div/divisor [35]),
	.F(\core/pcpi_div/dividend_31_13 )
);
defparam \core/pcpi_div/dividend_31_s9 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s10  (
	.I0(\core/pcpi_div/divisor [58]),
	.I1(\core/pcpi_div/divisor [57]),
	.I2(\core/pcpi_div/divisor [56]),
	.I3(\core/pcpi_div/divisor [55]),
	.F(\core/pcpi_div/dividend_31_14 )
);
defparam \core/pcpi_div/dividend_31_s10 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s11  (
	.I0(\core/pcpi_div/divisor [62]),
	.I1(\core/pcpi_div/divisor [61]),
	.I2(\core/pcpi_div/divisor [60]),
	.I3(\core/pcpi_div/divisor [59]),
	.F(\core/pcpi_div/dividend_31_15 )
);
defparam \core/pcpi_div/dividend_31_s11 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s12  (
	.I0(\core/pcpi_div/divisor [50]),
	.I1(\core/pcpi_div/divisor [49]),
	.I2(\core/pcpi_div/divisor [48]),
	.I3(\core/pcpi_div/divisor [47]),
	.F(\core/pcpi_div/dividend_31_16 )
);
defparam \core/pcpi_div/dividend_31_s12 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s13  (
	.I0(\core/pcpi_div/divisor [54]),
	.I1(\core/pcpi_div/divisor [53]),
	.I2(\core/pcpi_div/divisor [52]),
	.I3(\core/pcpi_div/divisor [51]),
	.F(\core/pcpi_div/dividend_31_17 )
);
defparam \core/pcpi_div/dividend_31_s13 .INIT=16'h0001;
LUT4 \core/pcpi_div/n517_s4  (
	.I0(\core/pcpi_div/dividend [27]),
	.I1(\core/pcpi_div/dividend [24]),
	.I2(\core/pcpi_div/dividend [26]),
	.I3(\core/pcpi_div/dividend [25]),
	.F(\core/pcpi_div/n517_8 )
);
defparam \core/pcpi_div/n517_s4 .INIT=16'h0001;
LUT4 \core/pcpi_div/n838_s4  (
	.I0(\core/pcpi_div/n841_5 ),
	.I1(\core/reg_op2 [25]),
	.I2(\core/reg_op2 [26]),
	.I3(\core/reg_op2 [27]),
	.F(\core/pcpi_div/n838_8 )
);
defparam \core/pcpi_div/n838_s4 .INIT=16'h0002;
LUT4 \core/pcpi_div/n838_s5  (
	.I0(\core/reg_op2 [28]),
	.I1(\core/reg_op2 [29]),
	.I2(\core/pcpi_div/n838_8 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n838_10 )
);
defparam \core/pcpi_div/n838_s5 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n517_s5  (
	.I0(\core/pcpi_div/quotient [28]),
	.I1(\core/pcpi_div/n515_8 ),
	.I2(\core/pcpi_div/n522_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n517_10 )
);
defparam \core/pcpi_div/n517_s5 .INIT=16'h95AA;
LUT4 \core/pcpi_div/n520_s3  (
	.I0(\core/pcpi_div/quotient [25]),
	.I1(\core/pcpi_div/n518_8 ),
	.I2(\core/pcpi_div/n522_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n520_7 )
);
defparam \core/pcpi_div/n520_s3 .INIT=16'h95AA;
LUT4 \core/pcpi_div/n847_s2  (
	.I0(\core/reg_op2 [19]),
	.I1(\core/reg_op2 [20]),
	.I2(\core/pcpi_div/n846_6 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n847_6 )
);
defparam \core/pcpi_div/n847_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n802_s2  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/reg_op1 [1]),
	.I2(\core/pcpi_div/n774_6 ),
	.I3(\core/reg_op1 [2]),
	.F(\core/pcpi_div/n802_6 )
);
defparam \core/pcpi_div/n802_s2 .INIT=16'h1FE0;
LUT4 \core/pcpi_div/n545_s1  (
	.I0(\core/pcpi_div/quotient [0]),
	.I1(\core/pcpi_div/dividend [0]),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n545_5 )
);
defparam \core/pcpi_div/n545_s1 .INIT=16'hAAAC;
LUT4 \core/pcpi_div/n544_s3  (
	.I0(\core/pcpi_div/n544_4 ),
	.I1(\core/pcpi_div/n544_5 ),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n544_7 )
);
defparam \core/pcpi_div/n544_s3 .INIT=16'hAAAC;
LUT4 \core/pcpi_div/n543_s3  (
	.I0(\core/pcpi_div/n543_4 ),
	.I1(\core/pcpi_div/n543_5 ),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n543_7 )
);
defparam \core/pcpi_div/n543_s3 .INIT=16'hAAAC;
LUT4 \core/pcpi_div/n541_s3  (
	.I0(\core/pcpi_div/n541_4 ),
	.I1(\core/pcpi_div/n541_5 ),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n541_7 )
);
defparam \core/pcpi_div/n541_s3 .INIT=16'hAAAC;
LUT4 \core/pcpi_div/n537_s5  (
	.I0(\core/pcpi_div/n537_4 ),
	.I1(\core/pcpi_div/n537_5 ),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n537_9 )
);
defparam \core/pcpi_div/n537_s5 .INIT=16'hAAAC;
LUT4 \core/pcpi_div/n519_s3  (
	.I0(\core/pcpi_div/n519_4 ),
	.I1(\core/pcpi_div/n519_5_0 ),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n519_7 )
);
defparam \core/pcpi_div/n519_s3 .INIT=16'h5553;
LUT4 \core/pcpi_div/n516_s3  (
	.I0(\core/pcpi_div/n516_4 ),
	.I1(\core/pcpi_div/n516_5 ),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n516_7 )
);
defparam \core/pcpi_div/n516_s3 .INIT=16'hAAA3;
LUT4 \core/pcpi_div/n514_s4  (
	.I0(\core/pcpi_div/n514_4 ),
	.I1(\core/pcpi_div/n514_5 ),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n514_8 )
);
defparam \core/pcpi_div/n514_s4 .INIT=16'h5553;
LUT4 \core/pcpi_div/instr_any_div_rem_s2  (
	.I0(\core/pcpi_div/instr_remu ),
	.I1(\core/pcpi_div/instr_rem ),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/instr_any_div_rem )
);
defparam \core/pcpi_div/instr_any_div_rem_s2 .INIT=16'hFFFE;
LUT4 \core/pcpi_div/n868_s1  (
	.I0(\core/pcpi_div/divisor [32]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n868_5 )
);
defparam \core/pcpi_div/n868_s1 .INIT=16'hACAA;
LUT4 \core/pcpi_div/n867_s2  (
	.I0(\core/pcpi_div/n867_4 ),
	.I1(\core/pcpi_div/divisor [33]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n867_6 )
);
defparam \core/pcpi_div/n867_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n866_s2  (
	.I0(\core/pcpi_div/n866_4 ),
	.I1(\core/pcpi_div/divisor [34]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n866_6 )
);
defparam \core/pcpi_div/n866_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n864_s2  (
	.I0(\core/pcpi_div/n864_4 ),
	.I1(\core/pcpi_div/divisor [36]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n864_6 )
);
defparam \core/pcpi_div/n864_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n863_s2  (
	.I0(\core/pcpi_div/n863_4 ),
	.I1(\core/pcpi_div/divisor [37]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n863_6 )
);
defparam \core/pcpi_div/n863_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n861_s2  (
	.I0(\core/pcpi_div/n861_4 ),
	.I1(\core/pcpi_div/divisor [39]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n861_6 )
);
defparam \core/pcpi_div/n861_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n860_s2  (
	.I0(\core/pcpi_div/n860_4 ),
	.I1(\core/pcpi_div/divisor [40]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n860_6 )
);
defparam \core/pcpi_div/n860_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n858_s2  (
	.I0(\core/pcpi_div/n858_4 ),
	.I1(\core/pcpi_div/divisor [42]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n858_6 )
);
defparam \core/pcpi_div/n858_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n857_s2  (
	.I0(\core/pcpi_div/n857_4 ),
	.I1(\core/pcpi_div/divisor [43]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n857_6 )
);
defparam \core/pcpi_div/n857_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n855_s2  (
	.I0(\core/pcpi_div/n855_4 ),
	.I1(\core/pcpi_div/divisor [45]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n855_6 )
);
defparam \core/pcpi_div/n855_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n854_s2  (
	.I0(\core/pcpi_div/n854_4 ),
	.I1(\core/pcpi_div/divisor [46]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n854_6 )
);
defparam \core/pcpi_div/n854_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n852_s2  (
	.I0(\core/pcpi_div/n852_4 ),
	.I1(\core/pcpi_div/divisor [48]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n852_6 )
);
defparam \core/pcpi_div/n852_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n851_s2  (
	.I0(\core/pcpi_div/n851_4 ),
	.I1(\core/pcpi_div/divisor [49]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n851_6 )
);
defparam \core/pcpi_div/n851_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n849_s2  (
	.I0(\core/pcpi_div/n849_4 ),
	.I1(\core/pcpi_div/divisor [51]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n849_6 )
);
defparam \core/pcpi_div/n849_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n848_s2  (
	.I0(\core/pcpi_div/n848_4 ),
	.I1(\core/pcpi_div/divisor [52]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n848_6 )
);
defparam \core/pcpi_div/n848_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n845_s2  (
	.I0(\core/pcpi_div/n845_4 ),
	.I1(\core/pcpi_div/divisor [55]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n845_6 )
);
defparam \core/pcpi_div/n845_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n844_s3  (
	.I0(\core/pcpi_div/n844_4 ),
	.I1(\core/pcpi_div/divisor [56]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n844_7 )
);
defparam \core/pcpi_div/n844_s3 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n843_s2  (
	.I0(\core/pcpi_div/n843_4 ),
	.I1(\core/pcpi_div/divisor [57]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n843_6 )
);
defparam \core/pcpi_div/n843_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n842_s2  (
	.I0(\core/pcpi_div/n842_4 ),
	.I1(\core/pcpi_div/divisor [58]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n842_6 )
);
defparam \core/pcpi_div/n842_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n840_s2  (
	.I0(\core/pcpi_div/n840_4 ),
	.I1(\core/pcpi_div/divisor [60]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n840_6 )
);
defparam \core/pcpi_div/n840_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n839_s2  (
	.I0(\core/pcpi_div/n839_4 ),
	.I1(\core/pcpi_div/divisor [61]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n839_6 )
);
defparam \core/pcpi_div/n839_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n804_s1  (
	.I0(\core/pcpi_div/n673_3 ),
	.I1(\core/reg_op1 [0]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n804_5 )
);
defparam \core/pcpi_div/n804_s1 .INIT=16'hACAA;
LUT4 \core/pcpi_div/n803_s2  (
	.I0(\core/pcpi_div/n803_4 ),
	.I1(\core/pcpi_div/n672_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n803_6 )
);
defparam \core/pcpi_div/n803_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n802_s3  (
	.I0(\core/pcpi_div/n802_6 ),
	.I1(\core/pcpi_div/n671_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n802_8 )
);
defparam \core/pcpi_div/n802_s3 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n801_s2  (
	.I0(\core/pcpi_div/n801_4 ),
	.I1(\core/pcpi_div/n670_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n801_6 )
);
defparam \core/pcpi_div/n801_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n799_s2  (
	.I0(\core/pcpi_div/n799_4 ),
	.I1(\core/pcpi_div/n668_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n799_6 )
);
defparam \core/pcpi_div/n799_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n798_s2  (
	.I0(\core/pcpi_div/n798_4 ),
	.I1(\core/pcpi_div/n667_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n798_6 )
);
defparam \core/pcpi_div/n798_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n796_s2  (
	.I0(\core/pcpi_div/n796_4 ),
	.I1(\core/pcpi_div/n665_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n796_6 )
);
defparam \core/pcpi_div/n796_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n795_s2  (
	.I0(\core/pcpi_div/n795_4 ),
	.I1(\core/pcpi_div/n664_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n795_6 )
);
defparam \core/pcpi_div/n795_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n793_s2  (
	.I0(\core/pcpi_div/n793_4 ),
	.I1(\core/pcpi_div/n662_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n793_6 )
);
defparam \core/pcpi_div/n793_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n792_s2  (
	.I0(\core/pcpi_div/n792_4 ),
	.I1(\core/pcpi_div/n661_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n792_6 )
);
defparam \core/pcpi_div/n792_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n790_s2  (
	.I0(\core/pcpi_div/n790_4 ),
	.I1(\core/pcpi_div/n659_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n790_6 )
);
defparam \core/pcpi_div/n790_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n789_s2  (
	.I0(\core/pcpi_div/n789_4 ),
	.I1(\core/pcpi_div/n658_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n789_6 )
);
defparam \core/pcpi_div/n789_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n787_s2  (
	.I0(\core/pcpi_div/n787_4 ),
	.I1(\core/pcpi_div/n656_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n787_6 )
);
defparam \core/pcpi_div/n787_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n786_s2  (
	.I0(\core/pcpi_div/n786_4 ),
	.I1(\core/pcpi_div/n655_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n786_6 )
);
defparam \core/pcpi_div/n786_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n784_s2  (
	.I0(\core/pcpi_div/n784_4 ),
	.I1(\core/pcpi_div/n653_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n784_6 )
);
defparam \core/pcpi_div/n784_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n783_s2  (
	.I0(\core/pcpi_div/n783_4 ),
	.I1(\core/pcpi_div/n652_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n783_6 )
);
defparam \core/pcpi_div/n783_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n781_s2  (
	.I0(\core/pcpi_div/n781_4 ),
	.I1(\core/pcpi_div/n650_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n781_6 )
);
defparam \core/pcpi_div/n781_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n780_s2  (
	.I0(\core/pcpi_div/n780_4 ),
	.I1(\core/pcpi_div/n649_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n780_6 )
);
defparam \core/pcpi_div/n780_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n778_s2  (
	.I0(\core/pcpi_div/n778_4 ),
	.I1(\core/pcpi_div/n647_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n778_6 )
);
defparam \core/pcpi_div/n778_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n777_s2  (
	.I0(\core/pcpi_div/n777_4 ),
	.I1(\core/pcpi_div/n646_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n777_6 )
);
defparam \core/pcpi_div/n777_s2 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n775_s3  (
	.I0(\core/pcpi_div/n775_4 ),
	.I1(\core/pcpi_div/n644_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n775_7 )
);
defparam \core/pcpi_div/n775_s3 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n774_s4  (
	.I0(\core/pcpi_div/n774_4 ),
	.I1(\core/pcpi_div/n643_3 ),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n774_8 )
);
defparam \core/pcpi_div/n774_s4 .INIT=16'hCACC;
LUT4 \core/pcpi_div/n1784_s2  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n1784_7 )
);
defparam \core/pcpi_div/n1784_s2 .INIT=16'h7F77;
LUT4 \core/pcpi_div/n1783_s2  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n1783_7 )
);
defparam \core/pcpi_div/n1783_s2 .INIT=16'h0800;
LUT3 \core/pcpi_div/divisor_30_s3  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(\core/pcpi_div/n318_3 ),
	.F(\core/pcpi_div/divisor_30_8 )
);
defparam \core/pcpi_div/divisor_30_s3 .INIT=8'h08;
LUT4 \core/pcpi_div/quotient_0_s4  (
	.I0(\core/pcpi_div/quotient_msk [0]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_0_9 )
);
defparam \core/pcpi_div/quotient_0_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_1_s4  (
	.I0(\core/pcpi_div/quotient_msk [1]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_1_9 )
);
defparam \core/pcpi_div/quotient_1_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_2_s4  (
	.I0(\core/pcpi_div/quotient_msk [2]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_2_9 )
);
defparam \core/pcpi_div/quotient_2_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_3_s4  (
	.I0(\core/pcpi_div/quotient_msk [3]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_3_9 )
);
defparam \core/pcpi_div/quotient_3_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_4_s4  (
	.I0(\core/pcpi_div/quotient_msk [4]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_4_9 )
);
defparam \core/pcpi_div/quotient_4_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_5_s4  (
	.I0(\core/pcpi_div/quotient_msk [5]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_5_9 )
);
defparam \core/pcpi_div/quotient_5_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_6_s4  (
	.I0(\core/pcpi_div/quotient_msk [6]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_6_9 )
);
defparam \core/pcpi_div/quotient_6_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_7_s4  (
	.I0(\core/pcpi_div/quotient_msk [7]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_7_9 )
);
defparam \core/pcpi_div/quotient_7_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_8_s4  (
	.I0(\core/pcpi_div/quotient_msk [8]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_8_9 )
);
defparam \core/pcpi_div/quotient_8_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_9_s4  (
	.I0(\core/pcpi_div/quotient_msk [9]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_9_9 )
);
defparam \core/pcpi_div/quotient_9_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_10_s4  (
	.I0(\core/pcpi_div/quotient_msk [10]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_10_9 )
);
defparam \core/pcpi_div/quotient_10_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_11_s4  (
	.I0(\core/pcpi_div/quotient_msk [11]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_11_9 )
);
defparam \core/pcpi_div/quotient_11_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_12_s4  (
	.I0(\core/pcpi_div/quotient_msk [12]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_12_9 )
);
defparam \core/pcpi_div/quotient_12_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_13_s4  (
	.I0(\core/pcpi_div/quotient_msk [13]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_13_9 )
);
defparam \core/pcpi_div/quotient_13_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_14_s4  (
	.I0(\core/pcpi_div/quotient_msk [14]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_14_9 )
);
defparam \core/pcpi_div/quotient_14_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_15_s4  (
	.I0(\core/pcpi_div/quotient_msk [15]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_15_9 )
);
defparam \core/pcpi_div/quotient_15_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_16_s4  (
	.I0(\core/pcpi_div/quotient_msk [16]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_16_9 )
);
defparam \core/pcpi_div/quotient_16_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_17_s4  (
	.I0(\core/pcpi_div/quotient_msk [17]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_17_9 )
);
defparam \core/pcpi_div/quotient_17_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_18_s4  (
	.I0(\core/pcpi_div/quotient_msk [18]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_18_9 )
);
defparam \core/pcpi_div/quotient_18_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_19_s4  (
	.I0(\core/pcpi_div/quotient_msk [19]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_19_9 )
);
defparam \core/pcpi_div/quotient_19_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_20_s4  (
	.I0(\core/pcpi_div/quotient_msk [20]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_20_9 )
);
defparam \core/pcpi_div/quotient_20_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_21_s4  (
	.I0(\core/pcpi_div/quotient_msk [21]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_21_9 )
);
defparam \core/pcpi_div/quotient_21_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_22_s4  (
	.I0(\core/pcpi_div/quotient_msk [22]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_22_9 )
);
defparam \core/pcpi_div/quotient_22_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_23_s4  (
	.I0(\core/pcpi_div/quotient_msk [23]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_23_9 )
);
defparam \core/pcpi_div/quotient_23_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_24_s4  (
	.I0(\core/pcpi_div/quotient_msk [24]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_24_9 )
);
defparam \core/pcpi_div/quotient_24_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_25_s4  (
	.I0(\core/pcpi_div/quotient_msk [25]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_25_9 )
);
defparam \core/pcpi_div/quotient_25_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_26_s4  (
	.I0(\core/pcpi_div/quotient_msk [26]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_26_9 )
);
defparam \core/pcpi_div/quotient_26_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_27_s4  (
	.I0(\core/pcpi_div/quotient_msk [27]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_27_9 )
);
defparam \core/pcpi_div/quotient_27_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_28_s4  (
	.I0(\core/pcpi_div/quotient_msk [28]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_28_9 )
);
defparam \core/pcpi_div/quotient_28_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_29_s4  (
	.I0(\core/pcpi_div/quotient_msk [29]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_29_9 )
);
defparam \core/pcpi_div/quotient_29_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_30_s4  (
	.I0(\core/pcpi_div/quotient_msk [30]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_30_9 )
);
defparam \core/pcpi_div/quotient_30_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_31_s4  (
	.I0(\core/pcpi_div/quotient_msk [31]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_31_9 )
);
defparam \core/pcpi_div/quotient_31_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/dividend_31_s14  (
	.I0(\core/pcpi_div/n1783_7 ),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/dividend_31_19 )
);
defparam \core/pcpi_div/dividend_31_s14 .INIT=16'hEAAA;
LUT4 \core/pcpi_div/divisor_62_s3  (
	.I0(\core/pcpi_div/n1783_7 ),
	.I1(resetn_in),
	.I2(rstdly[15]),
	.I3(\core/pcpi_div/n318_3 ),
	.F(\core/pcpi_div/divisor_62_8 )
);
defparam \core/pcpi_div/divisor_62_s3 .INIT=16'hAAEA;
LUT4 \core/pcpi_div/start_s2  (
	.I0(\core/pcpi_div/running ),
	.I1(\core/pcpi_div/pcpi_wait_q ),
	.I2(\core/pcpi_div_wait ),
	.I3(\core/pcpi_div/n318_3 ),
	.F(\core/pcpi_div/start_6 )
);
defparam \core/pcpi_div/start_s2 .INIT=16'h30BA;
LUT2 \core/pcpi_div/start_s3  (
	.I0(\core/pcpi_div/pcpi_wait_q ),
	.I1(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/start )
);
defparam \core/pcpi_div/start_s3 .INIT=4'h4;
DFFR \core/pcpi_div/instr_divu_s0  (
	.D(\core/pcpi_div/n34_3 ),
	.CLK(clk_in),
	.RESET(\core/pcpi_div/n38_4 ),
	.Q(\core/pcpi_div/instr_divu )
);
defparam \core/pcpi_div/instr_divu_s0 .INIT=1'b0;
DFFR \core/pcpi_div/instr_rem_s0  (
	.D(\core/pcpi_div/n35_3 ),
	.CLK(clk_in),
	.RESET(\core/pcpi_div/n38_4 ),
	.Q(\core/pcpi_div/instr_rem )
);
defparam \core/pcpi_div/instr_rem_s0 .INIT=1'b0;
DFFR \core/pcpi_div/instr_remu_s0  (
	.D(\core/pcpi_div/n36_3 ),
	.CLK(clk_in),
	.RESET(\core/pcpi_div/n38_4 ),
	.Q(\core/pcpi_div/instr_remu )
);
defparam \core/pcpi_div/instr_remu_s0 .INIT=1'b0;
DFFR \core/pcpi_div/pcpi_wait_s0  (
	.D(\core/pcpi_div/instr_any_div_rem ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/pcpi_div_wait )
);
defparam \core/pcpi_div/pcpi_wait_s0 .INIT=1'b0;
DFFR \core/pcpi_div/pcpi_wait_q_s0  (
	.D(\core/pcpi_div_wait ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/pcpi_div/pcpi_wait_q )
);
defparam \core/pcpi_div/pcpi_wait_q_s0 .INIT=1'b0;
DFFR \core/pcpi_div/pcpi_ready_s0  (
	.D(\core/pcpi_div/n318_3 ),
	.CLK(clk_in),
	.RESET(\core/pcpi_div/n1784_7 ),
	.Q(\core/pcpi_div_ready )
);
defparam \core/pcpi_div/pcpi_ready_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_31_s0  (
	.D(\core/pcpi_div/n514_8 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [31])
);
defparam \core/pcpi_div/pcpi_rd_31_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_30_s0  (
	.D(\core/pcpi_div/n515_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [30])
);
defparam \core/pcpi_div/pcpi_rd_30_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_29_s0  (
	.D(\core/pcpi_div/n516_7 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [29])
);
defparam \core/pcpi_div/pcpi_rd_29_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_28_s0  (
	.D(\core/pcpi_div/n517_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [28])
);
defparam \core/pcpi_div/pcpi_rd_28_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_27_s0  (
	.D(\core/pcpi_div/n518_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [27])
);
defparam \core/pcpi_div/pcpi_rd_27_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_26_s0  (
	.D(\core/pcpi_div/n519_7 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [26])
);
defparam \core/pcpi_div/pcpi_rd_26_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_25_s0  (
	.D(\core/pcpi_div/n520_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [25])
);
defparam \core/pcpi_div/pcpi_rd_25_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_24_s0  (
	.D(\core/pcpi_div/n521_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [24])
);
defparam \core/pcpi_div/pcpi_rd_24_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_23_s0  (
	.D(\core/pcpi_div/n522_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [23])
);
defparam \core/pcpi_div/pcpi_rd_23_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_22_s0  (
	.D(\core/pcpi_div/n523_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [22])
);
defparam \core/pcpi_div/pcpi_rd_22_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_21_s0  (
	.D(\core/pcpi_div/n524_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [21])
);
defparam \core/pcpi_div/pcpi_rd_21_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_20_s0  (
	.D(\core/pcpi_div/n525_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [20])
);
defparam \core/pcpi_div/pcpi_rd_20_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_19_s0  (
	.D(\core/pcpi_div/n526_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [19])
);
defparam \core/pcpi_div/pcpi_rd_19_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_18_s0  (
	.D(\core/pcpi_div/n527_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [18])
);
defparam \core/pcpi_div/pcpi_rd_18_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_17_s0  (
	.D(\core/pcpi_div/n528_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [17])
);
defparam \core/pcpi_div/pcpi_rd_17_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_16_s0  (
	.D(\core/pcpi_div/n529_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [16])
);
defparam \core/pcpi_div/pcpi_rd_16_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_15_s0  (
	.D(\core/pcpi_div/n530_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [15])
);
defparam \core/pcpi_div/pcpi_rd_15_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_14_s0  (
	.D(\core/pcpi_div/n531_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [14])
);
defparam \core/pcpi_div/pcpi_rd_14_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_13_s0  (
	.D(\core/pcpi_div/n532_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [13])
);
defparam \core/pcpi_div/pcpi_rd_13_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_12_s0  (
	.D(\core/pcpi_div/n533_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [12])
);
defparam \core/pcpi_div/pcpi_rd_12_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_11_s0  (
	.D(\core/pcpi_div/n534_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [11])
);
defparam \core/pcpi_div/pcpi_rd_11_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_10_s0  (
	.D(\core/pcpi_div/n535_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [10])
);
defparam \core/pcpi_div/pcpi_rd_10_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_9_s0  (
	.D(\core/pcpi_div/n536_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [9])
);
defparam \core/pcpi_div/pcpi_rd_9_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_8_s0  (
	.D(\core/pcpi_div/n537_9 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [8])
);
defparam \core/pcpi_div/pcpi_rd_8_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_7_s0  (
	.D(\core/pcpi_div/n538_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [7])
);
defparam \core/pcpi_div/pcpi_rd_7_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_6_s0  (
	.D(\core/pcpi_div/n539_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [6])
);
defparam \core/pcpi_div/pcpi_rd_6_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_5_s0  (
	.D(\core/pcpi_div/n540_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [5])
);
defparam \core/pcpi_div/pcpi_rd_5_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_4_s0  (
	.D(\core/pcpi_div/n541_7 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [4])
);
defparam \core/pcpi_div/pcpi_rd_4_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_3_s0  (
	.D(\core/pcpi_div/n542_3 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [3])
);
defparam \core/pcpi_div/pcpi_rd_3_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_2_s0  (
	.D(\core/pcpi_div/n543_7 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [2])
);
defparam \core/pcpi_div/pcpi_rd_2_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_1_s0  (
	.D(\core/pcpi_div/n544_7 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [1])
);
defparam \core/pcpi_div/pcpi_rd_1_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_0_s0  (
	.D(\core/pcpi_div/n545_5 ),
	.CLK(clk_in),
	.Q(\core/pcpi_div_rd [0])
);
defparam \core/pcpi_div/pcpi_rd_0_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_31_s0  (
	.D(\core/pcpi_div/n773_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [31])
);
defparam \core/pcpi_div/dividend_31_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_30_s0  (
	.D(\core/pcpi_div/n774_8 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [30])
);
defparam \core/pcpi_div/dividend_30_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_29_s0  (
	.D(\core/pcpi_div/n775_7 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [29])
);
defparam \core/pcpi_div/dividend_29_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_28_s0  (
	.D(\core/pcpi_div/n776_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [28])
);
defparam \core/pcpi_div/dividend_28_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_27_s0  (
	.D(\core/pcpi_div/n777_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [27])
);
defparam \core/pcpi_div/dividend_27_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_26_s0  (
	.D(\core/pcpi_div/n778_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [26])
);
defparam \core/pcpi_div/dividend_26_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_25_s0  (
	.D(\core/pcpi_div/n779_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [25])
);
defparam \core/pcpi_div/dividend_25_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_24_s0  (
	.D(\core/pcpi_div/n780_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [24])
);
defparam \core/pcpi_div/dividend_24_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_23_s0  (
	.D(\core/pcpi_div/n781_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [23])
);
defparam \core/pcpi_div/dividend_23_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_22_s0  (
	.D(\core/pcpi_div/n782_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [22])
);
defparam \core/pcpi_div/dividend_22_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_21_s0  (
	.D(\core/pcpi_div/n783_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [21])
);
defparam \core/pcpi_div/dividend_21_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_20_s0  (
	.D(\core/pcpi_div/n784_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [20])
);
defparam \core/pcpi_div/dividend_20_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_19_s0  (
	.D(\core/pcpi_div/n785_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [19])
);
defparam \core/pcpi_div/dividend_19_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_18_s0  (
	.D(\core/pcpi_div/n786_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [18])
);
defparam \core/pcpi_div/dividend_18_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_17_s0  (
	.D(\core/pcpi_div/n787_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [17])
);
defparam \core/pcpi_div/dividend_17_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_16_s0  (
	.D(\core/pcpi_div/n788_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [16])
);
defparam \core/pcpi_div/dividend_16_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_15_s0  (
	.D(\core/pcpi_div/n789_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [15])
);
defparam \core/pcpi_div/dividend_15_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_14_s0  (
	.D(\core/pcpi_div/n790_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [14])
);
defparam \core/pcpi_div/dividend_14_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_13_s0  (
	.D(\core/pcpi_div/n791_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [13])
);
defparam \core/pcpi_div/dividend_13_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_12_s0  (
	.D(\core/pcpi_div/n792_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [12])
);
defparam \core/pcpi_div/dividend_12_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_11_s0  (
	.D(\core/pcpi_div/n793_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [11])
);
defparam \core/pcpi_div/dividend_11_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_10_s0  (
	.D(\core/pcpi_div/n794_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [10])
);
defparam \core/pcpi_div/dividend_10_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_9_s0  (
	.D(\core/pcpi_div/n795_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [9])
);
defparam \core/pcpi_div/dividend_9_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_8_s0  (
	.D(\core/pcpi_div/n796_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [8])
);
defparam \core/pcpi_div/dividend_8_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_7_s0  (
	.D(\core/pcpi_div/n797_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [7])
);
defparam \core/pcpi_div/dividend_7_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_6_s0  (
	.D(\core/pcpi_div/n798_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [6])
);
defparam \core/pcpi_div/dividend_6_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_5_s0  (
	.D(\core/pcpi_div/n799_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [5])
);
defparam \core/pcpi_div/dividend_5_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_4_s0  (
	.D(\core/pcpi_div/n800_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [4])
);
defparam \core/pcpi_div/dividend_4_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_3_s0  (
	.D(\core/pcpi_div/n801_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [3])
);
defparam \core/pcpi_div/dividend_3_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_2_s0  (
	.D(\core/pcpi_div/n802_8 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [2])
);
defparam \core/pcpi_div/dividend_2_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_1_s0  (
	.D(\core/pcpi_div/n803_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [1])
);
defparam \core/pcpi_div/dividend_1_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_0_s0  (
	.D(\core/pcpi_div/n804_5 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [0])
);
defparam \core/pcpi_div/dividend_0_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_62_s0  (
	.D(\core/pcpi_div/n837_5 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [62])
);
defparam \core/pcpi_div/divisor_62_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_61_s0  (
	.D(\core/pcpi_div/n838_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [61])
);
defparam \core/pcpi_div/divisor_61_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_60_s0  (
	.D(\core/pcpi_div/n839_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [60])
);
defparam \core/pcpi_div/divisor_60_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_59_s0  (
	.D(\core/pcpi_div/n840_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [59])
);
defparam \core/pcpi_div/divisor_59_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_58_s0  (
	.D(\core/pcpi_div/n841_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [58])
);
defparam \core/pcpi_div/divisor_58_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_57_s0  (
	.D(\core/pcpi_div/n842_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [57])
);
defparam \core/pcpi_div/divisor_57_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_56_s0  (
	.D(\core/pcpi_div/n843_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [56])
);
defparam \core/pcpi_div/divisor_56_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_55_s0  (
	.D(\core/pcpi_div/n844_7 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [55])
);
defparam \core/pcpi_div/divisor_55_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_54_s0  (
	.D(\core/pcpi_div/n845_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [54])
);
defparam \core/pcpi_div/divisor_54_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_53_s0  (
	.D(\core/pcpi_div/n846_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [53])
);
defparam \core/pcpi_div/divisor_53_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_52_s0  (
	.D(\core/pcpi_div/n847_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [52])
);
defparam \core/pcpi_div/divisor_52_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_51_s0  (
	.D(\core/pcpi_div/n848_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [51])
);
defparam \core/pcpi_div/divisor_51_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_50_s0  (
	.D(\core/pcpi_div/n849_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [50])
);
defparam \core/pcpi_div/divisor_50_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_49_s0  (
	.D(\core/pcpi_div/n850_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [49])
);
defparam \core/pcpi_div/divisor_49_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_48_s0  (
	.D(\core/pcpi_div/n851_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [48])
);
defparam \core/pcpi_div/divisor_48_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_47_s0  (
	.D(\core/pcpi_div/n852_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [47])
);
defparam \core/pcpi_div/divisor_47_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_46_s0  (
	.D(\core/pcpi_div/n853_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [46])
);
defparam \core/pcpi_div/divisor_46_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_45_s0  (
	.D(\core/pcpi_div/n854_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [45])
);
defparam \core/pcpi_div/divisor_45_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_44_s0  (
	.D(\core/pcpi_div/n855_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [44])
);
defparam \core/pcpi_div/divisor_44_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_43_s0  (
	.D(\core/pcpi_div/n856_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [43])
);
defparam \core/pcpi_div/divisor_43_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_42_s0  (
	.D(\core/pcpi_div/n857_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [42])
);
defparam \core/pcpi_div/divisor_42_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_41_s0  (
	.D(\core/pcpi_div/n858_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [41])
);
defparam \core/pcpi_div/divisor_41_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_40_s0  (
	.D(\core/pcpi_div/n859_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [40])
);
defparam \core/pcpi_div/divisor_40_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_39_s0  (
	.D(\core/pcpi_div/n860_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [39])
);
defparam \core/pcpi_div/divisor_39_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_38_s0  (
	.D(\core/pcpi_div/n861_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [38])
);
defparam \core/pcpi_div/divisor_38_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_37_s0  (
	.D(\core/pcpi_div/n862_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [37])
);
defparam \core/pcpi_div/divisor_37_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_36_s0  (
	.D(\core/pcpi_div/n863_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [36])
);
defparam \core/pcpi_div/divisor_36_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_35_s0  (
	.D(\core/pcpi_div/n864_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [35])
);
defparam \core/pcpi_div/divisor_35_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_34_s0  (
	.D(\core/pcpi_div/n865_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [34])
);
defparam \core/pcpi_div/divisor_34_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_33_s0  (
	.D(\core/pcpi_div/n866_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [33])
);
defparam \core/pcpi_div/divisor_33_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_32_s0  (
	.D(\core/pcpi_div/n867_6 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [32])
);
defparam \core/pcpi_div/divisor_32_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_31_s0  (
	.D(\core/pcpi_div/n868_5 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [31])
);
defparam \core/pcpi_div/divisor_31_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_30_s0  (
	.D(\core/pcpi_div/divisor [31]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [30])
);
defparam \core/pcpi_div/divisor_30_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_29_s0  (
	.D(\core/pcpi_div/divisor [30]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [29])
);
defparam \core/pcpi_div/divisor_29_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_28_s0  (
	.D(\core/pcpi_div/divisor [29]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [28])
);
defparam \core/pcpi_div/divisor_28_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_27_s0  (
	.D(\core/pcpi_div/divisor [28]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [27])
);
defparam \core/pcpi_div/divisor_27_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_26_s0  (
	.D(\core/pcpi_div/divisor [27]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [26])
);
defparam \core/pcpi_div/divisor_26_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_25_s0  (
	.D(\core/pcpi_div/divisor [26]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [25])
);
defparam \core/pcpi_div/divisor_25_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_24_s0  (
	.D(\core/pcpi_div/divisor [25]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [24])
);
defparam \core/pcpi_div/divisor_24_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_23_s0  (
	.D(\core/pcpi_div/divisor [24]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [23])
);
defparam \core/pcpi_div/divisor_23_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_22_s0  (
	.D(\core/pcpi_div/divisor [23]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [22])
);
defparam \core/pcpi_div/divisor_22_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_21_s0  (
	.D(\core/pcpi_div/divisor [22]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [21])
);
defparam \core/pcpi_div/divisor_21_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_20_s0  (
	.D(\core/pcpi_div/divisor [21]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [20])
);
defparam \core/pcpi_div/divisor_20_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_19_s0  (
	.D(\core/pcpi_div/divisor [20]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [19])
);
defparam \core/pcpi_div/divisor_19_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_18_s0  (
	.D(\core/pcpi_div/divisor [19]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [18])
);
defparam \core/pcpi_div/divisor_18_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_17_s0  (
	.D(\core/pcpi_div/divisor [18]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [17])
);
defparam \core/pcpi_div/divisor_17_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_16_s0  (
	.D(\core/pcpi_div/divisor [17]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [16])
);
defparam \core/pcpi_div/divisor_16_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_15_s0  (
	.D(\core/pcpi_div/divisor [16]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [15])
);
defparam \core/pcpi_div/divisor_15_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_14_s0  (
	.D(\core/pcpi_div/divisor [15]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [14])
);
defparam \core/pcpi_div/divisor_14_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_13_s0  (
	.D(\core/pcpi_div/divisor [14]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [13])
);
defparam \core/pcpi_div/divisor_13_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_12_s0  (
	.D(\core/pcpi_div/divisor [13]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [12])
);
defparam \core/pcpi_div/divisor_12_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_11_s0  (
	.D(\core/pcpi_div/divisor [12]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [11])
);
defparam \core/pcpi_div/divisor_11_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_10_s0  (
	.D(\core/pcpi_div/divisor [11]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [10])
);
defparam \core/pcpi_div/divisor_10_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_9_s0  (
	.D(\core/pcpi_div/divisor [10]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [9])
);
defparam \core/pcpi_div/divisor_9_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_8_s0  (
	.D(\core/pcpi_div/divisor [9]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [8])
);
defparam \core/pcpi_div/divisor_8_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_7_s0  (
	.D(\core/pcpi_div/divisor [8]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [7])
);
defparam \core/pcpi_div/divisor_7_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_6_s0  (
	.D(\core/pcpi_div/divisor [7]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [6])
);
defparam \core/pcpi_div/divisor_6_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_5_s0  (
	.D(\core/pcpi_div/divisor [6]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [5])
);
defparam \core/pcpi_div/divisor_5_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_4_s0  (
	.D(\core/pcpi_div/divisor [5]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [4])
);
defparam \core/pcpi_div/divisor_4_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_3_s0  (
	.D(\core/pcpi_div/divisor [4]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [3])
);
defparam \core/pcpi_div/divisor_3_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_2_s0  (
	.D(\core/pcpi_div/divisor [3]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [2])
);
defparam \core/pcpi_div/divisor_2_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_1_s0  (
	.D(\core/pcpi_div/divisor [2]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [1])
);
defparam \core/pcpi_div/divisor_1_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_0_s0  (
	.D(\core/pcpi_div/divisor [1]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [0])
);
defparam \core/pcpi_div/divisor_0_s0 .INIT=1'b0;
DFFE \core/pcpi_div/outsign_s0  (
	.D(\core/pcpi_div/n316_3 ),
	.CLK(clk_in),
	.CE(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/outsign )
);
defparam \core/pcpi_div/outsign_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_31_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_31_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [31])
);
defparam \core/pcpi_div/quotient_31_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_30_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_30_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [30])
);
defparam \core/pcpi_div/quotient_30_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_29_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_29_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [29])
);
defparam \core/pcpi_div/quotient_29_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_28_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_28_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [28])
);
defparam \core/pcpi_div/quotient_28_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_27_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_27_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [27])
);
defparam \core/pcpi_div/quotient_27_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_26_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_26_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [26])
);
defparam \core/pcpi_div/quotient_26_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_25_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_25_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [25])
);
defparam \core/pcpi_div/quotient_25_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_24_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_24_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [24])
);
defparam \core/pcpi_div/quotient_24_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_23_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_23_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [23])
);
defparam \core/pcpi_div/quotient_23_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_22_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_22_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [22])
);
defparam \core/pcpi_div/quotient_22_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_21_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_21_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [21])
);
defparam \core/pcpi_div/quotient_21_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_20_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_20_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [20])
);
defparam \core/pcpi_div/quotient_20_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_19_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_19_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [19])
);
defparam \core/pcpi_div/quotient_19_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_18_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_18_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [18])
);
defparam \core/pcpi_div/quotient_18_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_17_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_17_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [17])
);
defparam \core/pcpi_div/quotient_17_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_16_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_16_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [16])
);
defparam \core/pcpi_div/quotient_16_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_15_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_15_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [15])
);
defparam \core/pcpi_div/quotient_15_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_14_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_14_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [14])
);
defparam \core/pcpi_div/quotient_14_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_13_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_13_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [13])
);
defparam \core/pcpi_div/quotient_13_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_12_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_12_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [12])
);
defparam \core/pcpi_div/quotient_12_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_11_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_11_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [11])
);
defparam \core/pcpi_div/quotient_11_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_10_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_10_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [10])
);
defparam \core/pcpi_div/quotient_10_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_9_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_9_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [9])
);
defparam \core/pcpi_div/quotient_9_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_8_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_8_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [8])
);
defparam \core/pcpi_div/quotient_8_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_7_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_7_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [7])
);
defparam \core/pcpi_div/quotient_7_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_6_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_6_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [6])
);
defparam \core/pcpi_div/quotient_6_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_5_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_5_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [5])
);
defparam \core/pcpi_div/quotient_5_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_4_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_4_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [4])
);
defparam \core/pcpi_div/quotient_4_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_3_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_3_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [3])
);
defparam \core/pcpi_div/quotient_3_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_2_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_2_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [2])
);
defparam \core/pcpi_div/quotient_2_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_1_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_1_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [1])
);
defparam \core/pcpi_div/quotient_1_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_0_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\core/pcpi_div/quotient_0_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [0])
);
defparam \core/pcpi_div/quotient_0_s0 .INIT=1'b0;
DFFSE \core/pcpi_div/quotient_msk_31_s0  (
	.D(GND),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.SET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [31])
);
defparam \core/pcpi_div/quotient_msk_31_s0 .INIT=1'b1;
DFFRE \core/pcpi_div/quotient_msk_30_s0  (
	.D(\core/pcpi_div/quotient_msk [31]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [30])
);
defparam \core/pcpi_div/quotient_msk_30_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_29_s0  (
	.D(\core/pcpi_div/quotient_msk [30]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [29])
);
defparam \core/pcpi_div/quotient_msk_29_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_28_s0  (
	.D(\core/pcpi_div/quotient_msk [29]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [28])
);
defparam \core/pcpi_div/quotient_msk_28_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_27_s0  (
	.D(\core/pcpi_div/quotient_msk [28]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [27])
);
defparam \core/pcpi_div/quotient_msk_27_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_26_s0  (
	.D(\core/pcpi_div/quotient_msk [27]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [26])
);
defparam \core/pcpi_div/quotient_msk_26_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_25_s0  (
	.D(\core/pcpi_div/quotient_msk [26]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [25])
);
defparam \core/pcpi_div/quotient_msk_25_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_24_s0  (
	.D(\core/pcpi_div/quotient_msk [25]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [24])
);
defparam \core/pcpi_div/quotient_msk_24_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_23_s0  (
	.D(\core/pcpi_div/quotient_msk [24]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [23])
);
defparam \core/pcpi_div/quotient_msk_23_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_22_s0  (
	.D(\core/pcpi_div/quotient_msk [23]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [22])
);
defparam \core/pcpi_div/quotient_msk_22_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_21_s0  (
	.D(\core/pcpi_div/quotient_msk [22]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [21])
);
defparam \core/pcpi_div/quotient_msk_21_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_20_s0  (
	.D(\core/pcpi_div/quotient_msk [21]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [20])
);
defparam \core/pcpi_div/quotient_msk_20_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_19_s0  (
	.D(\core/pcpi_div/quotient_msk [20]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [19])
);
defparam \core/pcpi_div/quotient_msk_19_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_18_s0  (
	.D(\core/pcpi_div/quotient_msk [19]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [18])
);
defparam \core/pcpi_div/quotient_msk_18_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_17_s0  (
	.D(\core/pcpi_div/quotient_msk [18]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [17])
);
defparam \core/pcpi_div/quotient_msk_17_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_16_s0  (
	.D(\core/pcpi_div/quotient_msk [17]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [16])
);
defparam \core/pcpi_div/quotient_msk_16_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_15_s0  (
	.D(\core/pcpi_div/quotient_msk [16]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [15])
);
defparam \core/pcpi_div/quotient_msk_15_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_14_s0  (
	.D(\core/pcpi_div/quotient_msk [15]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [14])
);
defparam \core/pcpi_div/quotient_msk_14_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_13_s0  (
	.D(\core/pcpi_div/quotient_msk [14]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [13])
);
defparam \core/pcpi_div/quotient_msk_13_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_12_s0  (
	.D(\core/pcpi_div/quotient_msk [13]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [12])
);
defparam \core/pcpi_div/quotient_msk_12_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_11_s0  (
	.D(\core/pcpi_div/quotient_msk [12]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [11])
);
defparam \core/pcpi_div/quotient_msk_11_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_10_s0  (
	.D(\core/pcpi_div/quotient_msk [11]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [10])
);
defparam \core/pcpi_div/quotient_msk_10_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_9_s0  (
	.D(\core/pcpi_div/quotient_msk [10]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [9])
);
defparam \core/pcpi_div/quotient_msk_9_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_8_s0  (
	.D(\core/pcpi_div/quotient_msk [9]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [8])
);
defparam \core/pcpi_div/quotient_msk_8_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_7_s0  (
	.D(\core/pcpi_div/quotient_msk [8]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [7])
);
defparam \core/pcpi_div/quotient_msk_7_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_6_s0  (
	.D(\core/pcpi_div/quotient_msk [7]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [6])
);
defparam \core/pcpi_div/quotient_msk_6_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_5_s0  (
	.D(\core/pcpi_div/quotient_msk [6]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [5])
);
defparam \core/pcpi_div/quotient_msk_5_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_4_s0  (
	.D(\core/pcpi_div/quotient_msk [5]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [4])
);
defparam \core/pcpi_div/quotient_msk_4_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_3_s0  (
	.D(\core/pcpi_div/quotient_msk [4]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [3])
);
defparam \core/pcpi_div/quotient_msk_3_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_2_s0  (
	.D(\core/pcpi_div/quotient_msk [3]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [2])
);
defparam \core/pcpi_div/quotient_msk_2_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_1_s0  (
	.D(\core/pcpi_div/quotient_msk [2]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [1])
);
defparam \core/pcpi_div/quotient_msk_1_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_0_s0  (
	.D(\core/pcpi_div/quotient_msk [1]),
	.CLK(clk_in),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [0])
);
defparam \core/pcpi_div/quotient_msk_0_s0 .INIT=1'b0;
DFFR \core/pcpi_div/instr_div_s0  (
	.D(\core/pcpi_div/n33_3 ),
	.CLK(clk_in),
	.RESET(\core/pcpi_div/n38_4 ),
	.Q(\core/pcpi_div/instr_div )
);
defparam \core/pcpi_div/instr_div_s0 .INIT=1'b0;
DFFR \core/pcpi_div/running_s5  (
	.D(\core/pcpi_div/start_6 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\core/pcpi_div/running )
);
defparam \core/pcpi_div/running_s5 .INIT=1'b0;
ALU \core/pcpi_div/n546_s126  (
	.I0(VCC),
	.I1(\core/pcpi_div/divisor [0]),
	.I3(GND),
	.CIN(\core/pcpi_div/dividend [0]),
	.COUT(\core/pcpi_div/n546_130 ),
	.SUM(\core/pcpi_div/n546_129 )
);
defparam \core/pcpi_div/n546_s126 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s127  (
	.I0(\core/pcpi_div/dividend [1]),
	.I1(\core/pcpi_div/divisor [1]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_130 ),
	.COUT(\core/pcpi_div/n546_132 ),
	.SUM(\core/pcpi_div/n546_131 )
);
defparam \core/pcpi_div/n546_s127 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s128  (
	.I0(\core/pcpi_div/dividend [2]),
	.I1(\core/pcpi_div/divisor [2]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_132 ),
	.COUT(\core/pcpi_div/n546_134 ),
	.SUM(\core/pcpi_div/n546_133 )
);
defparam \core/pcpi_div/n546_s128 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s129  (
	.I0(\core/pcpi_div/dividend [3]),
	.I1(\core/pcpi_div/divisor [3]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_134 ),
	.COUT(\core/pcpi_div/n546_136 ),
	.SUM(\core/pcpi_div/n546_135 )
);
defparam \core/pcpi_div/n546_s129 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s130  (
	.I0(\core/pcpi_div/dividend [4]),
	.I1(\core/pcpi_div/divisor [4]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_136 ),
	.COUT(\core/pcpi_div/n546_138 ),
	.SUM(\core/pcpi_div/n546_137 )
);
defparam \core/pcpi_div/n546_s130 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s131  (
	.I0(\core/pcpi_div/dividend [5]),
	.I1(\core/pcpi_div/divisor [5]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_138 ),
	.COUT(\core/pcpi_div/n546_140 ),
	.SUM(\core/pcpi_div/n546_139 )
);
defparam \core/pcpi_div/n546_s131 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s132  (
	.I0(\core/pcpi_div/dividend [6]),
	.I1(\core/pcpi_div/divisor [6]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_140 ),
	.COUT(\core/pcpi_div/n546_142 ),
	.SUM(\core/pcpi_div/n546_141 )
);
defparam \core/pcpi_div/n546_s132 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s133  (
	.I0(\core/pcpi_div/dividend [7]),
	.I1(\core/pcpi_div/divisor [7]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_142 ),
	.COUT(\core/pcpi_div/n546_144 ),
	.SUM(\core/pcpi_div/n546_143 )
);
defparam \core/pcpi_div/n546_s133 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s134  (
	.I0(\core/pcpi_div/dividend [8]),
	.I1(\core/pcpi_div/divisor [8]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_144 ),
	.COUT(\core/pcpi_div/n546_146 ),
	.SUM(\core/pcpi_div/n546_145 )
);
defparam \core/pcpi_div/n546_s134 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s135  (
	.I0(\core/pcpi_div/dividend [9]),
	.I1(\core/pcpi_div/divisor [9]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_146 ),
	.COUT(\core/pcpi_div/n546_148 ),
	.SUM(\core/pcpi_div/n546_147 )
);
defparam \core/pcpi_div/n546_s135 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s136  (
	.I0(\core/pcpi_div/dividend [10]),
	.I1(\core/pcpi_div/divisor [10]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_148 ),
	.COUT(\core/pcpi_div/n546_150 ),
	.SUM(\core/pcpi_div/n546_149 )
);
defparam \core/pcpi_div/n546_s136 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s137  (
	.I0(\core/pcpi_div/dividend [11]),
	.I1(\core/pcpi_div/divisor [11]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_150 ),
	.COUT(\core/pcpi_div/n546_152 ),
	.SUM(\core/pcpi_div/n546_151 )
);
defparam \core/pcpi_div/n546_s137 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s138  (
	.I0(\core/pcpi_div/dividend [12]),
	.I1(\core/pcpi_div/divisor [12]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_152 ),
	.COUT(\core/pcpi_div/n546_154 ),
	.SUM(\core/pcpi_div/n546_153 )
);
defparam \core/pcpi_div/n546_s138 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s139  (
	.I0(\core/pcpi_div/dividend [13]),
	.I1(\core/pcpi_div/divisor [13]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_154 ),
	.COUT(\core/pcpi_div/n546_156 ),
	.SUM(\core/pcpi_div/n546_155 )
);
defparam \core/pcpi_div/n546_s139 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s140  (
	.I0(\core/pcpi_div/dividend [14]),
	.I1(\core/pcpi_div/divisor [14]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_156 ),
	.COUT(\core/pcpi_div/n546_158 ),
	.SUM(\core/pcpi_div/n546_157 )
);
defparam \core/pcpi_div/n546_s140 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s141  (
	.I0(\core/pcpi_div/dividend [15]),
	.I1(\core/pcpi_div/divisor [15]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_158 ),
	.COUT(\core/pcpi_div/n546_160 ),
	.SUM(\core/pcpi_div/n546_159 )
);
defparam \core/pcpi_div/n546_s141 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s142  (
	.I0(\core/pcpi_div/dividend [16]),
	.I1(\core/pcpi_div/divisor [16]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_160 ),
	.COUT(\core/pcpi_div/n546_162 ),
	.SUM(\core/pcpi_div/n546_161 )
);
defparam \core/pcpi_div/n546_s142 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s143  (
	.I0(\core/pcpi_div/dividend [17]),
	.I1(\core/pcpi_div/divisor [17]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_162 ),
	.COUT(\core/pcpi_div/n546_164 ),
	.SUM(\core/pcpi_div/n546_163 )
);
defparam \core/pcpi_div/n546_s143 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s144  (
	.I0(\core/pcpi_div/dividend [18]),
	.I1(\core/pcpi_div/divisor [18]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_164 ),
	.COUT(\core/pcpi_div/n546_166 ),
	.SUM(\core/pcpi_div/n546_165 )
);
defparam \core/pcpi_div/n546_s144 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s145  (
	.I0(\core/pcpi_div/dividend [19]),
	.I1(\core/pcpi_div/divisor [19]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_166 ),
	.COUT(\core/pcpi_div/n546_168 ),
	.SUM(\core/pcpi_div/n546_167 )
);
defparam \core/pcpi_div/n546_s145 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s146  (
	.I0(\core/pcpi_div/dividend [20]),
	.I1(\core/pcpi_div/divisor [20]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_168 ),
	.COUT(\core/pcpi_div/n546_170 ),
	.SUM(\core/pcpi_div/n546_169 )
);
defparam \core/pcpi_div/n546_s146 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s147  (
	.I0(\core/pcpi_div/dividend [21]),
	.I1(\core/pcpi_div/divisor [21]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_170 ),
	.COUT(\core/pcpi_div/n546_172 ),
	.SUM(\core/pcpi_div/n546_171 )
);
defparam \core/pcpi_div/n546_s147 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s148  (
	.I0(\core/pcpi_div/dividend [22]),
	.I1(\core/pcpi_div/divisor [22]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_172 ),
	.COUT(\core/pcpi_div/n546_174 ),
	.SUM(\core/pcpi_div/n546_173 )
);
defparam \core/pcpi_div/n546_s148 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s149  (
	.I0(\core/pcpi_div/dividend [23]),
	.I1(\core/pcpi_div/divisor [23]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_174 ),
	.COUT(\core/pcpi_div/n546_176 ),
	.SUM(\core/pcpi_div/n546_175 )
);
defparam \core/pcpi_div/n546_s149 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s150  (
	.I0(\core/pcpi_div/dividend [24]),
	.I1(\core/pcpi_div/divisor [24]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_176 ),
	.COUT(\core/pcpi_div/n546_178 ),
	.SUM(\core/pcpi_div/n546_177 )
);
defparam \core/pcpi_div/n546_s150 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s151  (
	.I0(\core/pcpi_div/dividend [25]),
	.I1(\core/pcpi_div/divisor [25]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_178 ),
	.COUT(\core/pcpi_div/n546_180 ),
	.SUM(\core/pcpi_div/n546_179 )
);
defparam \core/pcpi_div/n546_s151 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s152  (
	.I0(\core/pcpi_div/dividend [26]),
	.I1(\core/pcpi_div/divisor [26]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_180 ),
	.COUT(\core/pcpi_div/n546_182 ),
	.SUM(\core/pcpi_div/n546_181 )
);
defparam \core/pcpi_div/n546_s152 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s153  (
	.I0(\core/pcpi_div/dividend [27]),
	.I1(\core/pcpi_div/divisor [27]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_182 ),
	.COUT(\core/pcpi_div/n546_184 ),
	.SUM(\core/pcpi_div/n546_183 )
);
defparam \core/pcpi_div/n546_s153 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s154  (
	.I0(\core/pcpi_div/dividend [28]),
	.I1(\core/pcpi_div/divisor [28]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_184 ),
	.COUT(\core/pcpi_div/n546_186 ),
	.SUM(\core/pcpi_div/n546_185 )
);
defparam \core/pcpi_div/n546_s154 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s155  (
	.I0(\core/pcpi_div/dividend [29]),
	.I1(\core/pcpi_div/divisor [29]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_186 ),
	.COUT(\core/pcpi_div/n546_188 ),
	.SUM(\core/pcpi_div/n546_187 )
);
defparam \core/pcpi_div/n546_s155 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s156  (
	.I0(\core/pcpi_div/dividend [30]),
	.I1(\core/pcpi_div/divisor [30]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_188 ),
	.COUT(\core/pcpi_div/n546_190 ),
	.SUM(\core/pcpi_div/n546_189 )
);
defparam \core/pcpi_div/n546_s156 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s157  (
	.I0(\core/pcpi_div/dividend [31]),
	.I1(\core/pcpi_div/divisor [31]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_190 ),
	.COUT(\core/pcpi_div/n546_192 ),
	.SUM(\core/pcpi_div/n546_191 )
);
defparam \core/pcpi_div/n546_s157 .ALU_MODE=1;
ALU \core/pcpi_div/n673_s  (
	.I0(\core/pcpi_div/dividend [0]),
	.I1(\core/pcpi_div/divisor [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\core/pcpi_div/n673_0_COUT ),
	.SUM(\core/pcpi_div/n673_3 )
);
defparam \core/pcpi_div/n673_s .ALU_MODE=1;
ALU \core/pcpi_div/n672_s  (
	.I0(\core/pcpi_div/dividend [1]),
	.I1(\core/pcpi_div/divisor [1]),
	.I3(GND),
	.CIN(\core/pcpi_div/n673_0_COUT ),
	.COUT(\core/pcpi_div/n672_0_COUT ),
	.SUM(\core/pcpi_div/n672_3 )
);
defparam \core/pcpi_div/n672_s .ALU_MODE=1;
ALU \core/pcpi_div/n671_s  (
	.I0(\core/pcpi_div/dividend [2]),
	.I1(\core/pcpi_div/divisor [2]),
	.I3(GND),
	.CIN(\core/pcpi_div/n672_0_COUT ),
	.COUT(\core/pcpi_div/n671_0_COUT ),
	.SUM(\core/pcpi_div/n671_3 )
);
defparam \core/pcpi_div/n671_s .ALU_MODE=1;
ALU \core/pcpi_div/n670_s  (
	.I0(\core/pcpi_div/dividend [3]),
	.I1(\core/pcpi_div/divisor [3]),
	.I3(GND),
	.CIN(\core/pcpi_div/n671_0_COUT ),
	.COUT(\core/pcpi_div/n670_0_COUT ),
	.SUM(\core/pcpi_div/n670_3 )
);
defparam \core/pcpi_div/n670_s .ALU_MODE=1;
ALU \core/pcpi_div/n669_s  (
	.I0(\core/pcpi_div/dividend [4]),
	.I1(\core/pcpi_div/divisor [4]),
	.I3(GND),
	.CIN(\core/pcpi_div/n670_0_COUT ),
	.COUT(\core/pcpi_div/n669_0_COUT ),
	.SUM(\core/pcpi_div/n669_3 )
);
defparam \core/pcpi_div/n669_s .ALU_MODE=1;
ALU \core/pcpi_div/n668_s  (
	.I0(\core/pcpi_div/dividend [5]),
	.I1(\core/pcpi_div/divisor [5]),
	.I3(GND),
	.CIN(\core/pcpi_div/n669_0_COUT ),
	.COUT(\core/pcpi_div/n668_0_COUT ),
	.SUM(\core/pcpi_div/n668_3 )
);
defparam \core/pcpi_div/n668_s .ALU_MODE=1;
ALU \core/pcpi_div/n667_s  (
	.I0(\core/pcpi_div/dividend [6]),
	.I1(\core/pcpi_div/divisor [6]),
	.I3(GND),
	.CIN(\core/pcpi_div/n668_0_COUT ),
	.COUT(\core/pcpi_div/n667_0_COUT ),
	.SUM(\core/pcpi_div/n667_3 )
);
defparam \core/pcpi_div/n667_s .ALU_MODE=1;
ALU \core/pcpi_div/n666_s  (
	.I0(\core/pcpi_div/dividend [7]),
	.I1(\core/pcpi_div/divisor [7]),
	.I3(GND),
	.CIN(\core/pcpi_div/n667_0_COUT ),
	.COUT(\core/pcpi_div/n666_0_COUT ),
	.SUM(\core/pcpi_div/n666_3 )
);
defparam \core/pcpi_div/n666_s .ALU_MODE=1;
ALU \core/pcpi_div/n665_s  (
	.I0(\core/pcpi_div/dividend [8]),
	.I1(\core/pcpi_div/divisor [8]),
	.I3(GND),
	.CIN(\core/pcpi_div/n666_0_COUT ),
	.COUT(\core/pcpi_div/n665_0_COUT ),
	.SUM(\core/pcpi_div/n665_3 )
);
defparam \core/pcpi_div/n665_s .ALU_MODE=1;
ALU \core/pcpi_div/n664_s  (
	.I0(\core/pcpi_div/dividend [9]),
	.I1(\core/pcpi_div/divisor [9]),
	.I3(GND),
	.CIN(\core/pcpi_div/n665_0_COUT ),
	.COUT(\core/pcpi_div/n664_0_COUT ),
	.SUM(\core/pcpi_div/n664_3 )
);
defparam \core/pcpi_div/n664_s .ALU_MODE=1;
ALU \core/pcpi_div/n663_s  (
	.I0(\core/pcpi_div/dividend [10]),
	.I1(\core/pcpi_div/divisor [10]),
	.I3(GND),
	.CIN(\core/pcpi_div/n664_0_COUT ),
	.COUT(\core/pcpi_div/n663_0_COUT ),
	.SUM(\core/pcpi_div/n663_3 )
);
defparam \core/pcpi_div/n663_s .ALU_MODE=1;
ALU \core/pcpi_div/n662_s  (
	.I0(\core/pcpi_div/dividend [11]),
	.I1(\core/pcpi_div/divisor [11]),
	.I3(GND),
	.CIN(\core/pcpi_div/n663_0_COUT ),
	.COUT(\core/pcpi_div/n662_0_COUT ),
	.SUM(\core/pcpi_div/n662_3 )
);
defparam \core/pcpi_div/n662_s .ALU_MODE=1;
ALU \core/pcpi_div/n661_s  (
	.I0(\core/pcpi_div/dividend [12]),
	.I1(\core/pcpi_div/divisor [12]),
	.I3(GND),
	.CIN(\core/pcpi_div/n662_0_COUT ),
	.COUT(\core/pcpi_div/n661_0_COUT ),
	.SUM(\core/pcpi_div/n661_3 )
);
defparam \core/pcpi_div/n661_s .ALU_MODE=1;
ALU \core/pcpi_div/n660_s  (
	.I0(\core/pcpi_div/dividend [13]),
	.I1(\core/pcpi_div/divisor [13]),
	.I3(GND),
	.CIN(\core/pcpi_div/n661_0_COUT ),
	.COUT(\core/pcpi_div/n660_0_COUT ),
	.SUM(\core/pcpi_div/n660_3 )
);
defparam \core/pcpi_div/n660_s .ALU_MODE=1;
ALU \core/pcpi_div/n659_s  (
	.I0(\core/pcpi_div/dividend [14]),
	.I1(\core/pcpi_div/divisor [14]),
	.I3(GND),
	.CIN(\core/pcpi_div/n660_0_COUT ),
	.COUT(\core/pcpi_div/n659_0_COUT ),
	.SUM(\core/pcpi_div/n659_3 )
);
defparam \core/pcpi_div/n659_s .ALU_MODE=1;
ALU \core/pcpi_div/n658_s  (
	.I0(\core/pcpi_div/dividend [15]),
	.I1(\core/pcpi_div/divisor [15]),
	.I3(GND),
	.CIN(\core/pcpi_div/n659_0_COUT ),
	.COUT(\core/pcpi_div/n658_0_COUT ),
	.SUM(\core/pcpi_div/n658_3 )
);
defparam \core/pcpi_div/n658_s .ALU_MODE=1;
ALU \core/pcpi_div/n657_s  (
	.I0(\core/pcpi_div/dividend [16]),
	.I1(\core/pcpi_div/divisor [16]),
	.I3(GND),
	.CIN(\core/pcpi_div/n658_0_COUT ),
	.COUT(\core/pcpi_div/n657_0_COUT ),
	.SUM(\core/pcpi_div/n657_3 )
);
defparam \core/pcpi_div/n657_s .ALU_MODE=1;
ALU \core/pcpi_div/n656_s  (
	.I0(\core/pcpi_div/dividend [17]),
	.I1(\core/pcpi_div/divisor [17]),
	.I3(GND),
	.CIN(\core/pcpi_div/n657_0_COUT ),
	.COUT(\core/pcpi_div/n656_0_COUT ),
	.SUM(\core/pcpi_div/n656_3 )
);
defparam \core/pcpi_div/n656_s .ALU_MODE=1;
ALU \core/pcpi_div/n655_s  (
	.I0(\core/pcpi_div/dividend [18]),
	.I1(\core/pcpi_div/divisor [18]),
	.I3(GND),
	.CIN(\core/pcpi_div/n656_0_COUT ),
	.COUT(\core/pcpi_div/n655_0_COUT ),
	.SUM(\core/pcpi_div/n655_3 )
);
defparam \core/pcpi_div/n655_s .ALU_MODE=1;
ALU \core/pcpi_div/n654_s  (
	.I0(\core/pcpi_div/dividend [19]),
	.I1(\core/pcpi_div/divisor [19]),
	.I3(GND),
	.CIN(\core/pcpi_div/n655_0_COUT ),
	.COUT(\core/pcpi_div/n654_0_COUT ),
	.SUM(\core/pcpi_div/n654_3 )
);
defparam \core/pcpi_div/n654_s .ALU_MODE=1;
ALU \core/pcpi_div/n653_s  (
	.I0(\core/pcpi_div/dividend [20]),
	.I1(\core/pcpi_div/divisor [20]),
	.I3(GND),
	.CIN(\core/pcpi_div/n654_0_COUT ),
	.COUT(\core/pcpi_div/n653_0_COUT ),
	.SUM(\core/pcpi_div/n653_3 )
);
defparam \core/pcpi_div/n653_s .ALU_MODE=1;
ALU \core/pcpi_div/n652_s  (
	.I0(\core/pcpi_div/dividend [21]),
	.I1(\core/pcpi_div/divisor [21]),
	.I3(GND),
	.CIN(\core/pcpi_div/n653_0_COUT ),
	.COUT(\core/pcpi_div/n652_0_COUT ),
	.SUM(\core/pcpi_div/n652_3 )
);
defparam \core/pcpi_div/n652_s .ALU_MODE=1;
ALU \core/pcpi_div/n651_s  (
	.I0(\core/pcpi_div/dividend [22]),
	.I1(\core/pcpi_div/divisor [22]),
	.I3(GND),
	.CIN(\core/pcpi_div/n652_0_COUT ),
	.COUT(\core/pcpi_div/n651_0_COUT ),
	.SUM(\core/pcpi_div/n651_3 )
);
defparam \core/pcpi_div/n651_s .ALU_MODE=1;
ALU \core/pcpi_div/n650_s  (
	.I0(\core/pcpi_div/dividend [23]),
	.I1(\core/pcpi_div/divisor [23]),
	.I3(GND),
	.CIN(\core/pcpi_div/n651_0_COUT ),
	.COUT(\core/pcpi_div/n650_0_COUT ),
	.SUM(\core/pcpi_div/n650_3 )
);
defparam \core/pcpi_div/n650_s .ALU_MODE=1;
ALU \core/pcpi_div/n649_s  (
	.I0(\core/pcpi_div/dividend [24]),
	.I1(\core/pcpi_div/divisor [24]),
	.I3(GND),
	.CIN(\core/pcpi_div/n650_0_COUT ),
	.COUT(\core/pcpi_div/n649_0_COUT ),
	.SUM(\core/pcpi_div/n649_3 )
);
defparam \core/pcpi_div/n649_s .ALU_MODE=1;
ALU \core/pcpi_div/n648_s  (
	.I0(\core/pcpi_div/dividend [25]),
	.I1(\core/pcpi_div/divisor [25]),
	.I3(GND),
	.CIN(\core/pcpi_div/n649_0_COUT ),
	.COUT(\core/pcpi_div/n648_0_COUT ),
	.SUM(\core/pcpi_div/n648_3 )
);
defparam \core/pcpi_div/n648_s .ALU_MODE=1;
ALU \core/pcpi_div/n647_s  (
	.I0(\core/pcpi_div/dividend [26]),
	.I1(\core/pcpi_div/divisor [26]),
	.I3(GND),
	.CIN(\core/pcpi_div/n648_0_COUT ),
	.COUT(\core/pcpi_div/n647_0_COUT ),
	.SUM(\core/pcpi_div/n647_3 )
);
defparam \core/pcpi_div/n647_s .ALU_MODE=1;
ALU \core/pcpi_div/n646_s  (
	.I0(\core/pcpi_div/dividend [27]),
	.I1(\core/pcpi_div/divisor [27]),
	.I3(GND),
	.CIN(\core/pcpi_div/n647_0_COUT ),
	.COUT(\core/pcpi_div/n646_0_COUT ),
	.SUM(\core/pcpi_div/n646_3 )
);
defparam \core/pcpi_div/n646_s .ALU_MODE=1;
ALU \core/pcpi_div/n645_s  (
	.I0(\core/pcpi_div/dividend [28]),
	.I1(\core/pcpi_div/divisor [28]),
	.I3(GND),
	.CIN(\core/pcpi_div/n646_0_COUT ),
	.COUT(\core/pcpi_div/n645_0_COUT ),
	.SUM(\core/pcpi_div/n645_3 )
);
defparam \core/pcpi_div/n645_s .ALU_MODE=1;
ALU \core/pcpi_div/n644_s  (
	.I0(\core/pcpi_div/dividend [29]),
	.I1(\core/pcpi_div/divisor [29]),
	.I3(GND),
	.CIN(\core/pcpi_div/n645_0_COUT ),
	.COUT(\core/pcpi_div/n644_0_COUT ),
	.SUM(\core/pcpi_div/n644_3 )
);
defparam \core/pcpi_div/n644_s .ALU_MODE=1;
ALU \core/pcpi_div/n643_s  (
	.I0(\core/pcpi_div/dividend [30]),
	.I1(\core/pcpi_div/divisor [30]),
	.I3(GND),
	.CIN(\core/pcpi_div/n644_0_COUT ),
	.COUT(\core/pcpi_div/n643_0_COUT ),
	.SUM(\core/pcpi_div/n643_3 )
);
defparam \core/pcpi_div/n643_s .ALU_MODE=1;
ALU \core/pcpi_div/n642_s  (
	.I0(\core/pcpi_div/dividend [31]),
	.I1(\core/pcpi_div/divisor [31]),
	.I3(GND),
	.CIN(\core/pcpi_div/n643_0_COUT ),
	.COUT(\core/pcpi_div/n642_0_COUT ),
	.SUM(\core/pcpi_div/n642_3 )
);
defparam \core/pcpi_div/n642_s .ALU_MODE=1;
LUT3 \itcm/memory_0_s13  (
	.I0(mem_wstrb_Z[0]),
	.I1(\itcm/memory_0_23 ),
	.I2(memory_0_19),
	.F(\itcm/memory_0_15 )
);
defparam \itcm/memory_0_s13 .INIT=8'h80;
LUT3 \itcm/memory_1_s13  (
	.I0(mem_wstrb_Z[1]),
	.I1(\itcm/memory_0_23 ),
	.I2(memory_0_19),
	.F(\itcm/memory_1_15 )
);
defparam \itcm/memory_1_s13 .INIT=8'h80;
LUT3 \itcm/memory_2_s13  (
	.I0(mem_wstrb_Z[2]),
	.I1(\itcm/memory_0_23 ),
	.I2(memory_0_19),
	.F(\itcm/memory_2_15 )
);
defparam \itcm/memory_2_s13 .INIT=8'h80;
LUT3 \itcm/memory_3_s13  (
	.I0(mem_wstrb_Z[3]),
	.I1(\itcm/memory_0_23 ),
	.I2(memory_0_19),
	.F(\itcm/memory_3_15 )
);
defparam \itcm/memory_3_s13 .INIT=8'h80;
LUT3 \itcm/memory_3_s14  (
	.I0(mem_wstrb_Z[3]),
	.I1(\itcm/memory_0_23 ),
	.I2(memory_0_19),
	.F(\itcm/memory_3_17 )
);
defparam \itcm/memory_3_s14 .INIT=8'h40;
LUT3 \itcm/memory_2_s14  (
	.I0(mem_wstrb_Z[2]),
	.I1(\itcm/memory_0_23 ),
	.I2(memory_0_19),
	.F(\itcm/memory_2_17 )
);
defparam \itcm/memory_2_s14 .INIT=8'h40;
LUT3 \itcm/memory_1_s14  (
	.I0(mem_wstrb_Z[1]),
	.I1(\itcm/memory_0_23 ),
	.I2(memory_0_19),
	.F(\itcm/memory_1_17 )
);
defparam \itcm/memory_1_s14 .INIT=8'h40;
LUT3 \itcm/memory_0_s14  (
	.I0(mem_wstrb_Z[0]),
	.I1(\itcm/memory_0_23 ),
	.I2(memory_0_19),
	.F(\itcm/memory_0_17 )
);
defparam \itcm/memory_0_s14 .INIT=8'h40;
LUT4 \itcm/memory_0_s16  (
	.I0(mem_addr_Z[15]),
	.I1(mem_addr_Z[16]),
	.I2(memory_0_20),
	.I3(memory_0_21),
	.F(memory_0_19)
);
defparam \itcm/memory_0_s16 .INIT=16'h1000;
LUT4 \itcm/memory_0_s17  (
	.I0(mem_addr_Z[17]),
	.I1(mem_addr_Z[18]),
	.I2(mem_addr_Z[19]),
	.I3(mem_addr_Z[20]),
	.F(memory_0_20)
);
defparam \itcm/memory_0_s17 .INIT=16'h0001;
LUT3 \itcm/memory_0_s18  (
	.I0(mem_addr_Z[21]),
	.I1(mem_addr_Z[22]),
	.I2(mem_addr_Z[23]),
	.F(memory_0_21)
);
defparam \itcm/memory_0_s18 .INIT=8'h01;
LUT4 \itcm/memory_0_s19  (
	.I0(itcm_ready),
	.I1(mem_addr_Z[24]),
	.I2(mem_addr_Z[25]),
	.I3(itcm_valid_9),
	.F(\itcm/memory_0_23 )
);
defparam \itcm/memory_0_s19 .INIT=16'h1000;
DFFR \itcm/mem_ready_s0  (
	.D(itcm_valid),
	.CLK(clk_in),
	.RESET(itcm_ready),
	.Q(itcm_ready)
);
defparam \itcm/mem_ready_s0 .INIT=1'b0;
SDPB \itcm/memory_0_memory_0_0_0_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_0_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_0_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[1:0]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO [31:2], itcm_rdata[1:0]})
);
defparam \itcm/memory_0_memory_0_0_0_s .READ_MODE=1'b0;
defparam \itcm/memory_0_memory_0_0_0_s .BIT_WIDTH_0=2;
defparam \itcm/memory_0_memory_0_0_0_s .BIT_WIDTH_1=2;
defparam \itcm/memory_0_memory_0_0_0_s .RESET_MODE="SYNC";
defparam \itcm/memory_0_memory_0_0_0_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_0_memory_0_0_0_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_0_memory_0_0_1_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_0_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_0_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[3:2]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_0 [31:2], itcm_rdata[3:2]})
);
defparam \itcm/memory_0_memory_0_0_1_s .READ_MODE=1'b0;
defparam \itcm/memory_0_memory_0_0_1_s .BIT_WIDTH_0=2;
defparam \itcm/memory_0_memory_0_0_1_s .BIT_WIDTH_1=2;
defparam \itcm/memory_0_memory_0_0_1_s .RESET_MODE="SYNC";
defparam \itcm/memory_0_memory_0_0_1_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_0_memory_0_0_1_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_0_memory_0_0_2_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_0_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_0_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[5:4]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_1 [31:2], itcm_rdata[5:4]})
);
defparam \itcm/memory_0_memory_0_0_2_s .READ_MODE=1'b0;
defparam \itcm/memory_0_memory_0_0_2_s .BIT_WIDTH_0=2;
defparam \itcm/memory_0_memory_0_0_2_s .BIT_WIDTH_1=2;
defparam \itcm/memory_0_memory_0_0_2_s .RESET_MODE="SYNC";
defparam \itcm/memory_0_memory_0_0_2_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_0_memory_0_0_2_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_0_memory_0_0_3_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_0_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_0_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[7:6]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_2 [31:2], itcm_rdata[7:6]})
);
defparam \itcm/memory_0_memory_0_0_3_s .READ_MODE=1'b0;
defparam \itcm/memory_0_memory_0_0_3_s .BIT_WIDTH_0=2;
defparam \itcm/memory_0_memory_0_0_3_s .BIT_WIDTH_1=2;
defparam \itcm/memory_0_memory_0_0_3_s .RESET_MODE="SYNC";
defparam \itcm/memory_0_memory_0_0_3_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_0_memory_0_0_3_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_1_memory_1_0_0_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_1_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_1_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[9:8]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_3 [31:2], itcm_rdata[9:8]})
);
defparam \itcm/memory_1_memory_1_0_0_s .READ_MODE=1'b0;
defparam \itcm/memory_1_memory_1_0_0_s .BIT_WIDTH_0=2;
defparam \itcm/memory_1_memory_1_0_0_s .BIT_WIDTH_1=2;
defparam \itcm/memory_1_memory_1_0_0_s .RESET_MODE="SYNC";
defparam \itcm/memory_1_memory_1_0_0_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_1_memory_1_0_0_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_1_memory_1_0_1_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_1_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_1_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[11:10]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_4 [31:2], itcm_rdata[11:10]})
);
defparam \itcm/memory_1_memory_1_0_1_s .READ_MODE=1'b0;
defparam \itcm/memory_1_memory_1_0_1_s .BIT_WIDTH_0=2;
defparam \itcm/memory_1_memory_1_0_1_s .BIT_WIDTH_1=2;
defparam \itcm/memory_1_memory_1_0_1_s .RESET_MODE="SYNC";
defparam \itcm/memory_1_memory_1_0_1_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_1_memory_1_0_1_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_1_memory_1_0_2_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_1_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_1_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[13:12]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_5 [31:2], itcm_rdata[13:12]})
);
defparam \itcm/memory_1_memory_1_0_2_s .READ_MODE=1'b0;
defparam \itcm/memory_1_memory_1_0_2_s .BIT_WIDTH_0=2;
defparam \itcm/memory_1_memory_1_0_2_s .BIT_WIDTH_1=2;
defparam \itcm/memory_1_memory_1_0_2_s .RESET_MODE="SYNC";
defparam \itcm/memory_1_memory_1_0_2_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_1_memory_1_0_2_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_1_memory_1_0_3_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_1_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_1_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[15:14]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_6 [31:2], itcm_rdata[15:14]})
);
defparam \itcm/memory_1_memory_1_0_3_s .READ_MODE=1'b0;
defparam \itcm/memory_1_memory_1_0_3_s .BIT_WIDTH_0=2;
defparam \itcm/memory_1_memory_1_0_3_s .BIT_WIDTH_1=2;
defparam \itcm/memory_1_memory_1_0_3_s .RESET_MODE="SYNC";
defparam \itcm/memory_1_memory_1_0_3_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_1_memory_1_0_3_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_2_memory_2_0_0_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_2_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_2_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[17:16]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_7 [31:2], itcm_rdata[17:16]})
);
defparam \itcm/memory_2_memory_2_0_0_s .READ_MODE=1'b0;
defparam \itcm/memory_2_memory_2_0_0_s .BIT_WIDTH_0=2;
defparam \itcm/memory_2_memory_2_0_0_s .BIT_WIDTH_1=2;
defparam \itcm/memory_2_memory_2_0_0_s .RESET_MODE="SYNC";
defparam \itcm/memory_2_memory_2_0_0_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_2_memory_2_0_0_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_2_memory_2_0_1_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_2_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_2_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[19:18]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_8 [31:2], itcm_rdata[19:18]})
);
defparam \itcm/memory_2_memory_2_0_1_s .READ_MODE=1'b0;
defparam \itcm/memory_2_memory_2_0_1_s .BIT_WIDTH_0=2;
defparam \itcm/memory_2_memory_2_0_1_s .BIT_WIDTH_1=2;
defparam \itcm/memory_2_memory_2_0_1_s .RESET_MODE="SYNC";
defparam \itcm/memory_2_memory_2_0_1_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_2_memory_2_0_1_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_2_memory_2_0_2_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_2_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_2_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[21:20]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_9 [31:2], itcm_rdata[21:20]})
);
defparam \itcm/memory_2_memory_2_0_2_s .READ_MODE=1'b0;
defparam \itcm/memory_2_memory_2_0_2_s .BIT_WIDTH_0=2;
defparam \itcm/memory_2_memory_2_0_2_s .BIT_WIDTH_1=2;
defparam \itcm/memory_2_memory_2_0_2_s .RESET_MODE="SYNC";
defparam \itcm/memory_2_memory_2_0_2_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_2_memory_2_0_2_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_2_memory_2_0_3_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_2_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_2_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[23:22]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_10 [31:2], itcm_rdata[23:22]})
);
defparam \itcm/memory_2_memory_2_0_3_s .READ_MODE=1'b0;
defparam \itcm/memory_2_memory_2_0_3_s .BIT_WIDTH_0=2;
defparam \itcm/memory_2_memory_2_0_3_s .BIT_WIDTH_1=2;
defparam \itcm/memory_2_memory_2_0_3_s .RESET_MODE="SYNC";
defparam \itcm/memory_2_memory_2_0_3_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_2_memory_2_0_3_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_3_memory_3_0_0_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_3_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_3_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[25:24]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_11 [31:2], itcm_rdata[25:24]})
);
defparam \itcm/memory_3_memory_3_0_0_s .READ_MODE=1'b0;
defparam \itcm/memory_3_memory_3_0_0_s .BIT_WIDTH_0=2;
defparam \itcm/memory_3_memory_3_0_0_s .BIT_WIDTH_1=2;
defparam \itcm/memory_3_memory_3_0_0_s .RESET_MODE="SYNC";
defparam \itcm/memory_3_memory_3_0_0_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_3_memory_3_0_0_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_3_memory_3_0_1_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_3_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_3_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[27:26]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_12 [31:2], itcm_rdata[27:26]})
);
defparam \itcm/memory_3_memory_3_0_1_s .READ_MODE=1'b0;
defparam \itcm/memory_3_memory_3_0_1_s .BIT_WIDTH_0=2;
defparam \itcm/memory_3_memory_3_0_1_s .BIT_WIDTH_1=2;
defparam \itcm/memory_3_memory_3_0_1_s .RESET_MODE="SYNC";
defparam \itcm/memory_3_memory_3_0_1_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_3_memory_3_0_1_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_3_memory_3_0_2_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_3_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_3_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[29:28]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_13 [31:2], itcm_rdata[29:28]})
);
defparam \itcm/memory_3_memory_3_0_2_s .READ_MODE=1'b0;
defparam \itcm/memory_3_memory_3_0_2_s .BIT_WIDTH_0=2;
defparam \itcm/memory_3_memory_3_0_2_s .BIT_WIDTH_1=2;
defparam \itcm/memory_3_memory_3_0_2_s .RESET_MODE="SYNC";
defparam \itcm/memory_3_memory_3_0_2_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_3_memory_3_0_2_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_3_memory_3_0_3_s  (
	.CLKA(clk_in),
	.CEA(\itcm/memory_3_15 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\itcm/memory_3_17 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[31:30]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\itcm/DO_14 [31:2], itcm_rdata[31:30]})
);
defparam \itcm/memory_3_memory_3_0_3_s .READ_MODE=1'b0;
defparam \itcm/memory_3_memory_3_0_3_s .BIT_WIDTH_0=2;
defparam \itcm/memory_3_memory_3_0_3_s .BIT_WIDTH_1=2;
defparam \itcm/memory_3_memory_3_0_3_s .RESET_MODE="SYNC";
defparam \itcm/memory_3_memory_3_0_3_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_3_memory_3_0_3_s .BLK_SEL_1=3'b000;
LUT3 \dtcm/mem_0_s9  (
	.I0(mem_wstrb_Z[0]),
	.I1(\dtcm/n6_6 ),
	.I2(memory_0_19),
	.F(\dtcm/mem_0_11 )
);
defparam \dtcm/mem_0_s9 .INIT=8'h80;
LUT3 \dtcm/mem_1_s9  (
	.I0(mem_wstrb_Z[1]),
	.I1(\dtcm/n6_6 ),
	.I2(memory_0_19),
	.F(\dtcm/mem_1_11 )
);
defparam \dtcm/mem_1_s9 .INIT=8'h80;
LUT3 \dtcm/mem_2_s9  (
	.I0(mem_wstrb_Z[2]),
	.I1(\dtcm/n6_6 ),
	.I2(memory_0_19),
	.F(\dtcm/mem_2_11 )
);
defparam \dtcm/mem_2_s9 .INIT=8'h80;
LUT3 \dtcm/mem_3_s9  (
	.I0(mem_wstrb_Z[3]),
	.I1(\dtcm/n6_6 ),
	.I2(memory_0_19),
	.F(\dtcm/mem_3_11 )
);
defparam \dtcm/mem_3_s9 .INIT=8'h80;
LUT4 \dtcm/n6_s2  (
	.I0(dtcm_ready),
	.I1(mem_addr_Z[25]),
	.I2(mem_addr_Z[24]),
	.I3(itcm_valid_9),
	.F(\dtcm/n6_6 )
);
defparam \dtcm/n6_s2 .INIT=16'h1000;
DFFR \dtcm/mem_ready_s0  (
	.D(dtcm_valid),
	.CLK(clk_in),
	.RESET(dtcm_ready),
	.Q(dtcm_ready)
);
defparam \dtcm/mem_ready_s0 .INIT=1'b0;
SDPB \dtcm/mem_0_mem_0_0_0_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_0_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[1:0]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO [31:2], dtcm_rdata[1:0]})
);
defparam \dtcm/mem_0_mem_0_0_0_s .READ_MODE=1'b0;
defparam \dtcm/mem_0_mem_0_0_0_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_0_mem_0_0_0_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_0_mem_0_0_0_s .RESET_MODE="SYNC";
defparam \dtcm/mem_0_mem_0_0_0_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_0_mem_0_0_0_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_0_mem_0_0_1_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_0_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[3:2]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_0 [31:2], dtcm_rdata[3:2]})
);
defparam \dtcm/mem_0_mem_0_0_1_s .READ_MODE=1'b0;
defparam \dtcm/mem_0_mem_0_0_1_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_0_mem_0_0_1_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_0_mem_0_0_1_s .RESET_MODE="SYNC";
defparam \dtcm/mem_0_mem_0_0_1_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_0_mem_0_0_1_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_0_mem_0_0_2_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_0_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[5:4]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_1 [31:2], dtcm_rdata[5:4]})
);
defparam \dtcm/mem_0_mem_0_0_2_s .READ_MODE=1'b0;
defparam \dtcm/mem_0_mem_0_0_2_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_0_mem_0_0_2_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_0_mem_0_0_2_s .RESET_MODE="SYNC";
defparam \dtcm/mem_0_mem_0_0_2_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_0_mem_0_0_2_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_0_mem_0_0_3_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_0_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[7:6]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_2 [31:2], dtcm_rdata[7:6]})
);
defparam \dtcm/mem_0_mem_0_0_3_s .READ_MODE=1'b0;
defparam \dtcm/mem_0_mem_0_0_3_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_0_mem_0_0_3_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_0_mem_0_0_3_s .RESET_MODE="SYNC";
defparam \dtcm/mem_0_mem_0_0_3_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_0_mem_0_0_3_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_1_mem_1_0_0_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_1_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[9:8]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_3 [31:2], dtcm_rdata[9:8]})
);
defparam \dtcm/mem_1_mem_1_0_0_s .READ_MODE=1'b0;
defparam \dtcm/mem_1_mem_1_0_0_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_1_mem_1_0_0_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_1_mem_1_0_0_s .RESET_MODE="SYNC";
defparam \dtcm/mem_1_mem_1_0_0_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_1_mem_1_0_0_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_1_mem_1_0_1_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_1_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[11:10]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_4 [31:2], dtcm_rdata[11:10]})
);
defparam \dtcm/mem_1_mem_1_0_1_s .READ_MODE=1'b0;
defparam \dtcm/mem_1_mem_1_0_1_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_1_mem_1_0_1_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_1_mem_1_0_1_s .RESET_MODE="SYNC";
defparam \dtcm/mem_1_mem_1_0_1_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_1_mem_1_0_1_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_1_mem_1_0_2_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_1_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[13:12]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_5 [31:2], dtcm_rdata[13:12]})
);
defparam \dtcm/mem_1_mem_1_0_2_s .READ_MODE=1'b0;
defparam \dtcm/mem_1_mem_1_0_2_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_1_mem_1_0_2_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_1_mem_1_0_2_s .RESET_MODE="SYNC";
defparam \dtcm/mem_1_mem_1_0_2_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_1_mem_1_0_2_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_1_mem_1_0_3_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_1_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[15:14]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_6 [31:2], dtcm_rdata[15:14]})
);
defparam \dtcm/mem_1_mem_1_0_3_s .READ_MODE=1'b0;
defparam \dtcm/mem_1_mem_1_0_3_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_1_mem_1_0_3_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_1_mem_1_0_3_s .RESET_MODE="SYNC";
defparam \dtcm/mem_1_mem_1_0_3_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_1_mem_1_0_3_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_2_mem_2_0_0_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_2_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[17:16]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_7 [31:2], dtcm_rdata[17:16]})
);
defparam \dtcm/mem_2_mem_2_0_0_s .READ_MODE=1'b0;
defparam \dtcm/mem_2_mem_2_0_0_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_2_mem_2_0_0_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_2_mem_2_0_0_s .RESET_MODE="SYNC";
defparam \dtcm/mem_2_mem_2_0_0_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_2_mem_2_0_0_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_2_mem_2_0_1_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_2_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[19:18]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_8 [31:2], dtcm_rdata[19:18]})
);
defparam \dtcm/mem_2_mem_2_0_1_s .READ_MODE=1'b0;
defparam \dtcm/mem_2_mem_2_0_1_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_2_mem_2_0_1_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_2_mem_2_0_1_s .RESET_MODE="SYNC";
defparam \dtcm/mem_2_mem_2_0_1_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_2_mem_2_0_1_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_2_mem_2_0_2_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_2_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[21:20]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_9 [31:2], dtcm_rdata[21:20]})
);
defparam \dtcm/mem_2_mem_2_0_2_s .READ_MODE=1'b0;
defparam \dtcm/mem_2_mem_2_0_2_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_2_mem_2_0_2_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_2_mem_2_0_2_s .RESET_MODE="SYNC";
defparam \dtcm/mem_2_mem_2_0_2_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_2_mem_2_0_2_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_2_mem_2_0_3_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_2_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[23:22]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_10 [31:2], dtcm_rdata[23:22]})
);
defparam \dtcm/mem_2_mem_2_0_3_s .READ_MODE=1'b0;
defparam \dtcm/mem_2_mem_2_0_3_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_2_mem_2_0_3_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_2_mem_2_0_3_s .RESET_MODE="SYNC";
defparam \dtcm/mem_2_mem_2_0_3_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_2_mem_2_0_3_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_3_mem_3_0_0_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_3_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[25:24]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_11 [31:2], dtcm_rdata[25:24]})
);
defparam \dtcm/mem_3_mem_3_0_0_s .READ_MODE=1'b0;
defparam \dtcm/mem_3_mem_3_0_0_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_3_mem_3_0_0_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_3_mem_3_0_0_s .RESET_MODE="SYNC";
defparam \dtcm/mem_3_mem_3_0_0_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_3_mem_3_0_0_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_3_mem_3_0_1_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_3_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[27:26]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_12 [31:2], dtcm_rdata[27:26]})
);
defparam \dtcm/mem_3_mem_3_0_1_s .READ_MODE=1'b0;
defparam \dtcm/mem_3_mem_3_0_1_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_3_mem_3_0_1_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_3_mem_3_0_1_s .RESET_MODE="SYNC";
defparam \dtcm/mem_3_mem_3_0_1_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_3_mem_3_0_1_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_3_mem_3_0_2_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_3_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[29:28]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_13 [31:2], dtcm_rdata[29:28]})
);
defparam \dtcm/mem_3_mem_3_0_2_s .READ_MODE=1'b0;
defparam \dtcm/mem_3_mem_3_0_2_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_3_mem_3_0_2_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_3_mem_3_0_2_s .RESET_MODE="SYNC";
defparam \dtcm/mem_3_mem_3_0_2_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_3_mem_3_0_2_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_3_mem_3_0_3_s  (
	.CLKA(clk_in),
	.CEA(\dtcm/mem_3_11 ),
	.RESETA(GND),
	.CLKB(clk_in),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[31:30]}),
	.ADA({mem_addr_Z[14:2], GND}),
	.ADB({mem_addr_Z[14:2], GND}),
	.DO({\dtcm/DO_14 [31:2], dtcm_rdata[31:30]})
);
defparam \dtcm/mem_3_mem_3_0_3_s .READ_MODE=1'b0;
defparam \dtcm/mem_3_mem_3_0_3_s .BIT_WIDTH_0=2;
defparam \dtcm/mem_3_mem_3_0_3_s .BIT_WIDTH_1=2;
defparam \dtcm/mem_3_mem_3_0_3_s .RESET_MODE="SYNC";
defparam \dtcm/mem_3_mem_3_0_3_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_3_mem_3_0_3_s .BLK_SEL_1=3'b000;
LUT3 \simpleuart/n966_s0  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/n958_4 ),
	.I2(\simpleuart/n966_4 ),
	.F(\simpleuart/n966_3 )
);
defparam \simpleuart/n966_s0 .INIT=8'h04;
LUT3 \simpleuart/n557_s0  (
	.I0(\simpleuart/send_pattern [8]),
	.I1(mem_wdata_Z[6]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n557_3 )
);
defparam \simpleuart/n557_s0 .INIT=8'hCA;
LUT3 \simpleuart/n558_s0  (
	.I0(\simpleuart/send_pattern [7]),
	.I1(mem_wdata_Z[5]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n558_3 )
);
defparam \simpleuart/n558_s0 .INIT=8'hCA;
LUT3 \simpleuart/n559_s0  (
	.I0(\simpleuart/send_pattern [6]),
	.I1(mem_wdata_Z[4]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n559_3 )
);
defparam \simpleuart/n559_s0 .INIT=8'hCA;
LUT3 \simpleuart/n560_s0  (
	.I0(\simpleuart/send_pattern [5]),
	.I1(mem_wdata_Z[3]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n560_3 )
);
defparam \simpleuart/n560_s0 .INIT=8'hCA;
LUT3 \simpleuart/n561_s0  (
	.I0(\simpleuart/send_pattern [4]),
	.I1(mem_wdata_Z[2]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n561_3 )
);
defparam \simpleuart/n561_s0 .INIT=8'hCA;
LUT3 \simpleuart/n562_s0  (
	.I0(\simpleuart/send_pattern [3]),
	.I1(mem_wdata_Z[1]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n562_3 )
);
defparam \simpleuart/n562_s0 .INIT=8'hCA;
LUT3 \simpleuart/n563_s0  (
	.I0(\simpleuart/send_pattern [2]),
	.I1(mem_wdata_Z[0]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n563_3 )
);
defparam \simpleuart/n563_s0 .INIT=8'hCA;
LUT4 \simpleuart/recv_buf_valid_s3  (
	.I0(recv_buf_valid_9),
	.I1(wr_cleardebint_ena_4),
	.I2(recv_buf_valid_10),
	.I3(\simpleuart/n958_7 ),
	.F(\simpleuart/recv_buf_valid_8 )
);
defparam \simpleuart/recv_buf_valid_s3 .INIT=16'hFF80;
LUT3 \simpleuart/send_pattern_8_s3  (
	.I0(send_pattern_8_9),
	.I1(\simpleuart/n519_130 ),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/send_pattern_8_8 )
);
defparam \simpleuart/send_pattern_8_s3 .INIT=8'hF4;
LUT4 \simpleuart/recv_state_3_s4  (
	.I0(\simpleuart/recv_state [0]),
	.I1(\simpleuart/n966_4 ),
	.I2(ser_rx),
	.I3(\simpleuart/recv_state_3_10 ),
	.F(\simpleuart/recv_state_3_9 )
);
defparam \simpleuart/recv_state_3_s4 .INIT=16'h00BF;
LUT4 \simpleuart/n319_s12  (
	.I0(\simpleuart/recv_state [0]),
	.I1(\simpleuart/recv_state [1]),
	.I2(\simpleuart/n958_4 ),
	.I3(\simpleuart/recv_state [2]),
	.F(\simpleuart/n319_16 )
);
defparam \simpleuart/n319_s12 .INIT=16'h7080;
LUT4 \simpleuart/n322_s5  (
	.I0(\simpleuart/recv_divcnt [30]),
	.I1(\simpleuart/n322_10 ),
	.I2(\simpleuart/n322_11 ),
	.I3(\simpleuart/recv_divcnt [31]),
	.F(\simpleuart/n322_9 )
);
defparam \simpleuart/n322_s5 .INIT=16'h0708;
LUT4 \simpleuart/n324_s5  (
	.I0(\simpleuart/recv_divcnt [28]),
	.I1(\simpleuart/n324_10 ),
	.I2(\simpleuart/n322_11 ),
	.I3(\simpleuart/recv_divcnt [29]),
	.F(\simpleuart/n324_9 )
);
defparam \simpleuart/n324_s5 .INIT=16'h0708;
LUT4 \simpleuart/n326_s5  (
	.I0(\simpleuart/recv_divcnt [26]),
	.I1(\simpleuart/n326_12 ),
	.I2(\simpleuart/n322_11 ),
	.I3(\simpleuart/recv_divcnt [27]),
	.F(\simpleuart/n326_9 )
);
defparam \simpleuart/n326_s5 .INIT=16'h0708;
LUT4 \simpleuart/n328_s5  (
	.I0(\simpleuart/n328_10 ),
	.I1(\simpleuart/n328_11 ),
	.I2(\simpleuart/n322_11 ),
	.I3(\simpleuart/recv_divcnt [25]),
	.F(\simpleuart/n328_9 )
);
defparam \simpleuart/n328_s5 .INIT=16'h0708;
LUT4 \simpleuart/n329_s5  (
	.I0(\simpleuart/recv_divcnt [23]),
	.I1(\simpleuart/n328_11 ),
	.I2(\simpleuart/n322_11 ),
	.I3(\simpleuart/recv_divcnt [24]),
	.F(\simpleuart/n329_9 )
);
defparam \simpleuart/n329_s5 .INIT=16'h0708;
LUT4 \simpleuart/n333_s5  (
	.I0(\simpleuart/recv_divcnt [19]),
	.I1(\simpleuart/n333_10 ),
	.I2(\simpleuart/n322_11 ),
	.I3(\simpleuart/recv_divcnt [20]),
	.F(\simpleuart/n333_9 )
);
defparam \simpleuart/n333_s5 .INIT=16'h0708;
LUT4 \simpleuart/n336_s5  (
	.I0(\simpleuart/recv_divcnt [16]),
	.I1(\simpleuart/n336_10 ),
	.I2(\simpleuart/n322_11 ),
	.I3(\simpleuart/recv_divcnt [17]),
	.F(\simpleuart/n336_9 )
);
defparam \simpleuart/n336_s5 .INIT=16'h0708;
LUT4 \simpleuart/n339_s5  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(\simpleuart/n339_12 ),
	.I2(\simpleuart/n322_11 ),
	.I3(\simpleuart/recv_divcnt [14]),
	.F(\simpleuart/n339_9 )
);
defparam \simpleuart/n339_s5 .INIT=16'h0708;
LUT4 \simpleuart/n343_s5  (
	.I0(\simpleuart/n343_10 ),
	.I1(\simpleuart/n343_11 ),
	.I2(\simpleuart/n322_11 ),
	.I3(\simpleuart/recv_divcnt [10]),
	.F(\simpleuart/n343_9 )
);
defparam \simpleuart/n343_s5 .INIT=16'h0708;
LUT4 \simpleuart/n344_s5  (
	.I0(\simpleuart/recv_divcnt [8]),
	.I1(\simpleuart/n343_10 ),
	.I2(\simpleuart/n322_11 ),
	.I3(\simpleuart/recv_divcnt [9]),
	.F(\simpleuart/n344_9 )
);
defparam \simpleuart/n344_s5 .INIT=16'h0708;
LUT4 \simpleuart/n347_s5  (
	.I0(\simpleuart/n347_13 ),
	.I1(\simpleuart/n347_11 ),
	.I2(\simpleuart/n322_11 ),
	.I3(\simpleuart/recv_divcnt [6]),
	.F(\simpleuart/n347_9 )
);
defparam \simpleuart/n347_s5 .INIT=16'h0708;
LUT4 \simpleuart/n348_s5  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(\simpleuart/n347_13 ),
	.I2(\simpleuart/n322_11 ),
	.I3(\simpleuart/recv_divcnt [5]),
	.F(\simpleuart/n348_9 )
);
defparam \simpleuart/n348_s5 .INIT=16'h0708;
LUT4 \simpleuart/n350_s5  (
	.I0(\simpleuart/recv_divcnt [2]),
	.I1(\simpleuart/n350_10 ),
	.I2(\simpleuart/n322_11 ),
	.I3(\simpleuart/recv_divcnt [3]),
	.F(\simpleuart/n350_9 )
);
defparam \simpleuart/n350_s5 .INIT=16'h0708;
LUT4 \simpleuart/n320_s13  (
	.I0(\simpleuart/n320_19 ),
	.I1(\simpleuart/recv_state [1]),
	.I2(\simpleuart/n966_3 ),
	.I3(\simpleuart/recv_state [0]),
	.F(\simpleuart/n320_18 )
);
defparam \simpleuart/n320_s13 .INIT=16'hBAC0;
LUT4 \simpleuart/n321_s13  (
	.I0(ser_rx),
	.I1(\simpleuart/n966_4 ),
	.I2(\simpleuart/n966_3 ),
	.I3(\simpleuart/recv_state [0]),
	.F(\simpleuart/n321_18 )
);
defparam \simpleuart/n321_s13 .INIT=16'h00F4;
LUT2 \simpleuart/n564_s1  (
	.I0(\simpleuart/n557_4 ),
	.I1(\simpleuart/send_pattern [1]),
	.F(\simpleuart/n564_5 )
);
defparam \simpleuart/n564_s1 .INIT=4'h4;
LUT2 \simpleuart/n556_s1  (
	.I0(mem_wdata_Z[7]),
	.I1(\simpleuart/n557_4 ),
	.F(\simpleuart/n556_5 )
);
defparam \simpleuart/n556_s1 .INIT=4'hB;
LUT2 \simpleuart/n567_s1  (
	.I0(\simpleuart/send_bitcnt [0]),
	.I1(\simpleuart/send_bitcnt [1]),
	.F(\simpleuart/n567_5 )
);
defparam \simpleuart/n567_s1 .INIT=4'h9;
LUT4 \simpleuart/n612_s2  (
	.I0(\simpleuart/n480_11 ),
	.I1(\simpleuart/n557_4 ),
	.I2(\simpleuart/send_bitcnt [2]),
	.I3(\simpleuart/n612_7 ),
	.F(\simpleuart/n612_6 )
);
defparam \simpleuart/n612_s2 .INIT=16'h5775;
LUT3 \simpleuart/n958_s1  (
	.I0(simpleuart_reg_div_do[31]),
	.I1(\simpleuart/n261_128 ),
	.I2(\simpleuart/recv_divcnt [31]),
	.F(\simpleuart/n958_4 )
);
defparam \simpleuart/n958_s1 .INIT=8'hD4;
LUT4 \simpleuart/n958_s2  (
	.I0(\simpleuart/recv_state [0]),
	.I1(\simpleuart/recv_state [2]),
	.I2(\simpleuart/recv_state [1]),
	.I3(\simpleuart/recv_state [3]),
	.F(\simpleuart/n958_5 )
);
defparam \simpleuart/n958_s2 .INIT=16'h1000;
LUT3 \simpleuart/n966_s1  (
	.I0(\simpleuart/recv_state [1]),
	.I1(\simpleuart/recv_state [2]),
	.I2(\simpleuart/recv_state [3]),
	.F(\simpleuart/n966_4 )
);
defparam \simpleuart/n966_s1 .INIT=8'h01;
LUT4 \simpleuart/n557_s1  (
	.I0(mem_wstrb_Z[0]),
	.I1(recv_buf_valid_10),
	.I2(recv_buf_valid_9),
	.I3(send_pattern_8_9),
	.F(\simpleuart/n557_4 )
);
defparam \simpleuart/n557_s1 .INIT=16'h8000;
LUT2 \simpleuart/recv_buf_valid_s4  (
	.I0(mem_rdata_31_12),
	.I1(mem_rdata_31_13),
	.F(recv_buf_valid_9)
);
defparam \simpleuart/recv_buf_valid_s4 .INIT=4'h8;
LUT4 \simpleuart/recv_buf_valid_s5  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[3]),
	.F(recv_buf_valid_10)
);
defparam \simpleuart/recv_buf_valid_s5 .INIT=16'h0100;
LUT3 \simpleuart/send_dummy_s4  (
	.I0(mem_rdata_31_15),
	.I1(mem_rdata_31_12),
	.I2(mem_rdata_31_13),
	.F(send_dummy_9)
);
defparam \simpleuart/send_dummy_s4 .INIT=8'h80;
LUT4 \simpleuart/send_pattern_8_s4  (
	.I0(\simpleuart/send_bitcnt [0]),
	.I1(\simpleuart/send_bitcnt [1]),
	.I2(\simpleuart/send_bitcnt [2]),
	.I3(\simpleuart/send_bitcnt [3]),
	.F(send_pattern_8_9)
);
defparam \simpleuart/send_pattern_8_s4 .INIT=16'h0001;
LUT4 \simpleuart/recv_state_3_s5  (
	.I0(\simpleuart/n958_4 ),
	.I1(\simpleuart/recv_state [0]),
	.I2(\simpleuart/n320_19 ),
	.I3(\simpleuart/n966_4 ),
	.F(\simpleuart/recv_state_3_10 )
);
defparam \simpleuart/recv_state_3_s5 .INIT=16'h0C05;
LUT4 \simpleuart/n318_s13  (
	.I0(\simpleuart/recv_state [1]),
	.I1(\simpleuart/recv_state [0]),
	.I2(\simpleuart/recv_state [2]),
	.I3(\simpleuart/recv_state [3]),
	.F(\simpleuart/n318_17 )
);
defparam \simpleuart/n318_s13 .INIT=16'h827F;
LUT3 \simpleuart/n322_s6  (
	.I0(\simpleuart/recv_divcnt [28]),
	.I1(\simpleuart/recv_divcnt [29]),
	.I2(\simpleuart/n324_10 ),
	.F(\simpleuart/n322_10 )
);
defparam \simpleuart/n322_s6 .INIT=8'h80;
LUT2 \simpleuart/n322_s7  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.F(\simpleuart/n322_11 )
);
defparam \simpleuart/n322_s7 .INIT=4'h1;
LUT4 \simpleuart/n324_s6  (
	.I0(\simpleuart/recv_divcnt [22]),
	.I1(\simpleuart/n324_11 ),
	.I2(\simpleuart/n328_10 ),
	.I3(\simpleuart/n331_12 ),
	.F(\simpleuart/n324_10 )
);
defparam \simpleuart/n324_s6 .INIT=16'h8000;
LUT2 \simpleuart/n328_s6  (
	.I0(\simpleuart/recv_divcnt [23]),
	.I1(\simpleuart/recv_divcnt [24]),
	.F(\simpleuart/n328_10 )
);
defparam \simpleuart/n328_s6 .INIT=4'h8;
LUT4 \simpleuart/n328_s7  (
	.I0(\simpleuart/recv_divcnt [22]),
	.I1(\simpleuart/n328_12 ),
	.I2(\simpleuart/n328_13 ),
	.I3(\simpleuart/n336_10 ),
	.F(\simpleuart/n328_11 )
);
defparam \simpleuart/n328_s7 .INIT=16'h8000;
LUT4 \simpleuart/n332_s6  (
	.I0(\simpleuart/recv_divcnt [18]),
	.I1(\simpleuart/recv_divcnt [19]),
	.I2(\simpleuart/recv_divcnt [20]),
	.I3(\simpleuart/n335_10 ),
	.F(\simpleuart/n332_10 )
);
defparam \simpleuart/n332_s6 .INIT=16'h8000;
LUT4 \simpleuart/n333_s6  (
	.I0(\simpleuart/recv_divcnt [11]),
	.I1(\simpleuart/n328_13 ),
	.I2(\simpleuart/n342_12 ),
	.I3(\simpleuart/n333_11 ),
	.F(\simpleuart/n333_10 )
);
defparam \simpleuart/n333_s6 .INIT=16'h8000;
LUT4 \simpleuart/n335_s6  (
	.I0(\simpleuart/recv_divcnt [15]),
	.I1(\simpleuart/recv_divcnt [16]),
	.I2(\simpleuart/recv_divcnt [17]),
	.I3(\simpleuart/n338_10 ),
	.F(\simpleuart/n335_10 )
);
defparam \simpleuart/n335_s6 .INIT=16'h8000;
LUT4 \simpleuart/n336_s6  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(\simpleuart/recv_divcnt [14]),
	.I2(\simpleuart/recv_divcnt [15]),
	.I3(\simpleuart/n339_12 ),
	.F(\simpleuart/n336_10 )
);
defparam \simpleuart/n336_s6 .INIT=16'h8000;
LUT4 \simpleuart/n338_s6  (
	.I0(\simpleuart/recv_divcnt [12]),
	.I1(\simpleuart/recv_divcnt [13]),
	.I2(\simpleuart/recv_divcnt [14]),
	.I3(\simpleuart/n341_10 ),
	.F(\simpleuart/n338_10 )
);
defparam \simpleuart/n338_s6 .INIT=16'h8000;
LUT2 \simpleuart/n341_s6  (
	.I0(\simpleuart/recv_divcnt [11]),
	.I1(\simpleuart/n342_12 ),
	.F(\simpleuart/n341_10 )
);
defparam \simpleuart/n341_s6 .INIT=4'h8;
LUT2 \simpleuart/n343_s6  (
	.I0(\simpleuart/recv_divcnt [7]),
	.I1(\simpleuart/n346_12 ),
	.F(\simpleuart/n343_10 )
);
defparam \simpleuart/n343_s6 .INIT=4'h8;
LUT2 \simpleuart/n343_s7  (
	.I0(\simpleuart/recv_divcnt [8]),
	.I1(\simpleuart/recv_divcnt [9]),
	.F(\simpleuart/n343_11 )
);
defparam \simpleuart/n343_s7 .INIT=4'h8;
LUT2 \simpleuart/n347_s7  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(\simpleuart/recv_divcnt [5]),
	.F(\simpleuart/n347_11 )
);
defparam \simpleuart/n347_s7 .INIT=4'h8;
LUT2 \simpleuart/n350_s6  (
	.I0(\simpleuart/recv_divcnt [0]),
	.I1(\simpleuart/recv_divcnt [1]),
	.F(\simpleuart/n350_10 )
);
defparam \simpleuart/n350_s6 .INIT=4'h8;
LUT4 \simpleuart/n320_s14  (
	.I0(simpleuart_reg_div_do[31]),
	.I1(\simpleuart/n210_126 ),
	.I2(\simpleuart/recv_divcnt [30]),
	.I3(\simpleuart/n966_4 ),
	.F(\simpleuart/n320_19 )
);
defparam \simpleuart/n320_s14 .INIT=16'hD400;
LUT2 \simpleuart/n612_s3  (
	.I0(\simpleuart/send_bitcnt [0]),
	.I1(\simpleuart/send_bitcnt [1]),
	.F(\simpleuart/n612_7 )
);
defparam \simpleuart/n612_s3 .INIT=4'h1;
LUT3 \simpleuart/n324_s7  (
	.I0(\simpleuart/recv_divcnt [25]),
	.I1(\simpleuart/recv_divcnt [26]),
	.I2(\simpleuart/recv_divcnt [27]),
	.F(\simpleuart/n324_11 )
);
defparam \simpleuart/n324_s7 .INIT=8'h80;
LUT3 \simpleuart/n328_s8  (
	.I0(\simpleuart/recv_divcnt [19]),
	.I1(\simpleuart/recv_divcnt [20]),
	.I2(\simpleuart/recv_divcnt [21]),
	.F(\simpleuart/n328_12 )
);
defparam \simpleuart/n328_s8 .INIT=8'h80;
LUT3 \simpleuart/n328_s9  (
	.I0(\simpleuart/recv_divcnt [16]),
	.I1(\simpleuart/recv_divcnt [17]),
	.I2(\simpleuart/recv_divcnt [18]),
	.F(\simpleuart/n328_13 )
);
defparam \simpleuart/n328_s9 .INIT=8'h80;
LUT4 \simpleuart/n333_s7  (
	.I0(\simpleuart/recv_divcnt [12]),
	.I1(\simpleuart/recv_divcnt [13]),
	.I2(\simpleuart/recv_divcnt [14]),
	.I3(\simpleuart/recv_divcnt [15]),
	.F(\simpleuart/n333_11 )
);
defparam \simpleuart/n333_s7 .INIT=16'h8000;
LUT4 \simpleuart/n331_s7  (
	.I0(\simpleuart/recv_divcnt [19]),
	.I1(\simpleuart/recv_divcnt [20]),
	.I2(\simpleuart/recv_divcnt [21]),
	.I3(\simpleuart/n333_10 ),
	.F(\simpleuart/n331_12 )
);
defparam \simpleuart/n331_s7 .INIT=16'h8000;
LUT4 \simpleuart/n342_s7  (
	.I0(\simpleuart/recv_divcnt [10]),
	.I1(\simpleuart/n343_10 ),
	.I2(\simpleuart/recv_divcnt [8]),
	.I3(\simpleuart/recv_divcnt [9]),
	.F(\simpleuart/n342_12 )
);
defparam \simpleuart/n342_s7 .INIT=16'h8000;
LUT4 \simpleuart/n346_s7  (
	.I0(\simpleuart/recv_divcnt [6]),
	.I1(\simpleuart/n347_13 ),
	.I2(\simpleuart/recv_divcnt [4]),
	.I3(\simpleuart/recv_divcnt [5]),
	.F(\simpleuart/n346_12 )
);
defparam \simpleuart/n346_s7 .INIT=16'h8000;
LUT4 \simpleuart/n565_s2  (
	.I0(\simpleuart/send_bitcnt [2]),
	.I1(\simpleuart/send_bitcnt [0]),
	.I2(\simpleuart/send_bitcnt [1]),
	.I3(\simpleuart/send_bitcnt [3]),
	.F(\simpleuart/n565_7 )
);
defparam \simpleuart/n565_s2 .INIT=16'hFE01;
LUT4 \simpleuart/n326_s7  (
	.I0(\simpleuart/recv_divcnt [25]),
	.I1(\simpleuart/recv_divcnt [23]),
	.I2(\simpleuart/recv_divcnt [24]),
	.I3(\simpleuart/n328_11 ),
	.F(\simpleuart/n326_12 )
);
defparam \simpleuart/n326_s7 .INIT=16'h8000;
LUT3 \simpleuart/n339_s7  (
	.I0(\simpleuart/recv_divcnt [12]),
	.I1(\simpleuart/recv_divcnt [11]),
	.I2(\simpleuart/n342_12 ),
	.F(\simpleuart/n339_12 )
);
defparam \simpleuart/n339_s7 .INIT=8'h80;
LUT4 \simpleuart/n341_s7  (
	.I0(\simpleuart/n322_11 ),
	.I1(\simpleuart/recv_divcnt [12]),
	.I2(\simpleuart/recv_divcnt [11]),
	.I3(\simpleuart/n342_12 ),
	.F(\simpleuart/n341_12 )
);
defparam \simpleuart/n341_s7 .INIT=16'h1444;
LUT4 \simpleuart/n347_s8  (
	.I0(\simpleuart/recv_divcnt [2]),
	.I1(\simpleuart/recv_divcnt [3]),
	.I2(\simpleuart/recv_divcnt [0]),
	.I3(\simpleuart/recv_divcnt [1]),
	.F(\simpleuart/n347_13 )
);
defparam \simpleuart/n347_s8 .INIT=16'h8000;
LUT4 \simpleuart/n351_s6  (
	.I0(\simpleuart/n322_11 ),
	.I1(\simpleuart/recv_divcnt [2]),
	.I2(\simpleuart/recv_divcnt [0]),
	.I3(\simpleuart/recv_divcnt [1]),
	.F(\simpleuart/n351_11 )
);
defparam \simpleuart/n351_s6 .INIT=16'h1444;
LUT4 \simpleuart/n345_s6  (
	.I0(\simpleuart/n322_11 ),
	.I1(\simpleuart/recv_divcnt [8]),
	.I2(\simpleuart/recv_divcnt [7]),
	.I3(\simpleuart/n346_12 ),
	.F(\simpleuart/n345_11 )
);
defparam \simpleuart/n345_s6 .INIT=16'h1444;
LUT4 \simpleuart/n318_s14  (
	.I0(simpleuart_reg_div_do[31]),
	.I1(\simpleuart/n261_128 ),
	.I2(\simpleuart/recv_divcnt [31]),
	.I3(\simpleuart/n318_17 ),
	.F(\simpleuart/n318_19 )
);
defparam \simpleuart/n318_s14 .INIT=16'h00D4;
LUT4 \simpleuart/n958_s3  (
	.I0(simpleuart_reg_div_do[31]),
	.I1(\simpleuart/n261_128 ),
	.I2(\simpleuart/recv_divcnt [31]),
	.I3(\simpleuart/n958_5 ),
	.F(\simpleuart/n958_7 )
);
defparam \simpleuart/n958_s3 .INIT=16'hD400;
LUT4 \simpleuart/n614_s3  (
	.I0(\simpleuart/n557_4 ),
	.I1(\simpleuart/send_bitcnt [0]),
	.I2(send_dummy),
	.I3(send_pattern_8_9),
	.F(\simpleuart/n614_8 )
);
defparam \simpleuart/n614_s3 .INIT=16'hF111;
LUT3 \simpleuart/send_bitcnt_2_s3  (
	.I0(\simpleuart/send_pattern_8_8 ),
	.I1(send_dummy),
	.I2(send_pattern_8_9),
	.F(\simpleuart/send_bitcnt_2_9 )
);
defparam \simpleuart/send_bitcnt_2_s3 .INIT=8'hEA;
LUT4 \simpleuart/n1042_s1  (
	.I0(send_pattern_8_9),
	.I1(\simpleuart/n519_130 ),
	.I2(\simpleuart/n557_4 ),
	.I3(\simpleuart/n1043_7 ),
	.F(\simpleuart/n1042_5 )
);
defparam \simpleuart/n1042_s1 .INIT=16'hFFF4;
LUT3 \simpleuart/n353_s6  (
	.I0(\simpleuart/recv_divcnt [0]),
	.I1(\simpleuart/n958_5 ),
	.I2(\simpleuart/recv_state_3_10 ),
	.F(\simpleuart/n353_11 )
);
defparam \simpleuart/n353_s6 .INIT=8'h54;
LUT4 \simpleuart/n352_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [0]),
	.I3(\simpleuart/recv_divcnt [1]),
	.F(\simpleuart/n352_11 )
);
defparam \simpleuart/n352_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n349_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [4]),
	.I3(\simpleuart/n347_13 ),
	.F(\simpleuart/n349_11 )
);
defparam \simpleuart/n349_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n346_s8  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [7]),
	.I3(\simpleuart/n346_12 ),
	.F(\simpleuart/n346_14 )
);
defparam \simpleuart/n346_s8 .INIT=16'h0EE0;
LUT4 \simpleuart/n342_s8  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [11]),
	.I3(\simpleuart/n342_12 ),
	.F(\simpleuart/n342_14 )
);
defparam \simpleuart/n342_s8 .INIT=16'h0EE0;
LUT4 \simpleuart/n340_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [13]),
	.I3(\simpleuart/n339_12 ),
	.F(\simpleuart/n340_11 )
);
defparam \simpleuart/n340_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n338_s7  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [15]),
	.I3(\simpleuart/n338_10 ),
	.F(\simpleuart/n338_12 )
);
defparam \simpleuart/n338_s7 .INIT=16'h0EE0;
LUT4 \simpleuart/n337_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [16]),
	.I3(\simpleuart/n336_10 ),
	.F(\simpleuart/n337_11 )
);
defparam \simpleuart/n337_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n335_s7  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [18]),
	.I3(\simpleuart/n335_10 ),
	.F(\simpleuart/n335_12 )
);
defparam \simpleuart/n335_s7 .INIT=16'h0EE0;
LUT4 \simpleuart/n334_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [19]),
	.I3(\simpleuart/n333_10 ),
	.F(\simpleuart/n334_11 )
);
defparam \simpleuart/n334_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n332_s7  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [21]),
	.I3(\simpleuart/n332_10 ),
	.F(\simpleuart/n332_12 )
);
defparam \simpleuart/n332_s7 .INIT=16'h0EE0;
LUT4 \simpleuart/n331_s8  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [22]),
	.I3(\simpleuart/n331_12 ),
	.F(\simpleuart/n331_14 )
);
defparam \simpleuart/n331_s8 .INIT=16'h0EE0;
LUT4 \simpleuart/n330_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [23]),
	.I3(\simpleuart/n328_11 ),
	.F(\simpleuart/n330_11 )
);
defparam \simpleuart/n330_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n327_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [26]),
	.I3(\simpleuart/n326_12 ),
	.F(\simpleuart/n327_11 )
);
defparam \simpleuart/n327_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n325_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [28]),
	.I3(\simpleuart/n324_10 ),
	.F(\simpleuart/n325_11 )
);
defparam \simpleuart/n325_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n323_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [30]),
	.I3(\simpleuart/n322_10 ),
	.F(\simpleuart/n323_11 )
);
defparam \simpleuart/n323_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n1043_s2  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(send_dummy),
	.I3(send_pattern_8_9),
	.F(\simpleuart/n1043_7 )
);
defparam \simpleuart/n1043_s2 .INIT=16'hF777;
LUT4 \simpleuart/n480_s4  (
	.I0(send_dummy),
	.I1(send_pattern_8_9),
	.I2(wr_cleardebint_ena_4),
	.I3(send_dummy_9),
	.F(\simpleuart/n480_9 )
);
defparam \simpleuart/n480_s4 .INIT=16'h2722;
LUT2 \simpleuart/n480_s5  (
	.I0(send_dummy),
	.I1(send_pattern_8_9),
	.F(\simpleuart/n480_11 )
);
defparam \simpleuart/n480_s5 .INIT=4'h7;
DFFRE \simpleuart/cfg_divider_30_s0  (
	.D(mem_wdata_Z[30]),
	.CLK(clk_in),
	.CE(n1129_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[30])
);
defparam \simpleuart/cfg_divider_30_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_29_s0  (
	.D(mem_wdata_Z[29]),
	.CLK(clk_in),
	.CE(n1129_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[29])
);
defparam \simpleuart/cfg_divider_29_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_28_s0  (
	.D(mem_wdata_Z[28]),
	.CLK(clk_in),
	.CE(n1129_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[28])
);
defparam \simpleuart/cfg_divider_28_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_27_s0  (
	.D(mem_wdata_Z[27]),
	.CLK(clk_in),
	.CE(n1129_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[27])
);
defparam \simpleuart/cfg_divider_27_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_26_s0  (
	.D(mem_wdata_Z[26]),
	.CLK(clk_in),
	.CE(n1129_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[26])
);
defparam \simpleuart/cfg_divider_26_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_25_s0  (
	.D(mem_wdata_Z[25]),
	.CLK(clk_in),
	.CE(n1129_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[25])
);
defparam \simpleuart/cfg_divider_25_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_24_s0  (
	.D(mem_wdata_Z[24]),
	.CLK(clk_in),
	.CE(n1129_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[24])
);
defparam \simpleuart/cfg_divider_24_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_23_s0  (
	.D(mem_wdata_Z[23]),
	.CLK(clk_in),
	.CE(n1130_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[23])
);
defparam \simpleuart/cfg_divider_23_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_22_s0  (
	.D(mem_wdata_Z[22]),
	.CLK(clk_in),
	.CE(n1130_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[22])
);
defparam \simpleuart/cfg_divider_22_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_21_s0  (
	.D(mem_wdata_Z[21]),
	.CLK(clk_in),
	.CE(n1130_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[21])
);
defparam \simpleuart/cfg_divider_21_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_20_s0  (
	.D(mem_wdata_Z[20]),
	.CLK(clk_in),
	.CE(n1130_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[20])
);
defparam \simpleuart/cfg_divider_20_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_19_s0  (
	.D(mem_wdata_Z[19]),
	.CLK(clk_in),
	.CE(n1130_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[19])
);
defparam \simpleuart/cfg_divider_19_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_18_s0  (
	.D(mem_wdata_Z[18]),
	.CLK(clk_in),
	.CE(n1130_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[18])
);
defparam \simpleuart/cfg_divider_18_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_17_s0  (
	.D(mem_wdata_Z[17]),
	.CLK(clk_in),
	.CE(n1130_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[17])
);
defparam \simpleuart/cfg_divider_17_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_16_s0  (
	.D(mem_wdata_Z[16]),
	.CLK(clk_in),
	.CE(n1130_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[16])
);
defparam \simpleuart/cfg_divider_16_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_15_s0  (
	.D(mem_wdata_Z[15]),
	.CLK(clk_in),
	.CE(n1131_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[15])
);
defparam \simpleuart/cfg_divider_15_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_14_s0  (
	.D(mem_wdata_Z[14]),
	.CLK(clk_in),
	.CE(n1131_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[14])
);
defparam \simpleuart/cfg_divider_14_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_13_s0  (
	.D(mem_wdata_Z[13]),
	.CLK(clk_in),
	.CE(n1131_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[13])
);
defparam \simpleuart/cfg_divider_13_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_12_s0  (
	.D(mem_wdata_Z[12]),
	.CLK(clk_in),
	.CE(n1131_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[12])
);
defparam \simpleuart/cfg_divider_12_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_11_s0  (
	.D(mem_wdata_Z[11]),
	.CLK(clk_in),
	.CE(n1131_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[11])
);
defparam \simpleuart/cfg_divider_11_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_10_s0  (
	.D(mem_wdata_Z[10]),
	.CLK(clk_in),
	.CE(n1131_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[10])
);
defparam \simpleuart/cfg_divider_10_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_9_s0  (
	.D(mem_wdata_Z[9]),
	.CLK(clk_in),
	.CE(n1131_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[9])
);
defparam \simpleuart/cfg_divider_9_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_8_s0  (
	.D(mem_wdata_Z[8]),
	.CLK(clk_in),
	.CE(n1131_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[8])
);
defparam \simpleuart/cfg_divider_8_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_7_s0  (
	.D(mem_wdata_Z[7]),
	.CLK(clk_in),
	.CE(n1132_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[7])
);
defparam \simpleuart/cfg_divider_7_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_6_s0  (
	.D(mem_wdata_Z[6]),
	.CLK(clk_in),
	.CE(n1132_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[6])
);
defparam \simpleuart/cfg_divider_6_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_5_s0  (
	.D(mem_wdata_Z[5]),
	.CLK(clk_in),
	.CE(n1132_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[5])
);
defparam \simpleuart/cfg_divider_5_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_4_s0  (
	.D(mem_wdata_Z[4]),
	.CLK(clk_in),
	.CE(n1132_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[4])
);
defparam \simpleuart/cfg_divider_4_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_3_s0  (
	.D(mem_wdata_Z[3]),
	.CLK(clk_in),
	.CE(n1132_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[3])
);
defparam \simpleuart/cfg_divider_3_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_2_s0  (
	.D(mem_wdata_Z[2]),
	.CLK(clk_in),
	.CE(n1132_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[2])
);
defparam \simpleuart/cfg_divider_2_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_1_s0  (
	.D(mem_wdata_Z[1]),
	.CLK(clk_in),
	.CE(n1132_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[1])
);
defparam \simpleuart/cfg_divider_1_s0 .INIT=1'b0;
DFFSE \simpleuart/cfg_divider_0_s0  (
	.D(mem_wdata_Z[0]),
	.CLK(clk_in),
	.CE(n1132_7),
	.SET(n519_5),
	.Q(simpleuart_reg_div_do[0])
);
defparam \simpleuart/cfg_divider_0_s0 .INIT=1'b1;
DFFR \simpleuart/recv_divcnt_31_s0  (
	.D(\simpleuart/n322_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [31])
);
defparam \simpleuart/recv_divcnt_31_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_30_s0  (
	.D(\simpleuart/n323_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [30])
);
defparam \simpleuart/recv_divcnt_30_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_29_s0  (
	.D(\simpleuart/n324_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [29])
);
defparam \simpleuart/recv_divcnt_29_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_28_s0  (
	.D(\simpleuart/n325_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [28])
);
defparam \simpleuart/recv_divcnt_28_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_27_s0  (
	.D(\simpleuart/n326_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [27])
);
defparam \simpleuart/recv_divcnt_27_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_26_s0  (
	.D(\simpleuart/n327_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [26])
);
defparam \simpleuart/recv_divcnt_26_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_25_s0  (
	.D(\simpleuart/n328_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [25])
);
defparam \simpleuart/recv_divcnt_25_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_24_s0  (
	.D(\simpleuart/n329_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [24])
);
defparam \simpleuart/recv_divcnt_24_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_23_s0  (
	.D(\simpleuart/n330_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [23])
);
defparam \simpleuart/recv_divcnt_23_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_22_s0  (
	.D(\simpleuart/n331_14 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [22])
);
defparam \simpleuart/recv_divcnt_22_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_21_s0  (
	.D(\simpleuart/n332_12 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [21])
);
defparam \simpleuart/recv_divcnt_21_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_20_s0  (
	.D(\simpleuart/n333_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [20])
);
defparam \simpleuart/recv_divcnt_20_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_19_s0  (
	.D(\simpleuart/n334_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [19])
);
defparam \simpleuart/recv_divcnt_19_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_18_s0  (
	.D(\simpleuart/n335_12 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [18])
);
defparam \simpleuart/recv_divcnt_18_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_17_s0  (
	.D(\simpleuart/n336_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [17])
);
defparam \simpleuart/recv_divcnt_17_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_16_s0  (
	.D(\simpleuart/n337_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [16])
);
defparam \simpleuart/recv_divcnt_16_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_15_s0  (
	.D(\simpleuart/n338_12 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [15])
);
defparam \simpleuart/recv_divcnt_15_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_14_s0  (
	.D(\simpleuart/n339_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [14])
);
defparam \simpleuart/recv_divcnt_14_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_13_s0  (
	.D(\simpleuart/n340_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [13])
);
defparam \simpleuart/recv_divcnt_13_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_12_s0  (
	.D(\simpleuart/n341_12 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [12])
);
defparam \simpleuart/recv_divcnt_12_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_11_s0  (
	.D(\simpleuart/n342_14 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [11])
);
defparam \simpleuart/recv_divcnt_11_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_10_s0  (
	.D(\simpleuart/n343_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [10])
);
defparam \simpleuart/recv_divcnt_10_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_9_s0  (
	.D(\simpleuart/n344_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [9])
);
defparam \simpleuart/recv_divcnt_9_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_8_s0  (
	.D(\simpleuart/n345_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [8])
);
defparam \simpleuart/recv_divcnt_8_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_7_s0  (
	.D(\simpleuart/n346_14 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [7])
);
defparam \simpleuart/recv_divcnt_7_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_6_s0  (
	.D(\simpleuart/n347_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [6])
);
defparam \simpleuart/recv_divcnt_6_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_5_s0  (
	.D(\simpleuart/n348_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [5])
);
defparam \simpleuart/recv_divcnt_5_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_4_s0  (
	.D(\simpleuart/n349_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [4])
);
defparam \simpleuart/recv_divcnt_4_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_3_s0  (
	.D(\simpleuart/n350_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [3])
);
defparam \simpleuart/recv_divcnt_3_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_2_s0  (
	.D(\simpleuart/n351_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [2])
);
defparam \simpleuart/recv_divcnt_2_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_1_s0  (
	.D(\simpleuart/n352_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [1])
);
defparam \simpleuart/recv_divcnt_1_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_0_s0  (
	.D(\simpleuart/n353_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [0])
);
defparam \simpleuart/recv_divcnt_0_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_7_s0  (
	.D(ser_rx),
	.CLK(clk_in),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [7])
);
defparam \simpleuart/recv_pattern_7_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_6_s0  (
	.D(\simpleuart/recv_pattern [7]),
	.CLK(clk_in),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [6])
);
defparam \simpleuart/recv_pattern_6_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_5_s0  (
	.D(\simpleuart/recv_pattern [6]),
	.CLK(clk_in),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [5])
);
defparam \simpleuart/recv_pattern_5_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_4_s0  (
	.D(\simpleuart/recv_pattern [5]),
	.CLK(clk_in),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [4])
);
defparam \simpleuart/recv_pattern_4_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_3_s0  (
	.D(\simpleuart/recv_pattern [4]),
	.CLK(clk_in),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [3])
);
defparam \simpleuart/recv_pattern_3_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_2_s0  (
	.D(\simpleuart/recv_pattern [3]),
	.CLK(clk_in),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [2])
);
defparam \simpleuart/recv_pattern_2_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_1_s0  (
	.D(\simpleuart/recv_pattern [2]),
	.CLK(clk_in),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [1])
);
defparam \simpleuart/recv_pattern_1_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_0_s0  (
	.D(\simpleuart/recv_pattern [1]),
	.CLK(clk_in),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [0])
);
defparam \simpleuart/recv_pattern_0_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_7_s0  (
	.D(\simpleuart/recv_pattern [7]),
	.CLK(clk_in),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[7])
);
defparam \simpleuart/recv_buf_data_7_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_6_s0  (
	.D(\simpleuart/recv_pattern [6]),
	.CLK(clk_in),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[6])
);
defparam \simpleuart/recv_buf_data_6_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_5_s0  (
	.D(\simpleuart/recv_pattern [5]),
	.CLK(clk_in),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[5])
);
defparam \simpleuart/recv_buf_data_5_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_4_s0  (
	.D(\simpleuart/recv_pattern [4]),
	.CLK(clk_in),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[4])
);
defparam \simpleuart/recv_buf_data_4_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_3_s0  (
	.D(\simpleuart/recv_pattern [3]),
	.CLK(clk_in),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[3])
);
defparam \simpleuart/recv_buf_data_3_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_2_s0  (
	.D(\simpleuart/recv_pattern [2]),
	.CLK(clk_in),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[2])
);
defparam \simpleuart/recv_buf_data_2_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_1_s0  (
	.D(\simpleuart/recv_pattern [1]),
	.CLK(clk_in),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[1])
);
defparam \simpleuart/recv_buf_data_1_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_0_s0  (
	.D(\simpleuart/recv_pattern [0]),
	.CLK(clk_in),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[0])
);
defparam \simpleuart/recv_buf_data_0_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_31_s0  (
	.D(\simpleuart/n482_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [31])
);
defparam \simpleuart/send_divcnt_31_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_30_s0  (
	.D(\simpleuart/n483_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [30])
);
defparam \simpleuart/send_divcnt_30_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_29_s0  (
	.D(\simpleuart/n484_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [29])
);
defparam \simpleuart/send_divcnt_29_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_28_s0  (
	.D(\simpleuart/n485_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [28])
);
defparam \simpleuart/send_divcnt_28_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_27_s0  (
	.D(\simpleuart/n486_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [27])
);
defparam \simpleuart/send_divcnt_27_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_26_s0  (
	.D(\simpleuart/n487_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [26])
);
defparam \simpleuart/send_divcnt_26_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_25_s0  (
	.D(\simpleuart/n488_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [25])
);
defparam \simpleuart/send_divcnt_25_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_24_s0  (
	.D(\simpleuart/n489_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [24])
);
defparam \simpleuart/send_divcnt_24_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_23_s0  (
	.D(\simpleuart/n490_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [23])
);
defparam \simpleuart/send_divcnt_23_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_22_s0  (
	.D(\simpleuart/n491_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [22])
);
defparam \simpleuart/send_divcnt_22_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_21_s0  (
	.D(\simpleuart/n492_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [21])
);
defparam \simpleuart/send_divcnt_21_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_20_s0  (
	.D(\simpleuart/n493_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [20])
);
defparam \simpleuart/send_divcnt_20_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_19_s0  (
	.D(\simpleuart/n494_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [19])
);
defparam \simpleuart/send_divcnt_19_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_18_s0  (
	.D(\simpleuart/n495_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [18])
);
defparam \simpleuart/send_divcnt_18_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_17_s0  (
	.D(\simpleuart/n496_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [17])
);
defparam \simpleuart/send_divcnt_17_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_16_s0  (
	.D(\simpleuart/n497_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [16])
);
defparam \simpleuart/send_divcnt_16_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_15_s0  (
	.D(\simpleuart/n498_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [15])
);
defparam \simpleuart/send_divcnt_15_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_14_s0  (
	.D(\simpleuart/n499_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [14])
);
defparam \simpleuart/send_divcnt_14_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_13_s0  (
	.D(\simpleuart/n500_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [13])
);
defparam \simpleuart/send_divcnt_13_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_12_s0  (
	.D(\simpleuart/n501_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [12])
);
defparam \simpleuart/send_divcnt_12_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_11_s0  (
	.D(\simpleuart/n502_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [11])
);
defparam \simpleuart/send_divcnt_11_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_10_s0  (
	.D(\simpleuart/n503_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [10])
);
defparam \simpleuart/send_divcnt_10_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_9_s0  (
	.D(\simpleuart/n504_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [9])
);
defparam \simpleuart/send_divcnt_9_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_8_s0  (
	.D(\simpleuart/n505_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [8])
);
defparam \simpleuart/send_divcnt_8_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_7_s0  (
	.D(\simpleuart/n506_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [7])
);
defparam \simpleuart/send_divcnt_7_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_6_s0  (
	.D(\simpleuart/n507_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [6])
);
defparam \simpleuart/send_divcnt_6_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_5_s0  (
	.D(\simpleuart/n508_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [5])
);
defparam \simpleuart/send_divcnt_5_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_4_s0  (
	.D(\simpleuart/n509_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [4])
);
defparam \simpleuart/send_divcnt_4_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_3_s0  (
	.D(\simpleuart/n510_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [3])
);
defparam \simpleuart/send_divcnt_3_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_2_s0  (
	.D(\simpleuart/n511_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [2])
);
defparam \simpleuart/send_divcnt_2_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_1_s0  (
	.D(\simpleuart/n512_1 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [1])
);
defparam \simpleuart/send_divcnt_1_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_0_s0  (
	.D(\simpleuart/n513_5 ),
	.CLK(clk_in),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [0])
);
defparam \simpleuart/send_divcnt_0_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_31_s0  (
	.D(mem_wdata_Z[31]),
	.CLK(clk_in),
	.CE(n1129_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[31])
);
defparam \simpleuart/cfg_divider_31_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_valid_s1  (
	.D(\simpleuart/n958_7 ),
	.CLK(clk_in),
	.CE(\simpleuart/recv_buf_valid_8 ),
	.RESET(n519_5),
	.Q(recv_buf_valid)
);
defparam \simpleuart/recv_buf_valid_s1 .INIT=1'b0;
DFFSE \simpleuart/send_pattern_8_s1  (
	.D(\simpleuart/n556_5 ),
	.CLK(clk_in),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [8])
);
defparam \simpleuart/send_pattern_8_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_7_s1  (
	.D(\simpleuart/n557_3 ),
	.CLK(clk_in),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [7])
);
defparam \simpleuart/send_pattern_7_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_6_s1  (
	.D(\simpleuart/n558_3 ),
	.CLK(clk_in),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [6])
);
defparam \simpleuart/send_pattern_6_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_5_s1  (
	.D(\simpleuart/n559_3 ),
	.CLK(clk_in),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [5])
);
defparam \simpleuart/send_pattern_5_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_4_s1  (
	.D(\simpleuart/n560_3 ),
	.CLK(clk_in),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [4])
);
defparam \simpleuart/send_pattern_4_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_3_s1  (
	.D(\simpleuart/n561_3 ),
	.CLK(clk_in),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [3])
);
defparam \simpleuart/send_pattern_3_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_2_s1  (
	.D(\simpleuart/n562_3 ),
	.CLK(clk_in),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [2])
);
defparam \simpleuart/send_pattern_2_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_1_s1  (
	.D(\simpleuart/n563_3 ),
	.CLK(clk_in),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [1])
);
defparam \simpleuart/send_pattern_1_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_0_s1  (
	.D(\simpleuart/n564_5 ),
	.CLK(clk_in),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(ser_tx)
);
defparam \simpleuart/send_pattern_0_s1 .INIT=1'b1;
DFFRE \simpleuart/send_bitcnt_3_s1  (
	.D(\simpleuart/n565_7 ),
	.CLK(clk_in),
	.CE(\simpleuart/send_bitcnt_2_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/send_bitcnt [3])
);
defparam \simpleuart/send_bitcnt_3_s1 .INIT=1'b0;
DFFRE \simpleuart/send_bitcnt_2_s1  (
	.D(\simpleuart/n612_6 ),
	.CLK(clk_in),
	.CE(\simpleuart/send_bitcnt_2_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/send_bitcnt [2])
);
defparam \simpleuart/send_bitcnt_2_s1 .INIT=1'b0;
DFFRE \simpleuart/send_bitcnt_1_s1  (
	.D(\simpleuart/n567_5 ),
	.CLK(clk_in),
	.CE(\simpleuart/send_bitcnt_2_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/send_bitcnt [1])
);
defparam \simpleuart/send_bitcnt_1_s1 .INIT=1'b0;
DFFRE \simpleuart/send_bitcnt_0_s1  (
	.D(\simpleuart/n614_8 ),
	.CLK(clk_in),
	.CE(\simpleuart/send_bitcnt_2_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/send_bitcnt [0])
);
defparam \simpleuart/send_bitcnt_0_s1 .INIT=1'b0;
DFFRE \simpleuart/recv_state_3_s2  (
	.D(\simpleuart/n318_19 ),
	.CLK(clk_in),
	.CE(\simpleuart/recv_state_3_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_state [3])
);
defparam \simpleuart/recv_state_3_s2 .INIT=1'b0;
DFFRE \simpleuart/recv_state_2_s2  (
	.D(\simpleuart/n319_16 ),
	.CLK(clk_in),
	.CE(\simpleuart/recv_state_3_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_state [2])
);
defparam \simpleuart/recv_state_2_s2 .INIT=1'b0;
DFFRE \simpleuart/recv_state_1_s2  (
	.D(\simpleuart/n320_18 ),
	.CLK(clk_in),
	.CE(\simpleuart/recv_state_3_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_state [1])
);
defparam \simpleuart/recv_state_1_s2 .INIT=1'b0;
DFFRE \simpleuart/recv_state_0_s2  (
	.D(\simpleuart/n321_18 ),
	.CLK(clk_in),
	.CE(\simpleuart/recv_state_3_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_state [0])
);
defparam \simpleuart/recv_state_0_s2 .INIT=1'b0;
DFFS \simpleuart/send_dummy_s6  (
	.D(\simpleuart/n480_9 ),
	.CLK(clk_in),
	.SET(n519_5),
	.Q(send_dummy)
);
defparam \simpleuart/send_dummy_s6 .INIT=1'b1;
ALU \simpleuart/n210_s64  (
	.I0(GND),
	.I1(simpleuart_reg_div_do[1]),
	.I3(GND),
	.CIN(\simpleuart/recv_divcnt [0]),
	.COUT(\simpleuart/n210_68 ),
	.SUM(\simpleuart/n210_67 )
);
defparam \simpleuart/n210_s64 .ALU_MODE=1;
ALU \simpleuart/n210_s65  (
	.I0(\simpleuart/recv_divcnt [1]),
	.I1(simpleuart_reg_div_do[2]),
	.I3(GND),
	.CIN(\simpleuart/n210_68 ),
	.COUT(\simpleuart/n210_70 ),
	.SUM(\simpleuart/n210_69 )
);
defparam \simpleuart/n210_s65 .ALU_MODE=1;
ALU \simpleuart/n210_s66  (
	.I0(\simpleuart/recv_divcnt [2]),
	.I1(simpleuart_reg_div_do[3]),
	.I3(GND),
	.CIN(\simpleuart/n210_70 ),
	.COUT(\simpleuart/n210_72 ),
	.SUM(\simpleuart/n210_71 )
);
defparam \simpleuart/n210_s66 .ALU_MODE=1;
ALU \simpleuart/n210_s67  (
	.I0(\simpleuart/recv_divcnt [3]),
	.I1(simpleuart_reg_div_do[4]),
	.I3(GND),
	.CIN(\simpleuart/n210_72 ),
	.COUT(\simpleuart/n210_74 ),
	.SUM(\simpleuart/n210_73 )
);
defparam \simpleuart/n210_s67 .ALU_MODE=1;
ALU \simpleuart/n210_s68  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(simpleuart_reg_div_do[5]),
	.I3(GND),
	.CIN(\simpleuart/n210_74 ),
	.COUT(\simpleuart/n210_76 ),
	.SUM(\simpleuart/n210_75 )
);
defparam \simpleuart/n210_s68 .ALU_MODE=1;
ALU \simpleuart/n210_s69  (
	.I0(\simpleuart/recv_divcnt [5]),
	.I1(simpleuart_reg_div_do[6]),
	.I3(GND),
	.CIN(\simpleuart/n210_76 ),
	.COUT(\simpleuart/n210_78 ),
	.SUM(\simpleuart/n210_77 )
);
defparam \simpleuart/n210_s69 .ALU_MODE=1;
ALU \simpleuart/n210_s70  (
	.I0(\simpleuart/recv_divcnt [6]),
	.I1(simpleuart_reg_div_do[7]),
	.I3(GND),
	.CIN(\simpleuart/n210_78 ),
	.COUT(\simpleuart/n210_80 ),
	.SUM(\simpleuart/n210_79 )
);
defparam \simpleuart/n210_s70 .ALU_MODE=1;
ALU \simpleuart/n210_s71  (
	.I0(\simpleuart/recv_divcnt [7]),
	.I1(simpleuart_reg_div_do[8]),
	.I3(GND),
	.CIN(\simpleuart/n210_80 ),
	.COUT(\simpleuart/n210_82 ),
	.SUM(\simpleuart/n210_81 )
);
defparam \simpleuart/n210_s71 .ALU_MODE=1;
ALU \simpleuart/n210_s72  (
	.I0(\simpleuart/recv_divcnt [8]),
	.I1(simpleuart_reg_div_do[9]),
	.I3(GND),
	.CIN(\simpleuart/n210_82 ),
	.COUT(\simpleuart/n210_84 ),
	.SUM(\simpleuart/n210_83 )
);
defparam \simpleuart/n210_s72 .ALU_MODE=1;
ALU \simpleuart/n210_s73  (
	.I0(\simpleuart/recv_divcnt [9]),
	.I1(simpleuart_reg_div_do[10]),
	.I3(GND),
	.CIN(\simpleuart/n210_84 ),
	.COUT(\simpleuart/n210_86 ),
	.SUM(\simpleuart/n210_85 )
);
defparam \simpleuart/n210_s73 .ALU_MODE=1;
ALU \simpleuart/n210_s74  (
	.I0(\simpleuart/recv_divcnt [10]),
	.I1(simpleuart_reg_div_do[11]),
	.I3(GND),
	.CIN(\simpleuart/n210_86 ),
	.COUT(\simpleuart/n210_88 ),
	.SUM(\simpleuart/n210_87 )
);
defparam \simpleuart/n210_s74 .ALU_MODE=1;
ALU \simpleuart/n210_s75  (
	.I0(\simpleuart/recv_divcnt [11]),
	.I1(simpleuart_reg_div_do[12]),
	.I3(GND),
	.CIN(\simpleuart/n210_88 ),
	.COUT(\simpleuart/n210_90 ),
	.SUM(\simpleuart/n210_89 )
);
defparam \simpleuart/n210_s75 .ALU_MODE=1;
ALU \simpleuart/n210_s76  (
	.I0(\simpleuart/recv_divcnt [12]),
	.I1(simpleuart_reg_div_do[13]),
	.I3(GND),
	.CIN(\simpleuart/n210_90 ),
	.COUT(\simpleuart/n210_92 ),
	.SUM(\simpleuart/n210_91 )
);
defparam \simpleuart/n210_s76 .ALU_MODE=1;
ALU \simpleuart/n210_s77  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(simpleuart_reg_div_do[14]),
	.I3(GND),
	.CIN(\simpleuart/n210_92 ),
	.COUT(\simpleuart/n210_94 ),
	.SUM(\simpleuart/n210_93 )
);
defparam \simpleuart/n210_s77 .ALU_MODE=1;
ALU \simpleuart/n210_s78  (
	.I0(\simpleuart/recv_divcnt [14]),
	.I1(simpleuart_reg_div_do[15]),
	.I3(GND),
	.CIN(\simpleuart/n210_94 ),
	.COUT(\simpleuart/n210_96 ),
	.SUM(\simpleuart/n210_95 )
);
defparam \simpleuart/n210_s78 .ALU_MODE=1;
ALU \simpleuart/n210_s79  (
	.I0(\simpleuart/recv_divcnt [15]),
	.I1(simpleuart_reg_div_do[16]),
	.I3(GND),
	.CIN(\simpleuart/n210_96 ),
	.COUT(\simpleuart/n210_98 ),
	.SUM(\simpleuart/n210_97 )
);
defparam \simpleuart/n210_s79 .ALU_MODE=1;
ALU \simpleuart/n210_s80  (
	.I0(\simpleuart/recv_divcnt [16]),
	.I1(simpleuart_reg_div_do[17]),
	.I3(GND),
	.CIN(\simpleuart/n210_98 ),
	.COUT(\simpleuart/n210_100 ),
	.SUM(\simpleuart/n210_99 )
);
defparam \simpleuart/n210_s80 .ALU_MODE=1;
ALU \simpleuart/n210_s81  (
	.I0(\simpleuart/recv_divcnt [17]),
	.I1(simpleuart_reg_div_do[18]),
	.I3(GND),
	.CIN(\simpleuart/n210_100 ),
	.COUT(\simpleuart/n210_102 ),
	.SUM(\simpleuart/n210_101 )
);
defparam \simpleuart/n210_s81 .ALU_MODE=1;
ALU \simpleuart/n210_s82  (
	.I0(\simpleuart/recv_divcnt [18]),
	.I1(simpleuart_reg_div_do[19]),
	.I3(GND),
	.CIN(\simpleuart/n210_102 ),
	.COUT(\simpleuart/n210_104 ),
	.SUM(\simpleuart/n210_103 )
);
defparam \simpleuart/n210_s82 .ALU_MODE=1;
ALU \simpleuart/n210_s83  (
	.I0(\simpleuart/recv_divcnt [19]),
	.I1(simpleuart_reg_div_do[20]),
	.I3(GND),
	.CIN(\simpleuart/n210_104 ),
	.COUT(\simpleuart/n210_106 ),
	.SUM(\simpleuart/n210_105 )
);
defparam \simpleuart/n210_s83 .ALU_MODE=1;
ALU \simpleuart/n210_s84  (
	.I0(\simpleuart/recv_divcnt [20]),
	.I1(simpleuart_reg_div_do[21]),
	.I3(GND),
	.CIN(\simpleuart/n210_106 ),
	.COUT(\simpleuart/n210_108 ),
	.SUM(\simpleuart/n210_107 )
);
defparam \simpleuart/n210_s84 .ALU_MODE=1;
ALU \simpleuart/n210_s85  (
	.I0(\simpleuart/recv_divcnt [21]),
	.I1(simpleuart_reg_div_do[22]),
	.I3(GND),
	.CIN(\simpleuart/n210_108 ),
	.COUT(\simpleuart/n210_110 ),
	.SUM(\simpleuart/n210_109 )
);
defparam \simpleuart/n210_s85 .ALU_MODE=1;
ALU \simpleuart/n210_s86  (
	.I0(\simpleuart/recv_divcnt [22]),
	.I1(simpleuart_reg_div_do[23]),
	.I3(GND),
	.CIN(\simpleuart/n210_110 ),
	.COUT(\simpleuart/n210_112 ),
	.SUM(\simpleuart/n210_111 )
);
defparam \simpleuart/n210_s86 .ALU_MODE=1;
ALU \simpleuart/n210_s87  (
	.I0(\simpleuart/recv_divcnt [23]),
	.I1(simpleuart_reg_div_do[24]),
	.I3(GND),
	.CIN(\simpleuart/n210_112 ),
	.COUT(\simpleuart/n210_114 ),
	.SUM(\simpleuart/n210_113 )
);
defparam \simpleuart/n210_s87 .ALU_MODE=1;
ALU \simpleuart/n210_s88  (
	.I0(\simpleuart/recv_divcnt [24]),
	.I1(simpleuart_reg_div_do[25]),
	.I3(GND),
	.CIN(\simpleuart/n210_114 ),
	.COUT(\simpleuart/n210_116 ),
	.SUM(\simpleuart/n210_115 )
);
defparam \simpleuart/n210_s88 .ALU_MODE=1;
ALU \simpleuart/n210_s89  (
	.I0(\simpleuart/recv_divcnt [25]),
	.I1(simpleuart_reg_div_do[26]),
	.I3(GND),
	.CIN(\simpleuart/n210_116 ),
	.COUT(\simpleuart/n210_118 ),
	.SUM(\simpleuart/n210_117 )
);
defparam \simpleuart/n210_s89 .ALU_MODE=1;
ALU \simpleuart/n210_s90  (
	.I0(\simpleuart/recv_divcnt [26]),
	.I1(simpleuart_reg_div_do[27]),
	.I3(GND),
	.CIN(\simpleuart/n210_118 ),
	.COUT(\simpleuart/n210_120 ),
	.SUM(\simpleuart/n210_119 )
);
defparam \simpleuart/n210_s90 .ALU_MODE=1;
ALU \simpleuart/n210_s91  (
	.I0(\simpleuart/recv_divcnt [27]),
	.I1(simpleuart_reg_div_do[28]),
	.I3(GND),
	.CIN(\simpleuart/n210_120 ),
	.COUT(\simpleuart/n210_122 ),
	.SUM(\simpleuart/n210_121 )
);
defparam \simpleuart/n210_s91 .ALU_MODE=1;
ALU \simpleuart/n210_s92  (
	.I0(\simpleuart/recv_divcnt [28]),
	.I1(simpleuart_reg_div_do[29]),
	.I3(GND),
	.CIN(\simpleuart/n210_122 ),
	.COUT(\simpleuart/n210_124 ),
	.SUM(\simpleuart/n210_123 )
);
defparam \simpleuart/n210_s92 .ALU_MODE=1;
ALU \simpleuart/n210_s93  (
	.I0(\simpleuart/recv_divcnt [29]),
	.I1(simpleuart_reg_div_do[30]),
	.I3(GND),
	.CIN(\simpleuart/n210_124 ),
	.COUT(\simpleuart/n210_126 ),
	.SUM(\simpleuart/n210_125 )
);
defparam \simpleuart/n210_s93 .ALU_MODE=1;
ALU \simpleuart/n261_s64  (
	.I0(GND),
	.I1(simpleuart_reg_div_do[0]),
	.I3(GND),
	.CIN(\simpleuart/recv_divcnt [0]),
	.COUT(\simpleuart/n261_68 ),
	.SUM(\simpleuart/n261_67 )
);
defparam \simpleuart/n261_s64 .ALU_MODE=1;
ALU \simpleuart/n261_s65  (
	.I0(\simpleuart/recv_divcnt [1]),
	.I1(simpleuart_reg_div_do[1]),
	.I3(GND),
	.CIN(\simpleuart/n261_68 ),
	.COUT(\simpleuart/n261_70 ),
	.SUM(\simpleuart/n261_69 )
);
defparam \simpleuart/n261_s65 .ALU_MODE=1;
ALU \simpleuart/n261_s66  (
	.I0(\simpleuart/recv_divcnt [2]),
	.I1(simpleuart_reg_div_do[2]),
	.I3(GND),
	.CIN(\simpleuart/n261_70 ),
	.COUT(\simpleuart/n261_72 ),
	.SUM(\simpleuart/n261_71 )
);
defparam \simpleuart/n261_s66 .ALU_MODE=1;
ALU \simpleuart/n261_s67  (
	.I0(\simpleuart/recv_divcnt [3]),
	.I1(simpleuart_reg_div_do[3]),
	.I3(GND),
	.CIN(\simpleuart/n261_72 ),
	.COUT(\simpleuart/n261_74 ),
	.SUM(\simpleuart/n261_73 )
);
defparam \simpleuart/n261_s67 .ALU_MODE=1;
ALU \simpleuart/n261_s68  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(simpleuart_reg_div_do[4]),
	.I3(GND),
	.CIN(\simpleuart/n261_74 ),
	.COUT(\simpleuart/n261_76 ),
	.SUM(\simpleuart/n261_75 )
);
defparam \simpleuart/n261_s68 .ALU_MODE=1;
ALU \simpleuart/n261_s69  (
	.I0(\simpleuart/recv_divcnt [5]),
	.I1(simpleuart_reg_div_do[5]),
	.I3(GND),
	.CIN(\simpleuart/n261_76 ),
	.COUT(\simpleuart/n261_78 ),
	.SUM(\simpleuart/n261_77 )
);
defparam \simpleuart/n261_s69 .ALU_MODE=1;
ALU \simpleuart/n261_s70  (
	.I0(\simpleuart/recv_divcnt [6]),
	.I1(simpleuart_reg_div_do[6]),
	.I3(GND),
	.CIN(\simpleuart/n261_78 ),
	.COUT(\simpleuart/n261_80 ),
	.SUM(\simpleuart/n261_79 )
);
defparam \simpleuart/n261_s70 .ALU_MODE=1;
ALU \simpleuart/n261_s71  (
	.I0(\simpleuart/recv_divcnt [7]),
	.I1(simpleuart_reg_div_do[7]),
	.I3(GND),
	.CIN(\simpleuart/n261_80 ),
	.COUT(\simpleuart/n261_82 ),
	.SUM(\simpleuart/n261_81 )
);
defparam \simpleuart/n261_s71 .ALU_MODE=1;
ALU \simpleuart/n261_s72  (
	.I0(\simpleuart/recv_divcnt [8]),
	.I1(simpleuart_reg_div_do[8]),
	.I3(GND),
	.CIN(\simpleuart/n261_82 ),
	.COUT(\simpleuart/n261_84 ),
	.SUM(\simpleuart/n261_83 )
);
defparam \simpleuart/n261_s72 .ALU_MODE=1;
ALU \simpleuart/n261_s73  (
	.I0(\simpleuart/recv_divcnt [9]),
	.I1(simpleuart_reg_div_do[9]),
	.I3(GND),
	.CIN(\simpleuart/n261_84 ),
	.COUT(\simpleuart/n261_86 ),
	.SUM(\simpleuart/n261_85 )
);
defparam \simpleuart/n261_s73 .ALU_MODE=1;
ALU \simpleuart/n261_s74  (
	.I0(\simpleuart/recv_divcnt [10]),
	.I1(simpleuart_reg_div_do[10]),
	.I3(GND),
	.CIN(\simpleuart/n261_86 ),
	.COUT(\simpleuart/n261_88 ),
	.SUM(\simpleuart/n261_87 )
);
defparam \simpleuart/n261_s74 .ALU_MODE=1;
ALU \simpleuart/n261_s75  (
	.I0(\simpleuart/recv_divcnt [11]),
	.I1(simpleuart_reg_div_do[11]),
	.I3(GND),
	.CIN(\simpleuart/n261_88 ),
	.COUT(\simpleuart/n261_90 ),
	.SUM(\simpleuart/n261_89 )
);
defparam \simpleuart/n261_s75 .ALU_MODE=1;
ALU \simpleuart/n261_s76  (
	.I0(\simpleuart/recv_divcnt [12]),
	.I1(simpleuart_reg_div_do[12]),
	.I3(GND),
	.CIN(\simpleuart/n261_90 ),
	.COUT(\simpleuart/n261_92 ),
	.SUM(\simpleuart/n261_91 )
);
defparam \simpleuart/n261_s76 .ALU_MODE=1;
ALU \simpleuart/n261_s77  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(simpleuart_reg_div_do[13]),
	.I3(GND),
	.CIN(\simpleuart/n261_92 ),
	.COUT(\simpleuart/n261_94 ),
	.SUM(\simpleuart/n261_93 )
);
defparam \simpleuart/n261_s77 .ALU_MODE=1;
ALU \simpleuart/n261_s78  (
	.I0(\simpleuart/recv_divcnt [14]),
	.I1(simpleuart_reg_div_do[14]),
	.I3(GND),
	.CIN(\simpleuart/n261_94 ),
	.COUT(\simpleuart/n261_96 ),
	.SUM(\simpleuart/n261_95 )
);
defparam \simpleuart/n261_s78 .ALU_MODE=1;
ALU \simpleuart/n261_s79  (
	.I0(\simpleuart/recv_divcnt [15]),
	.I1(simpleuart_reg_div_do[15]),
	.I3(GND),
	.CIN(\simpleuart/n261_96 ),
	.COUT(\simpleuart/n261_98 ),
	.SUM(\simpleuart/n261_97 )
);
defparam \simpleuart/n261_s79 .ALU_MODE=1;
ALU \simpleuart/n261_s80  (
	.I0(\simpleuart/recv_divcnt [16]),
	.I1(simpleuart_reg_div_do[16]),
	.I3(GND),
	.CIN(\simpleuart/n261_98 ),
	.COUT(\simpleuart/n261_100 ),
	.SUM(\simpleuart/n261_99 )
);
defparam \simpleuart/n261_s80 .ALU_MODE=1;
ALU \simpleuart/n261_s81  (
	.I0(\simpleuart/recv_divcnt [17]),
	.I1(simpleuart_reg_div_do[17]),
	.I3(GND),
	.CIN(\simpleuart/n261_100 ),
	.COUT(\simpleuart/n261_102 ),
	.SUM(\simpleuart/n261_101 )
);
defparam \simpleuart/n261_s81 .ALU_MODE=1;
ALU \simpleuart/n261_s82  (
	.I0(\simpleuart/recv_divcnt [18]),
	.I1(simpleuart_reg_div_do[18]),
	.I3(GND),
	.CIN(\simpleuart/n261_102 ),
	.COUT(\simpleuart/n261_104 ),
	.SUM(\simpleuart/n261_103 )
);
defparam \simpleuart/n261_s82 .ALU_MODE=1;
ALU \simpleuart/n261_s83  (
	.I0(\simpleuart/recv_divcnt [19]),
	.I1(simpleuart_reg_div_do[19]),
	.I3(GND),
	.CIN(\simpleuart/n261_104 ),
	.COUT(\simpleuart/n261_106 ),
	.SUM(\simpleuart/n261_105 )
);
defparam \simpleuart/n261_s83 .ALU_MODE=1;
ALU \simpleuart/n261_s84  (
	.I0(\simpleuart/recv_divcnt [20]),
	.I1(simpleuart_reg_div_do[20]),
	.I3(GND),
	.CIN(\simpleuart/n261_106 ),
	.COUT(\simpleuart/n261_108 ),
	.SUM(\simpleuart/n261_107 )
);
defparam \simpleuart/n261_s84 .ALU_MODE=1;
ALU \simpleuart/n261_s85  (
	.I0(\simpleuart/recv_divcnt [21]),
	.I1(simpleuart_reg_div_do[21]),
	.I3(GND),
	.CIN(\simpleuart/n261_108 ),
	.COUT(\simpleuart/n261_110 ),
	.SUM(\simpleuart/n261_109 )
);
defparam \simpleuart/n261_s85 .ALU_MODE=1;
ALU \simpleuart/n261_s86  (
	.I0(\simpleuart/recv_divcnt [22]),
	.I1(simpleuart_reg_div_do[22]),
	.I3(GND),
	.CIN(\simpleuart/n261_110 ),
	.COUT(\simpleuart/n261_112 ),
	.SUM(\simpleuart/n261_111 )
);
defparam \simpleuart/n261_s86 .ALU_MODE=1;
ALU \simpleuart/n261_s87  (
	.I0(\simpleuart/recv_divcnt [23]),
	.I1(simpleuart_reg_div_do[23]),
	.I3(GND),
	.CIN(\simpleuart/n261_112 ),
	.COUT(\simpleuart/n261_114 ),
	.SUM(\simpleuart/n261_113 )
);
defparam \simpleuart/n261_s87 .ALU_MODE=1;
ALU \simpleuart/n261_s88  (
	.I0(\simpleuart/recv_divcnt [24]),
	.I1(simpleuart_reg_div_do[24]),
	.I3(GND),
	.CIN(\simpleuart/n261_114 ),
	.COUT(\simpleuart/n261_116 ),
	.SUM(\simpleuart/n261_115 )
);
defparam \simpleuart/n261_s88 .ALU_MODE=1;
ALU \simpleuart/n261_s89  (
	.I0(\simpleuart/recv_divcnt [25]),
	.I1(simpleuart_reg_div_do[25]),
	.I3(GND),
	.CIN(\simpleuart/n261_116 ),
	.COUT(\simpleuart/n261_118 ),
	.SUM(\simpleuart/n261_117 )
);
defparam \simpleuart/n261_s89 .ALU_MODE=1;
ALU \simpleuart/n261_s90  (
	.I0(\simpleuart/recv_divcnt [26]),
	.I1(simpleuart_reg_div_do[26]),
	.I3(GND),
	.CIN(\simpleuart/n261_118 ),
	.COUT(\simpleuart/n261_120 ),
	.SUM(\simpleuart/n261_119 )
);
defparam \simpleuart/n261_s90 .ALU_MODE=1;
ALU \simpleuart/n261_s91  (
	.I0(\simpleuart/recv_divcnt [27]),
	.I1(simpleuart_reg_div_do[27]),
	.I3(GND),
	.CIN(\simpleuart/n261_120 ),
	.COUT(\simpleuart/n261_122 ),
	.SUM(\simpleuart/n261_121 )
);
defparam \simpleuart/n261_s91 .ALU_MODE=1;
ALU \simpleuart/n261_s92  (
	.I0(\simpleuart/recv_divcnt [28]),
	.I1(simpleuart_reg_div_do[28]),
	.I3(GND),
	.CIN(\simpleuart/n261_122 ),
	.COUT(\simpleuart/n261_124 ),
	.SUM(\simpleuart/n261_123 )
);
defparam \simpleuart/n261_s92 .ALU_MODE=1;
ALU \simpleuart/n261_s93  (
	.I0(\simpleuart/recv_divcnt [29]),
	.I1(simpleuart_reg_div_do[29]),
	.I3(GND),
	.CIN(\simpleuart/n261_124 ),
	.COUT(\simpleuart/n261_126 ),
	.SUM(\simpleuart/n261_125 )
);
defparam \simpleuart/n261_s93 .ALU_MODE=1;
ALU \simpleuart/n261_s94  (
	.I0(\simpleuart/recv_divcnt [30]),
	.I1(simpleuart_reg_div_do[30]),
	.I3(GND),
	.CIN(\simpleuart/n261_126 ),
	.COUT(\simpleuart/n261_128 ),
	.SUM(\simpleuart/n261_127 )
);
defparam \simpleuart/n261_s94 .ALU_MODE=1;
ALU \simpleuart/n519_s64  (
	.I0(GND),
	.I1(simpleuart_reg_div_do[0]),
	.I3(GND),
	.CIN(\simpleuart/send_divcnt [0]),
	.COUT(\simpleuart/n519_68 ),
	.SUM(\simpleuart/n519_67 )
);
defparam \simpleuart/n519_s64 .ALU_MODE=1;
ALU \simpleuart/n519_s65  (
	.I0(\simpleuart/send_divcnt [1]),
	.I1(simpleuart_reg_div_do[1]),
	.I3(GND),
	.CIN(\simpleuart/n519_68 ),
	.COUT(\simpleuart/n519_70 ),
	.SUM(\simpleuart/n519_69 )
);
defparam \simpleuart/n519_s65 .ALU_MODE=1;
ALU \simpleuart/n519_s66  (
	.I0(\simpleuart/send_divcnt [2]),
	.I1(simpleuart_reg_div_do[2]),
	.I3(GND),
	.CIN(\simpleuart/n519_70 ),
	.COUT(\simpleuart/n519_72 ),
	.SUM(\simpleuart/n519_71 )
);
defparam \simpleuart/n519_s66 .ALU_MODE=1;
ALU \simpleuart/n519_s67  (
	.I0(\simpleuart/send_divcnt [3]),
	.I1(simpleuart_reg_div_do[3]),
	.I3(GND),
	.CIN(\simpleuart/n519_72 ),
	.COUT(\simpleuart/n519_74 ),
	.SUM(\simpleuart/n519_73 )
);
defparam \simpleuart/n519_s67 .ALU_MODE=1;
ALU \simpleuart/n519_s68  (
	.I0(\simpleuart/send_divcnt [4]),
	.I1(simpleuart_reg_div_do[4]),
	.I3(GND),
	.CIN(\simpleuart/n519_74 ),
	.COUT(\simpleuart/n519_76 ),
	.SUM(\simpleuart/n519_75 )
);
defparam \simpleuart/n519_s68 .ALU_MODE=1;
ALU \simpleuart/n519_s69  (
	.I0(\simpleuart/send_divcnt [5]),
	.I1(simpleuart_reg_div_do[5]),
	.I3(GND),
	.CIN(\simpleuart/n519_76 ),
	.COUT(\simpleuart/n519_78 ),
	.SUM(\simpleuart/n519_77 )
);
defparam \simpleuart/n519_s69 .ALU_MODE=1;
ALU \simpleuart/n519_s70  (
	.I0(\simpleuart/send_divcnt [6]),
	.I1(simpleuart_reg_div_do[6]),
	.I3(GND),
	.CIN(\simpleuart/n519_78 ),
	.COUT(\simpleuart/n519_80 ),
	.SUM(\simpleuart/n519_79 )
);
defparam \simpleuart/n519_s70 .ALU_MODE=1;
ALU \simpleuart/n519_s71  (
	.I0(\simpleuart/send_divcnt [7]),
	.I1(simpleuart_reg_div_do[7]),
	.I3(GND),
	.CIN(\simpleuart/n519_80 ),
	.COUT(\simpleuart/n519_82 ),
	.SUM(\simpleuart/n519_81 )
);
defparam \simpleuart/n519_s71 .ALU_MODE=1;
ALU \simpleuart/n519_s72  (
	.I0(\simpleuart/send_divcnt [8]),
	.I1(simpleuart_reg_div_do[8]),
	.I3(GND),
	.CIN(\simpleuart/n519_82 ),
	.COUT(\simpleuart/n519_84 ),
	.SUM(\simpleuart/n519_83 )
);
defparam \simpleuart/n519_s72 .ALU_MODE=1;
ALU \simpleuart/n519_s73  (
	.I0(\simpleuart/send_divcnt [9]),
	.I1(simpleuart_reg_div_do[9]),
	.I3(GND),
	.CIN(\simpleuart/n519_84 ),
	.COUT(\simpleuart/n519_86 ),
	.SUM(\simpleuart/n519_85 )
);
defparam \simpleuart/n519_s73 .ALU_MODE=1;
ALU \simpleuart/n519_s74  (
	.I0(\simpleuart/send_divcnt [10]),
	.I1(simpleuart_reg_div_do[10]),
	.I3(GND),
	.CIN(\simpleuart/n519_86 ),
	.COUT(\simpleuart/n519_88 ),
	.SUM(\simpleuart/n519_87 )
);
defparam \simpleuart/n519_s74 .ALU_MODE=1;
ALU \simpleuart/n519_s75  (
	.I0(\simpleuart/send_divcnt [11]),
	.I1(simpleuart_reg_div_do[11]),
	.I3(GND),
	.CIN(\simpleuart/n519_88 ),
	.COUT(\simpleuart/n519_90 ),
	.SUM(\simpleuart/n519_89 )
);
defparam \simpleuart/n519_s75 .ALU_MODE=1;
ALU \simpleuart/n519_s76  (
	.I0(\simpleuart/send_divcnt [12]),
	.I1(simpleuart_reg_div_do[12]),
	.I3(GND),
	.CIN(\simpleuart/n519_90 ),
	.COUT(\simpleuart/n519_92 ),
	.SUM(\simpleuart/n519_91 )
);
defparam \simpleuart/n519_s76 .ALU_MODE=1;
ALU \simpleuart/n519_s77  (
	.I0(\simpleuart/send_divcnt [13]),
	.I1(simpleuart_reg_div_do[13]),
	.I3(GND),
	.CIN(\simpleuart/n519_92 ),
	.COUT(\simpleuart/n519_94 ),
	.SUM(\simpleuart/n519_93 )
);
defparam \simpleuart/n519_s77 .ALU_MODE=1;
ALU \simpleuart/n519_s78  (
	.I0(\simpleuart/send_divcnt [14]),
	.I1(simpleuart_reg_div_do[14]),
	.I3(GND),
	.CIN(\simpleuart/n519_94 ),
	.COUT(\simpleuart/n519_96 ),
	.SUM(\simpleuart/n519_95 )
);
defparam \simpleuart/n519_s78 .ALU_MODE=1;
ALU \simpleuart/n519_s79  (
	.I0(\simpleuart/send_divcnt [15]),
	.I1(simpleuart_reg_div_do[15]),
	.I3(GND),
	.CIN(\simpleuart/n519_96 ),
	.COUT(\simpleuart/n519_98 ),
	.SUM(\simpleuart/n519_97 )
);
defparam \simpleuart/n519_s79 .ALU_MODE=1;
ALU \simpleuart/n519_s80  (
	.I0(\simpleuart/send_divcnt [16]),
	.I1(simpleuart_reg_div_do[16]),
	.I3(GND),
	.CIN(\simpleuart/n519_98 ),
	.COUT(\simpleuart/n519_100 ),
	.SUM(\simpleuart/n519_99 )
);
defparam \simpleuart/n519_s80 .ALU_MODE=1;
ALU \simpleuart/n519_s81  (
	.I0(\simpleuart/send_divcnt [17]),
	.I1(simpleuart_reg_div_do[17]),
	.I3(GND),
	.CIN(\simpleuart/n519_100 ),
	.COUT(\simpleuart/n519_102 ),
	.SUM(\simpleuart/n519_101 )
);
defparam \simpleuart/n519_s81 .ALU_MODE=1;
ALU \simpleuart/n519_s82  (
	.I0(\simpleuart/send_divcnt [18]),
	.I1(simpleuart_reg_div_do[18]),
	.I3(GND),
	.CIN(\simpleuart/n519_102 ),
	.COUT(\simpleuart/n519_104 ),
	.SUM(\simpleuart/n519_103 )
);
defparam \simpleuart/n519_s82 .ALU_MODE=1;
ALU \simpleuart/n519_s83  (
	.I0(\simpleuart/send_divcnt [19]),
	.I1(simpleuart_reg_div_do[19]),
	.I3(GND),
	.CIN(\simpleuart/n519_104 ),
	.COUT(\simpleuart/n519_106 ),
	.SUM(\simpleuart/n519_105 )
);
defparam \simpleuart/n519_s83 .ALU_MODE=1;
ALU \simpleuart/n519_s84  (
	.I0(\simpleuart/send_divcnt [20]),
	.I1(simpleuart_reg_div_do[20]),
	.I3(GND),
	.CIN(\simpleuart/n519_106 ),
	.COUT(\simpleuart/n519_108 ),
	.SUM(\simpleuart/n519_107 )
);
defparam \simpleuart/n519_s84 .ALU_MODE=1;
ALU \simpleuart/n519_s85  (
	.I0(\simpleuart/send_divcnt [21]),
	.I1(simpleuart_reg_div_do[21]),
	.I3(GND),
	.CIN(\simpleuart/n519_108 ),
	.COUT(\simpleuart/n519_110 ),
	.SUM(\simpleuart/n519_109 )
);
defparam \simpleuart/n519_s85 .ALU_MODE=1;
ALU \simpleuart/n519_s86  (
	.I0(\simpleuart/send_divcnt [22]),
	.I1(simpleuart_reg_div_do[22]),
	.I3(GND),
	.CIN(\simpleuart/n519_110 ),
	.COUT(\simpleuart/n519_112 ),
	.SUM(\simpleuart/n519_111 )
);
defparam \simpleuart/n519_s86 .ALU_MODE=1;
ALU \simpleuart/n519_s87  (
	.I0(\simpleuart/send_divcnt [23]),
	.I1(simpleuart_reg_div_do[23]),
	.I3(GND),
	.CIN(\simpleuart/n519_112 ),
	.COUT(\simpleuart/n519_114 ),
	.SUM(\simpleuart/n519_113 )
);
defparam \simpleuart/n519_s87 .ALU_MODE=1;
ALU \simpleuart/n519_s88  (
	.I0(\simpleuart/send_divcnt [24]),
	.I1(simpleuart_reg_div_do[24]),
	.I3(GND),
	.CIN(\simpleuart/n519_114 ),
	.COUT(\simpleuart/n519_116 ),
	.SUM(\simpleuart/n519_115 )
);
defparam \simpleuart/n519_s88 .ALU_MODE=1;
ALU \simpleuart/n519_s89  (
	.I0(\simpleuart/send_divcnt [25]),
	.I1(simpleuart_reg_div_do[25]),
	.I3(GND),
	.CIN(\simpleuart/n519_116 ),
	.COUT(\simpleuart/n519_118 ),
	.SUM(\simpleuart/n519_117 )
);
defparam \simpleuart/n519_s89 .ALU_MODE=1;
ALU \simpleuart/n519_s90  (
	.I0(\simpleuart/send_divcnt [26]),
	.I1(simpleuart_reg_div_do[26]),
	.I3(GND),
	.CIN(\simpleuart/n519_118 ),
	.COUT(\simpleuart/n519_120 ),
	.SUM(\simpleuart/n519_119 )
);
defparam \simpleuart/n519_s90 .ALU_MODE=1;
ALU \simpleuart/n519_s91  (
	.I0(\simpleuart/send_divcnt [27]),
	.I1(simpleuart_reg_div_do[27]),
	.I3(GND),
	.CIN(\simpleuart/n519_120 ),
	.COUT(\simpleuart/n519_122 ),
	.SUM(\simpleuart/n519_121 )
);
defparam \simpleuart/n519_s91 .ALU_MODE=1;
ALU \simpleuart/n519_s92  (
	.I0(\simpleuart/send_divcnt [28]),
	.I1(simpleuart_reg_div_do[28]),
	.I3(GND),
	.CIN(\simpleuart/n519_122 ),
	.COUT(\simpleuart/n519_124 ),
	.SUM(\simpleuart/n519_123 )
);
defparam \simpleuart/n519_s92 .ALU_MODE=1;
ALU \simpleuart/n519_s93  (
	.I0(\simpleuart/send_divcnt [29]),
	.I1(simpleuart_reg_div_do[29]),
	.I3(GND),
	.CIN(\simpleuart/n519_124 ),
	.COUT(\simpleuart/n519_126 ),
	.SUM(\simpleuart/n519_125 )
);
defparam \simpleuart/n519_s93 .ALU_MODE=1;
ALU \simpleuart/n519_s94  (
	.I0(\simpleuart/send_divcnt [30]),
	.I1(simpleuart_reg_div_do[30]),
	.I3(GND),
	.CIN(\simpleuart/n519_126 ),
	.COUT(\simpleuart/n519_128 ),
	.SUM(\simpleuart/n519_127 )
);
defparam \simpleuart/n519_s94 .ALU_MODE=1;
ALU \simpleuart/n519_s95  (
	.I0(\simpleuart/send_divcnt [31]),
	.I1(simpleuart_reg_div_do[31]),
	.I3(GND),
	.CIN(\simpleuart/n519_128 ),
	.COUT(\simpleuart/n519_130 ),
	.SUM(\simpleuart/n519_129 )
);
defparam \simpleuart/n519_s95 .ALU_MODE=1;
ALU \simpleuart/n512_s  (
	.I0(\simpleuart/send_divcnt [1]),
	.I1(\simpleuart/send_divcnt [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\simpleuart/n512_0_COUT ),
	.SUM(\simpleuart/n512_1 )
);
defparam \simpleuart/n512_s .ALU_MODE=0;
ALU \simpleuart/n511_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [2]),
	.I3(GND),
	.CIN(\simpleuart/n512_0_COUT ),
	.COUT(\simpleuart/n511_0_COUT ),
	.SUM(\simpleuart/n511_1 )
);
defparam \simpleuart/n511_s .ALU_MODE=0;
ALU \simpleuart/n510_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [3]),
	.I3(GND),
	.CIN(\simpleuart/n511_0_COUT ),
	.COUT(\simpleuart/n510_0_COUT ),
	.SUM(\simpleuart/n510_1 )
);
defparam \simpleuart/n510_s .ALU_MODE=0;
ALU \simpleuart/n509_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [4]),
	.I3(GND),
	.CIN(\simpleuart/n510_0_COUT ),
	.COUT(\simpleuart/n509_0_COUT ),
	.SUM(\simpleuart/n509_1 )
);
defparam \simpleuart/n509_s .ALU_MODE=0;
ALU \simpleuart/n508_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [5]),
	.I3(GND),
	.CIN(\simpleuart/n509_0_COUT ),
	.COUT(\simpleuart/n508_0_COUT ),
	.SUM(\simpleuart/n508_1 )
);
defparam \simpleuart/n508_s .ALU_MODE=0;
ALU \simpleuart/n507_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [6]),
	.I3(GND),
	.CIN(\simpleuart/n508_0_COUT ),
	.COUT(\simpleuart/n507_0_COUT ),
	.SUM(\simpleuart/n507_1 )
);
defparam \simpleuart/n507_s .ALU_MODE=0;
ALU \simpleuart/n506_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [7]),
	.I3(GND),
	.CIN(\simpleuart/n507_0_COUT ),
	.COUT(\simpleuart/n506_0_COUT ),
	.SUM(\simpleuart/n506_1 )
);
defparam \simpleuart/n506_s .ALU_MODE=0;
ALU \simpleuart/n505_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [8]),
	.I3(GND),
	.CIN(\simpleuart/n506_0_COUT ),
	.COUT(\simpleuart/n505_0_COUT ),
	.SUM(\simpleuart/n505_1 )
);
defparam \simpleuart/n505_s .ALU_MODE=0;
ALU \simpleuart/n504_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [9]),
	.I3(GND),
	.CIN(\simpleuart/n505_0_COUT ),
	.COUT(\simpleuart/n504_0_COUT ),
	.SUM(\simpleuart/n504_1 )
);
defparam \simpleuart/n504_s .ALU_MODE=0;
ALU \simpleuart/n503_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [10]),
	.I3(GND),
	.CIN(\simpleuart/n504_0_COUT ),
	.COUT(\simpleuart/n503_0_COUT ),
	.SUM(\simpleuart/n503_1 )
);
defparam \simpleuart/n503_s .ALU_MODE=0;
ALU \simpleuart/n502_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [11]),
	.I3(GND),
	.CIN(\simpleuart/n503_0_COUT ),
	.COUT(\simpleuart/n502_0_COUT ),
	.SUM(\simpleuart/n502_1 )
);
defparam \simpleuart/n502_s .ALU_MODE=0;
ALU \simpleuart/n501_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [12]),
	.I3(GND),
	.CIN(\simpleuart/n502_0_COUT ),
	.COUT(\simpleuart/n501_0_COUT ),
	.SUM(\simpleuart/n501_1 )
);
defparam \simpleuart/n501_s .ALU_MODE=0;
ALU \simpleuart/n500_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [13]),
	.I3(GND),
	.CIN(\simpleuart/n501_0_COUT ),
	.COUT(\simpleuart/n500_0_COUT ),
	.SUM(\simpleuart/n500_1 )
);
defparam \simpleuart/n500_s .ALU_MODE=0;
ALU \simpleuart/n499_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [14]),
	.I3(GND),
	.CIN(\simpleuart/n500_0_COUT ),
	.COUT(\simpleuart/n499_0_COUT ),
	.SUM(\simpleuart/n499_1 )
);
defparam \simpleuart/n499_s .ALU_MODE=0;
ALU \simpleuart/n498_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [15]),
	.I3(GND),
	.CIN(\simpleuart/n499_0_COUT ),
	.COUT(\simpleuart/n498_0_COUT ),
	.SUM(\simpleuart/n498_1 )
);
defparam \simpleuart/n498_s .ALU_MODE=0;
ALU \simpleuart/n497_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [16]),
	.I3(GND),
	.CIN(\simpleuart/n498_0_COUT ),
	.COUT(\simpleuart/n497_0_COUT ),
	.SUM(\simpleuart/n497_1 )
);
defparam \simpleuart/n497_s .ALU_MODE=0;
ALU \simpleuart/n496_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [17]),
	.I3(GND),
	.CIN(\simpleuart/n497_0_COUT ),
	.COUT(\simpleuart/n496_0_COUT ),
	.SUM(\simpleuart/n496_1 )
);
defparam \simpleuart/n496_s .ALU_MODE=0;
ALU \simpleuart/n495_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [18]),
	.I3(GND),
	.CIN(\simpleuart/n496_0_COUT ),
	.COUT(\simpleuart/n495_0_COUT ),
	.SUM(\simpleuart/n495_1 )
);
defparam \simpleuart/n495_s .ALU_MODE=0;
ALU \simpleuart/n494_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [19]),
	.I3(GND),
	.CIN(\simpleuart/n495_0_COUT ),
	.COUT(\simpleuart/n494_0_COUT ),
	.SUM(\simpleuart/n494_1 )
);
defparam \simpleuart/n494_s .ALU_MODE=0;
ALU \simpleuart/n493_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [20]),
	.I3(GND),
	.CIN(\simpleuart/n494_0_COUT ),
	.COUT(\simpleuart/n493_0_COUT ),
	.SUM(\simpleuart/n493_1 )
);
defparam \simpleuart/n493_s .ALU_MODE=0;
ALU \simpleuart/n492_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [21]),
	.I3(GND),
	.CIN(\simpleuart/n493_0_COUT ),
	.COUT(\simpleuart/n492_0_COUT ),
	.SUM(\simpleuart/n492_1 )
);
defparam \simpleuart/n492_s .ALU_MODE=0;
ALU \simpleuart/n491_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [22]),
	.I3(GND),
	.CIN(\simpleuart/n492_0_COUT ),
	.COUT(\simpleuart/n491_0_COUT ),
	.SUM(\simpleuart/n491_1 )
);
defparam \simpleuart/n491_s .ALU_MODE=0;
ALU \simpleuart/n490_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [23]),
	.I3(GND),
	.CIN(\simpleuart/n491_0_COUT ),
	.COUT(\simpleuart/n490_0_COUT ),
	.SUM(\simpleuart/n490_1 )
);
defparam \simpleuart/n490_s .ALU_MODE=0;
ALU \simpleuart/n489_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [24]),
	.I3(GND),
	.CIN(\simpleuart/n490_0_COUT ),
	.COUT(\simpleuart/n489_0_COUT ),
	.SUM(\simpleuart/n489_1 )
);
defparam \simpleuart/n489_s .ALU_MODE=0;
ALU \simpleuart/n488_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [25]),
	.I3(GND),
	.CIN(\simpleuart/n489_0_COUT ),
	.COUT(\simpleuart/n488_0_COUT ),
	.SUM(\simpleuart/n488_1 )
);
defparam \simpleuart/n488_s .ALU_MODE=0;
ALU \simpleuart/n487_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [26]),
	.I3(GND),
	.CIN(\simpleuart/n488_0_COUT ),
	.COUT(\simpleuart/n487_0_COUT ),
	.SUM(\simpleuart/n487_1 )
);
defparam \simpleuart/n487_s .ALU_MODE=0;
ALU \simpleuart/n486_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [27]),
	.I3(GND),
	.CIN(\simpleuart/n487_0_COUT ),
	.COUT(\simpleuart/n486_0_COUT ),
	.SUM(\simpleuart/n486_1 )
);
defparam \simpleuart/n486_s .ALU_MODE=0;
ALU \simpleuart/n485_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [28]),
	.I3(GND),
	.CIN(\simpleuart/n486_0_COUT ),
	.COUT(\simpleuart/n485_0_COUT ),
	.SUM(\simpleuart/n485_1 )
);
defparam \simpleuart/n485_s .ALU_MODE=0;
ALU \simpleuart/n484_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [29]),
	.I3(GND),
	.CIN(\simpleuart/n485_0_COUT ),
	.COUT(\simpleuart/n484_0_COUT ),
	.SUM(\simpleuart/n484_1 )
);
defparam \simpleuart/n484_s .ALU_MODE=0;
ALU \simpleuart/n483_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [30]),
	.I3(GND),
	.CIN(\simpleuart/n484_0_COUT ),
	.COUT(\simpleuart/n483_0_COUT ),
	.SUM(\simpleuart/n483_1 )
);
defparam \simpleuart/n483_s .ALU_MODE=0;
ALU \simpleuart/n482_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [31]),
	.I3(GND),
	.CIN(\simpleuart/n483_0_COUT ),
	.COUT(\simpleuart/n482_0_COUT ),
	.SUM(\simpleuart/n482_1 )
);
defparam \simpleuart/n482_s .ALU_MODE=0;
INV \simpleuart/n513_s2  (
	.I(\simpleuart/send_divcnt [0]),
	.O(\simpleuart/n513_5 )
);
LUT4 \wb/n157_s4  (
	.I0(wbmem_ready),
	.I1(wr_cleardebint_ena_4),
	.I2(\wb/state_1_9 ),
	.I3(wbm_adr_o_30_5),
	.F(\wb/n157_9 )
);
defparam \wb/n157_s4 .INIT=16'h0100;
LUT4 \wb/n300_s2  (
	.I0(\wb/n300_6 ),
	.I1(wbuart_ack_o),
	.I2(\wb/n300_7 ),
	.I3(slv0_adr_o_3_4),
	.F(\wb/n300_5 )
);
defparam \wb/n300_s2 .INIT=16'h0A03;
LUT3 \wb/wbm_adr_o_30_s3  (
	.I0(mem_addr_Z[31]),
	.I1(wbm_adr_o_30_6),
	.I2(mem_valid_Z),
	.F(wbm_adr_o_30_5)
);
defparam \wb/wbm_adr_o_30_s3 .INIT=8'h10;
LUT2 \wb/state_1_s4  (
	.I0(\wb/n300_5 ),
	.I1(\wb/state [0]),
	.F(\wb/state_1_9 )
);
defparam \wb/state_1_s4 .INIT=4'h4;
LUT4 \wb/mem_ready_s3  (
	.I0(wbm_adr_o_30_5),
	.I1(\wb/state [0]),
	.I2(n519_5),
	.I3(\wb/state [1]),
	.F(\wb/mem_ready_5 )
);
defparam \wb/mem_ready_s3 .INIT=16'h030D;
LUT3 \wb/n300_s3  (
	.I0(slv0_adr_o_3_8),
	.I1(wb_gpio_ack_o),
	.I2(\wb/n300_8 ),
	.F(\wb/n300_6 )
);
defparam \wb/n300_s3 .INIT=8'h70;
LUT4 \wb/n300_s4  (
	.I0(flag_6),
	.I1(wbm_we_o_Z),
	.I2(n519_5),
	.I3(n301_4_39),
	.F(\wb/n300_7 )
);
defparam \wb/n300_s4 .INIT=16'h0D00;
LUT3 \wb/wbm_adr_o_30_s4  (
	.I0(mem_addr_Z[28]),
	.I1(mem_addr_Z[29]),
	.I2(mem_addr_Z[30]),
	.F(wbm_adr_o_30_6)
);
defparam \wb/wbm_adr_o_30_s4 .INIT=8'h01;
LUT4 \wb/n300_s5  (
	.I0(advspireg_wb_we_i_3),
	.I1(\wb/n300_9 ),
	.I2(slv_ext_stb_o_d_3),
	.I3(slv_ext_ack_i),
	.F(\wb/n300_8 )
);
defparam \wb/n300_s5 .INIT=16'h7077;
LUT4 \wb/n300_s6  (
	.I0(flag_4),
	.I1(wbm_we_o_Z),
	.I2(n519_5),
	.I3(n301_4),
	.F(\wb/n300_9 )
);
defparam \wb/n300_s6 .INIT=16'h0D00;
LUT3 \wb/wbm_adr_o_30_s5  (
	.I0(wbm_adr_o_30_5),
	.I1(\wb/state [0]),
	.I2(\wb/state [1]),
	.F(\wb/wbm_adr_o_30_8 )
);
defparam \wb/wbm_adr_o_30_s5 .INIT=8'h02;
LUT3 \wb/mem_ready_s4  (
	.I0(\wb/state [0]),
	.I1(\wb/n300_5 ),
	.I2(\wb/mem_ready_5 ),
	.F(\wb/mem_ready_7 )
);
defparam \wb/mem_ready_s4 .INIT=8'h70;
LUT3 \wb/wbm_stb_o_s3  (
	.I0(\wb/state [1]),
	.I1(\wb/state [0]),
	.I2(\wb/n300_5 ),
	.F(\wb/wbm_stb_o_6 )
);
defparam \wb/wbm_stb_o_s3 .INIT=8'h15;
LUT4 \wb/n300_s7  (
	.I0(n519_5),
	.I1(\wb/n300_5 ),
	.I2(\wb/state [1]),
	.I3(\wb/state [0]),
	.F(\wb/n300_11 )
);
defparam \wb/n300_s7 .INIT=16'h0100;
LUT4 \wb/n117_s2  (
	.I0(\wb/state [0]),
	.I1(mem_addr_Z[31]),
	.I2(wbm_adr_o_30_6),
	.I3(mem_valid_Z),
	.F(\wb/n117_7 )
);
defparam \wb/n117_s2 .INIT=16'h0100;
LUT4 \wb/n79_s3  (
	.I0(\wb/state [1]),
	.I1(\wb/state [0]),
	.I2(\wb/n117_7 ),
	.I3(\wb/n300_5 ),
	.F(\wb/n79_8 )
);
defparam \wb/n79_s3 .INIT=16'h4044;
LUT2 \wb/n79_s4  (
	.I0(\wb/state [1]),
	.I1(\wb/state [0]),
	.F(\wb/n79_10 )
);
defparam \wb/n79_s4 .INIT=4'h4;
LUT4 \wb/n80_s3  (
	.I0(\wb/state [1]),
	.I1(\wb/state [0]),
	.I2(\wb/n117_7 ),
	.I3(\wb/n300_5 ),
	.F(\wb/n80_8 )
);
defparam \wb/n80_s3 .INIT=16'h1410;
DFFRE \wb/wbm_adr_o_30_s0  (
	.D(mem_addr_Z[30]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(slv_ext_adr_o[30])
);
defparam \wb/wbm_adr_o_30_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_29_s0  (
	.D(mem_addr_Z[29]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(slv_ext_adr_o[29])
);
defparam \wb/wbm_adr_o_29_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_28_s0  (
	.D(mem_addr_Z[28]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[28])
);
defparam \wb/wbm_adr_o_28_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_27_s0  (
	.D(mem_addr_Z[27]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[27])
);
defparam \wb/wbm_adr_o_27_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_26_s0  (
	.D(mem_addr_Z[26]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[26])
);
defparam \wb/wbm_adr_o_26_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_25_s0  (
	.D(mem_addr_Z[25]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[25])
);
defparam \wb/wbm_adr_o_25_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_24_s0  (
	.D(mem_addr_Z[24]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[24])
);
defparam \wb/wbm_adr_o_24_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_23_s0  (
	.D(mem_addr_Z[23]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[23])
);
defparam \wb/wbm_adr_o_23_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_22_s0  (
	.D(mem_addr_Z[22]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[22])
);
defparam \wb/wbm_adr_o_22_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_21_s0  (
	.D(mem_addr_Z[21]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[21])
);
defparam \wb/wbm_adr_o_21_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_20_s0  (
	.D(mem_addr_Z[20]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[20])
);
defparam \wb/wbm_adr_o_20_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_19_s0  (
	.D(mem_addr_Z[19]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[19])
);
defparam \wb/wbm_adr_o_19_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_18_s0  (
	.D(mem_addr_Z[18]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[18])
);
defparam \wb/wbm_adr_o_18_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_17_s0  (
	.D(mem_addr_Z[17]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[17])
);
defparam \wb/wbm_adr_o_17_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_16_s0  (
	.D(mem_addr_Z[16]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[16])
);
defparam \wb/wbm_adr_o_16_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_15_s0  (
	.D(mem_addr_Z[15]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[15])
);
defparam \wb/wbm_adr_o_15_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_14_s0  (
	.D(mem_addr_Z[14]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[14])
);
defparam \wb/wbm_adr_o_14_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_13_s0  (
	.D(mem_addr_Z[13]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[13])
);
defparam \wb/wbm_adr_o_13_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_12_s0  (
	.D(mem_addr_Z[12]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[12])
);
defparam \wb/wbm_adr_o_12_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_11_s0  (
	.D(mem_addr_Z[11]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[11])
);
defparam \wb/wbm_adr_o_11_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_10_s0  (
	.D(mem_addr_Z[10]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[10])
);
defparam \wb/wbm_adr_o_10_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_9_s0  (
	.D(mem_addr_Z[9]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[9])
);
defparam \wb/wbm_adr_o_9_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_8_s0  (
	.D(mem_addr_Z[8]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[8])
);
defparam \wb/wbm_adr_o_8_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_7_s0  (
	.D(mem_addr_Z[7]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[7])
);
defparam \wb/wbm_adr_o_7_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_6_s0  (
	.D(mem_addr_Z[6]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[6])
);
defparam \wb/wbm_adr_o_6_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_5_s0  (
	.D(mem_addr_Z[5]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[5])
);
defparam \wb/wbm_adr_o_5_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_4_s0  (
	.D(mem_addr_Z[4]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[4])
);
defparam \wb/wbm_adr_o_4_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_3_s0  (
	.D(mem_addr_Z[3]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[3])
);
defparam \wb/wbm_adr_o_3_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_2_s0  (
	.D(mem_addr_Z[2]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_adr_o_Z[2])
);
defparam \wb/wbm_adr_o_2_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_31_s0  (
	.D(mem_wdata_Z[31]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[31])
);
defparam \wb/wbm_dat_o_31_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_30_s0  (
	.D(mem_wdata_Z[30]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[30])
);
defparam \wb/wbm_dat_o_30_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_29_s0  (
	.D(mem_wdata_Z[29]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[29])
);
defparam \wb/wbm_dat_o_29_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_28_s0  (
	.D(mem_wdata_Z[28]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[28])
);
defparam \wb/wbm_dat_o_28_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_27_s0  (
	.D(mem_wdata_Z[27]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[27])
);
defparam \wb/wbm_dat_o_27_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_26_s0  (
	.D(mem_wdata_Z[26]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[26])
);
defparam \wb/wbm_dat_o_26_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_25_s0  (
	.D(mem_wdata_Z[25]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[25])
);
defparam \wb/wbm_dat_o_25_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_24_s0  (
	.D(mem_wdata_Z[24]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[24])
);
defparam \wb/wbm_dat_o_24_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_23_s0  (
	.D(mem_wdata_Z[23]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[23])
);
defparam \wb/wbm_dat_o_23_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_22_s0  (
	.D(mem_wdata_Z[22]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[22])
);
defparam \wb/wbm_dat_o_22_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_21_s0  (
	.D(mem_wdata_Z[21]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[21])
);
defparam \wb/wbm_dat_o_21_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_20_s0  (
	.D(mem_wdata_Z[20]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[20])
);
defparam \wb/wbm_dat_o_20_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_19_s0  (
	.D(mem_wdata_Z[19]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[19])
);
defparam \wb/wbm_dat_o_19_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_18_s0  (
	.D(mem_wdata_Z[18]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[18])
);
defparam \wb/wbm_dat_o_18_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_17_s0  (
	.D(mem_wdata_Z[17]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[17])
);
defparam \wb/wbm_dat_o_17_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_16_s0  (
	.D(mem_wdata_Z[16]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[16])
);
defparam \wb/wbm_dat_o_16_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_15_s0  (
	.D(mem_wdata_Z[15]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[15])
);
defparam \wb/wbm_dat_o_15_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_14_s0  (
	.D(mem_wdata_Z[14]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[14])
);
defparam \wb/wbm_dat_o_14_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_13_s0  (
	.D(mem_wdata_Z[13]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[13])
);
defparam \wb/wbm_dat_o_13_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_12_s0  (
	.D(mem_wdata_Z[12]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[12])
);
defparam \wb/wbm_dat_o_12_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_11_s0  (
	.D(mem_wdata_Z[11]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[11])
);
defparam \wb/wbm_dat_o_11_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_10_s0  (
	.D(mem_wdata_Z[10]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[10])
);
defparam \wb/wbm_dat_o_10_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_9_s0  (
	.D(mem_wdata_Z[9]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[9])
);
defparam \wb/wbm_dat_o_9_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_8_s0  (
	.D(mem_wdata_Z[8]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[8])
);
defparam \wb/wbm_dat_o_8_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_7_s0  (
	.D(mem_wdata_Z[7]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[7])
);
defparam \wb/wbm_dat_o_7_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_6_s0  (
	.D(mem_wdata_Z[6]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[6])
);
defparam \wb/wbm_dat_o_6_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_5_s0  (
	.D(mem_wdata_Z[5]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[5])
);
defparam \wb/wbm_dat_o_5_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_4_s0  (
	.D(mem_wdata_Z[4]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[4])
);
defparam \wb/wbm_dat_o_4_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_3_s0  (
	.D(mem_wdata_Z[3]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[3])
);
defparam \wb/wbm_dat_o_3_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_2_s0  (
	.D(mem_wdata_Z[2]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[2])
);
defparam \wb/wbm_dat_o_2_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_1_s0  (
	.D(mem_wdata_Z[1]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[1])
);
defparam \wb/wbm_dat_o_1_s0 .INIT=1'b0;
DFFRE \wb/wbm_dat_o_0_s0  (
	.D(mem_wdata_Z[0]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_dat_o_Z[0])
);
defparam \wb/wbm_dat_o_0_s0 .INIT=1'b0;
DFFRE \wb/wbm_we_o_s0  (
	.D(\wb/n157_9 ),
	.CLK(clk_in),
	.CE(\wb/wbm_stb_o_6 ),
	.RESET(n519_5),
	.Q(wbm_we_o_Z)
);
defparam \wb/wbm_we_o_s0 .INIT=1'b0;
DFFRE \wb/wbm_sel_o_3_s0  (
	.D(n1275_5),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_sel_o_Z[3])
);
defparam \wb/wbm_sel_o_3_s0 .INIT=1'b0;
DFFRE \wb/wbm_sel_o_2_s0  (
	.D(n1276_5),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_sel_o_Z[2])
);
defparam \wb/wbm_sel_o_2_s0 .INIT=1'b0;
DFFRE \wb/wbm_sel_o_1_s0  (
	.D(n1277_5),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_sel_o_Z[1])
);
defparam \wb/wbm_sel_o_1_s0 .INIT=1'b0;
DFFRE \wb/wbm_sel_o_0_s0  (
	.D(n1278_5),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(wbm_sel_o_Z[0])
);
defparam \wb/wbm_sel_o_0_s0 .INIT=1'b0;
DFFRE \wb/wbm_stb_o_s0  (
	.D(\wb/n117_7 ),
	.CLK(clk_in),
	.CE(\wb/wbm_stb_o_6 ),
	.RESET(n519_5),
	.Q(wbm_stb_o_Z)
);
defparam \wb/wbm_stb_o_s0 .INIT=1'b0;
DFFE \wb/mem_ready_s0  (
	.D(\wb/n79_10 ),
	.CLK(clk_in),
	.CE(\wb/mem_ready_7 ),
	.Q(wbmem_ready)
);
defparam \wb/mem_ready_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_31_s0  (
	.D(wbm_dat_i[31]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[31])
);
defparam \wb/mem_rdata_31_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_30_s0  (
	.D(wbm_dat_i[30]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[30])
);
defparam \wb/mem_rdata_30_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_29_s0  (
	.D(wbm_dat_i[29]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[29])
);
defparam \wb/mem_rdata_29_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_28_s0  (
	.D(wbm_dat_i[28]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[28])
);
defparam \wb/mem_rdata_28_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_27_s0  (
	.D(wbm_dat_i[27]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[27])
);
defparam \wb/mem_rdata_27_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_26_s0  (
	.D(wbm_dat_i[26]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[26])
);
defparam \wb/mem_rdata_26_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_25_s0  (
	.D(wbm_dat_i[25]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[25])
);
defparam \wb/mem_rdata_25_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_24_s0  (
	.D(wbm_dat_i[24]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[24])
);
defparam \wb/mem_rdata_24_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_23_s0  (
	.D(wbm_dat_i[23]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[23])
);
defparam \wb/mem_rdata_23_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_22_s0  (
	.D(wbm_dat_i[22]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[22])
);
defparam \wb/mem_rdata_22_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_21_s0  (
	.D(wbm_dat_i[21]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[21])
);
defparam \wb/mem_rdata_21_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_20_s0  (
	.D(wbm_dat_i[20]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[20])
);
defparam \wb/mem_rdata_20_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_19_s0  (
	.D(wbm_dat_i[19]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[19])
);
defparam \wb/mem_rdata_19_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_18_s0  (
	.D(wbm_dat_i[18]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[18])
);
defparam \wb/mem_rdata_18_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_17_s0  (
	.D(wbm_dat_i[17]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[17])
);
defparam \wb/mem_rdata_17_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_16_s0  (
	.D(wbm_dat_i[16]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[16])
);
defparam \wb/mem_rdata_16_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_15_s0  (
	.D(wbm_dat_i[15]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[15])
);
defparam \wb/mem_rdata_15_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_14_s0  (
	.D(wbm_dat_i[14]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[14])
);
defparam \wb/mem_rdata_14_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_13_s0  (
	.D(wbm_dat_i[13]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[13])
);
defparam \wb/mem_rdata_13_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_12_s0  (
	.D(wbm_dat_i[12]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[12])
);
defparam \wb/mem_rdata_12_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_11_s0  (
	.D(wbm_dat_i[11]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[11])
);
defparam \wb/mem_rdata_11_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_10_s0  (
	.D(wbm_dat_i[10]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[10])
);
defparam \wb/mem_rdata_10_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_9_s0  (
	.D(wbm_dat_i[9]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[9])
);
defparam \wb/mem_rdata_9_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_8_s0  (
	.D(wbm_dat_i[8]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[8])
);
defparam \wb/mem_rdata_8_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_7_s0  (
	.D(wbm_dat_i[7]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[7])
);
defparam \wb/mem_rdata_7_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_6_s0  (
	.D(wbm_dat_i[6]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[6])
);
defparam \wb/mem_rdata_6_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_5_s0  (
	.D(wbm_dat_i[5]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[5])
);
defparam \wb/mem_rdata_5_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_4_s0  (
	.D(wbm_dat_i[4]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[4])
);
defparam \wb/mem_rdata_4_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_3_s0  (
	.D(wbm_dat_i[3]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[3])
);
defparam \wb/mem_rdata_3_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_2_s0  (
	.D(wbm_dat_i[2]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[2])
);
defparam \wb/mem_rdata_2_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_1_s0  (
	.D(wbm_dat_i[1]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[1])
);
defparam \wb/mem_rdata_1_s0 .INIT=1'b0;
DFFE \wb/mem_rdata_0_s0  (
	.D(wbm_dat_i[0]),
	.CLK(clk_in),
	.CE(\wb/n300_11 ),
	.Q(wbmem_rdata[0])
);
defparam \wb/mem_rdata_0_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_31_s0  (
	.D(mem_addr_Z[31]),
	.CLK(clk_in),
	.CE(\wb/wbm_adr_o_30_8 ),
	.RESET(n519_5),
	.Q(slv_ext_adr_o[31])
);
defparam \wb/wbm_adr_o_31_s0 .INIT=1'b0;
DFFR \wb/state_1_s6  (
	.D(\wb/n79_8 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wb/state [1])
);
defparam \wb/state_1_s6 .INIT=1'b0;
DFFR \wb/state_0_s3  (
	.D(\wb/n80_8 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wb/state [0])
);
defparam \wb/state_0_s3 .INIT=1'b0;
LUT4 \wbuart_ins/n9_s0  (
	.I0(wbm_adr_o_Z[2]),
	.I1(wbm_adr_o_Z[3]),
	.I2(wbm_stb_o_Z),
	.I3(wbuart_we_i),
	.F(\wbuart_ins/uart_setup_30_15 )
);
defparam \wbuart_ins/n9_s0 .INIT=16'h1000;
LUT2 \wbuart_ins/n135_s0  (
	.I0(\wbuart_ins/rx_uart_reset ),
	.I1(\wbuart_ins/rx_break ),
	.F(\wbuart_ins/n135_3 )
);
defparam \wbuart_ins/n135_s0 .INIT=4'hE;
LUT4 \wbuart_ins/n148_s1  (
	.I0(\wbuart_ins/rx_perr ),
	.I1(wbm_dat_o_Z[9]),
	.I2(\wbuart_ins/r_rx_perr ),
	.I3(\wbuart_ins/n148_9 ),
	.F(\wbuart_ins/n148_4 )
);
defparam \wbuart_ins/n148_s1 .INIT=16'h30FA;
LUT4 \wbuart_ins/n197_s0  (
	.I0(slv0_adr_o_3_4),
	.I1(wbm_adr_o_Z[2]),
	.I2(wbm_adr_o_Z[3]),
	.I3(wbm_stb_o_Z),
	.F(\wbuart_ins/n197_3 )
);
defparam \wbuart_ins/n197_s0 .INIT=16'h4000;
LUT2 \wbuart_ins/txf_wb_write_s0  (
	.I0(\wbuart_ins/txf_wb_write_reg1 ),
	.I1(\wbuart_ins/txf_wb_write_reg0 ),
	.F(\wbuart_ins/txf_wb_write )
);
defparam \wbuart_ins/txf_wb_write_s0 .INIT=4'h4;
LUT4 \wbuart_ins/n399_s9  (
	.I0(\wbuart_ins/uart_setup [14]),
	.I1(\wbuart_ins/txf_status [1]),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n399_13 )
);
defparam \wbuart_ins/n399_s9 .INIT=16'hCF0A;
LUT3 \wbuart_ins/n401_s9  (
	.I0(\wbuart_ins/r_wb_addr [2]),
	.I1(\wbuart_ins/txf_err ),
	.I2(\wbuart_ins/n401_14 ),
	.F(\wbuart_ins/n401_13 )
);
defparam \wbuart_ins/n401_s9 .INIT=8'h0D;
LUT3 \wbuart_ins/n402_s9  (
	.I0(\wbuart_ins/r_wb_addr [3]),
	.I1(\wbuart_ins/uart_setup [11]),
	.I2(\wbuart_ins/n402_14 ),
	.F(\wbuart_ins/n402_13 )
);
defparam \wbuart_ins/n402_s9 .INIT=8'hE0;
LUT3 \wbuart_ins/n403_s9  (
	.I0(\wbuart_ins/r_wb_addr [3]),
	.I1(\wbuart_ins/uart_setup [10]),
	.I2(\wbuart_ins/n403_14 ),
	.F(\wbuart_ins/n403_13 )
);
defparam \wbuart_ins/n403_s9 .INIT=8'hE0;
LUT3 \wbuart_ins/n406_s9  (
	.I0(\wbuart_ins/n406_14 ),
	.I1(\wbuart_ins/txf_wb_data [7]),
	.I2(\wbuart_ins/n406_15 ),
	.F(\wbuart_ins/n406_13 )
);
defparam \wbuart_ins/n406_s9 .INIT=8'hF8;
LUT3 \wbuart_ins/n407_s9  (
	.I0(\wbuart_ins/n406_14 ),
	.I1(\wbuart_ins/txf_wb_data [6]),
	.I2(\wbuart_ins/n407_14 ),
	.F(\wbuart_ins/n407_13 )
);
defparam \wbuart_ins/n407_s9 .INIT=8'hF8;
LUT4 \wbuart_ins/n408_s9  (
	.I0(\wbuart_ins/n406_14 ),
	.I1(\wbuart_ins/txf_wb_data [5]),
	.I2(\wbuart_ins/n408_14 ),
	.I3(\wbuart_ins/n408_15 ),
	.F(\wbuart_ins/n408_13 )
);
defparam \wbuart_ins/n408_s9 .INIT=16'hFFF8;
LUT4 \wbuart_ins/n409_s9  (
	.I0(\wbuart_ins/n406_14 ),
	.I1(\wbuart_ins/txf_wb_data [4]),
	.I2(\wbuart_ins/n409_14 ),
	.I3(\wbuart_ins/n409_15 ),
	.F(\wbuart_ins/n409_13 )
);
defparam \wbuart_ins/n409_s9 .INIT=16'hFFF8;
LUT4 \wbuart_ins/n410_s9  (
	.I0(\wbuart_ins/n406_14 ),
	.I1(\wbuart_ins/txf_wb_data [3]),
	.I2(\wbuart_ins/n410_14 ),
	.I3(\wbuart_ins/n410_15 ),
	.F(\wbuart_ins/n410_13 )
);
defparam \wbuart_ins/n410_s9 .INIT=16'hFFF8;
LUT4 \wbuart_ins/n411_s9  (
	.I0(\wbuart_ins/n406_14 ),
	.I1(\wbuart_ins/txf_wb_data [2]),
	.I2(\wbuart_ins/n411_14 ),
	.I3(\wbuart_ins/n411_15 ),
	.F(\wbuart_ins/n411_13 )
);
defparam \wbuart_ins/n411_s9 .INIT=16'hFFF8;
LUT4 \wbuart_ins/n412_s9  (
	.I0(\wbuart_ins/n406_14 ),
	.I1(\wbuart_ins/txf_wb_data [1]),
	.I2(\wbuart_ins/n412_14 ),
	.I3(\wbuart_ins/n412_15 ),
	.F(\wbuart_ins/n412_13 )
);
defparam \wbuart_ins/n412_s9 .INIT=16'hFFF8;
LUT4 \wbuart_ins/n413_s9  (
	.I0(\wbuart_ins/n406_14 ),
	.I1(\wbuart_ins/txf_wb_data [0]),
	.I2(\wbuart_ins/n413_14 ),
	.I3(\wbuart_ins/n413_15 ),
	.F(\wbuart_ins/n413_13 )
);
defparam \wbuart_ins/n413_s9 .INIT=16'hFFF8;
LUT3 \wbuart_ins/n384_s10  (
	.I0(\wbuart_ins/r_wb_addr [2]),
	.I1(\wbuart_ins/r_wb_addr [3]),
	.I2(\wbuart_ins/uart_setup [29]),
	.F(\wbuart_ins/n384_14 )
);
defparam \wbuart_ins/n384_s10 .INIT=8'h10;
LUT3 \wbuart_ins/n385_s10  (
	.I0(\wbuart_ins/r_wb_addr [2]),
	.I1(\wbuart_ins/r_wb_addr [3]),
	.I2(\wbuart_ins/uart_setup [28]),
	.F(\wbuart_ins/n385_14 )
);
defparam \wbuart_ins/n385_s10 .INIT=8'h10;
LUT3 \wbuart_ins/n386_s10  (
	.I0(\wbuart_ins/r_wb_addr [2]),
	.I1(\wbuart_ins/r_wb_addr [3]),
	.I2(\wbuart_ins/uart_setup [27]),
	.F(\wbuart_ins/n386_14 )
);
defparam \wbuart_ins/n386_s10 .INIT=8'h10;
LUT3 \wbuart_ins/n387_s10  (
	.I0(\wbuart_ins/r_wb_addr [2]),
	.I1(\wbuart_ins/r_wb_addr [3]),
	.I2(\wbuart_ins/uart_setup [26]),
	.F(\wbuart_ins/n387_14 )
);
defparam \wbuart_ins/n387_s10 .INIT=8'h10;
LUT3 \wbuart_ins/n388_s10  (
	.I0(\wbuart_ins/r_wb_addr [2]),
	.I1(\wbuart_ins/r_wb_addr [3]),
	.I2(\wbuart_ins/uart_setup [25]),
	.F(\wbuart_ins/n388_14 )
);
defparam \wbuart_ins/n388_s10 .INIT=8'h10;
LUT3 \wbuart_ins/n389_s10  (
	.I0(\wbuart_ins/r_wb_addr [2]),
	.I1(\wbuart_ins/r_wb_addr [3]),
	.I2(\wbuart_ins/uart_setup [24]),
	.F(\wbuart_ins/n389_14 )
);
defparam \wbuart_ins/n389_s10 .INIT=8'h10;
LUT3 \wbuart_ins/n390_s10  (
	.I0(\wbuart_ins/r_wb_addr [2]),
	.I1(\wbuart_ins/r_wb_addr [3]),
	.I2(\wbuart_ins/uart_setup [23]),
	.F(\wbuart_ins/n390_14 )
);
defparam \wbuart_ins/n390_s10 .INIT=8'h10;
LUT3 \wbuart_ins/n391_s10  (
	.I0(\wbuart_ins/r_wb_addr [2]),
	.I1(\wbuart_ins/r_wb_addr [3]),
	.I2(\wbuart_ins/uart_setup [22]),
	.F(\wbuart_ins/n391_14 )
);
defparam \wbuart_ins/n391_s10 .INIT=8'h10;
LUT3 \wbuart_ins/n398_s10  (
	.I0(\wbuart_ins/r_wb_addr [2]),
	.I1(\wbuart_ins/r_wb_addr [3]),
	.I2(\wbuart_ins/uart_setup [15]),
	.F(\wbuart_ins/n398_14 )
);
defparam \wbuart_ins/n398_s10 .INIT=8'h10;
LUT3 \wbuart_ins/n383_s11  (
	.I0(\wbuart_ins/r_wb_addr [2]),
	.I1(\wbuart_ins/uart_setup [30]),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.F(\wbuart_ins/n383_16 )
);
defparam \wbuart_ins/n383_s11 .INIT=8'h0E;
LUT4 \wbuart_ins/n392_s11  (
	.I0(\wbuart_ins/uart_setup [21]),
	.I1(\wbuart_ins/txf_status [1]),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n392_16 )
);
defparam \wbuart_ins/n392_s11 .INIT=16'h0C0A;
LUT4 \wbuart_ins/n393_s11  (
	.I0(\wbuart_ins/uart_setup [20]),
	.I1(\wbuart_ins/txf_status [4]),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n393_16 )
);
defparam \wbuart_ins/n393_s11 .INIT=16'h0C0A;
LUT4 \wbuart_ins/n394_s11  (
	.I0(\wbuart_ins/uart_setup [19]),
	.I1(\wbuart_ins/txf_status [3]),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n394_16 )
);
defparam \wbuart_ins/n394_s11 .INIT=16'h0C0A;
LUT4 \wbuart_ins/n395_s11  (
	.I0(\wbuart_ins/uart_setup [18]),
	.I1(\wbuart_ins/txf_status [2]),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n395_16 )
);
defparam \wbuart_ins/n395_s11 .INIT=16'h0C0A;
LUT4 \wbuart_ins/n396_s11  (
	.I0(\wbuart_ins/uart_setup [17]),
	.I1(\wbuart_ins/txf_status [1]),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n396_16 )
);
defparam \wbuart_ins/n396_s11 .INIT=16'h0C0A;
LUT4 \wbuart_ins/n397_s11  (
	.I0(\wbuart_ins/uart_setup [16]),
	.I1(\wbuart_ins/will_overflow ),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n397_16 )
);
defparam \wbuart_ins/n397_s11 .INIT=16'h030A;
LUT4 \wbuart_ins/n400_s11  (
	.I0(\wbuart_ins/uart_setup [13]),
	.I1(\wbuart_ins/will_overflow ),
	.I2(\wbuart_ins/r_wb_addr [2]),
	.I3(\wbuart_ins/r_wb_addr [3]),
	.F(\wbuart_ins/n400_16 )
);
defparam \wbuart_ins/n400_s11 .INIT=16'h300A;
LUT4 \wbuart_ins/n404_s11  (
	.I0(\wbuart_ins/uart_setup [9]),
	.I1(\wbuart_ins/r_rx_perr ),
	.I2(\wbuart_ins/r_wb_addr [2]),
	.I3(\wbuart_ins/r_wb_addr [3]),
	.F(\wbuart_ins/n404_16 )
);
defparam \wbuart_ins/n404_s11 .INIT=16'h0C0A;
LUT2 \wbuart_ins/n148_s2  (
	.I0(\wbuart_ins/rx_stb ),
	.I1(\wbuart_ins/n148_9 ),
	.F(\wbuart_ins/n148_6 )
);
defparam \wbuart_ins/n148_s2 .INIT=4'hE;
LUT4 \wbuart_ins/n264_s1  (
	.I0(wbm_stb_o_Z),
	.I1(wbm_dat_o_Z[12]),
	.I2(wbuart_we_i),
	.I3(\wbuart_ins/n202_4 ),
	.F(\wbuart_ins/n264_5 )
);
defparam \wbuart_ins/n264_s1 .INIT=16'h8000;
LUT2 \wbuart_ins/n202_s1  (
	.I0(wbm_adr_o_Z[2]),
	.I1(wbm_adr_o_Z[3]),
	.F(\wbuart_ins/n202_4 )
);
defparam \wbuart_ins/n202_s1 .INIT=4'h8;
LUT4 \wbuart_ins/n401_s10  (
	.I0(\wbuart_ins/uart_setup [12]),
	.I1(\wbuart_ins/rx_fifo_err ),
	.I2(\wbuart_ins/r_wb_addr [2]),
	.I3(\wbuart_ins/r_wb_addr [3]),
	.F(\wbuart_ins/n401_14 )
);
defparam \wbuart_ins/n401_s10 .INIT=16'h03F5;
LUT4 \wbuart_ins/n402_s10  (
	.I0(\wbuart_ins/rx_break ),
	.I1(\wbuart_ins/ck_uart_Z ),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n402_14 )
);
defparam \wbuart_ins/n402_s10 .INIT=16'hC0AF;
LUT4 \wbuart_ins/n403_s10  (
	.I0(\wbuart_ins/rx_ferr ),
	.I1(wbuart_tx),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n403_14 )
);
defparam \wbuart_ins/n403_s10 .INIT=16'hC0AF;
LUT2 \wbuart_ins/n405_s10  (
	.I0(\wbuart_ins/r_wb_addr [2]),
	.I1(\wbuart_ins/r_wb_addr [3]),
	.F(\wbuart_ins/n405_14 )
);
defparam \wbuart_ins/n405_s10 .INIT=4'h4;
LUT4 \wbuart_ins/n405_s11  (
	.I0(\wbuart_ins/uart_setup [8]),
	.I1(\wbuart_ins/tx_busy ),
	.I2(\wbuart_ins/r_wb_addr [2]),
	.I3(\wbuart_ins/r_wb_addr [3]),
	.F(\wbuart_ins/n405_15 )
);
defparam \wbuart_ins/n405_s11 .INIT=16'h3FF5;
LUT4 \wbuart_ins/n406_s10  (
	.I0(\wbuart_ins/will_overflow ),
	.I1(\wbuart_ins/tx_busy ),
	.I2(\wbuart_ins/r_wb_addr [2]),
	.I3(\wbuart_ins/r_wb_addr [3]),
	.F(\wbuart_ins/n406_14 )
);
defparam \wbuart_ins/n406_s10 .INIT=16'hD000;
LUT4 \wbuart_ins/n406_s11  (
	.I0(\wbuart_ins/n406_16 ),
	.I1(\wbuart_ins/uart_setup [7]),
	.I2(\wbuart_ins/r_wb_addr [2]),
	.I3(\wbuart_ins/r_wb_addr [3]),
	.F(\wbuart_ins/n406_15 )
);
defparam \wbuart_ins/n406_s11 .INIT=16'h0A0C;
LUT4 \wbuart_ins/n407_s10  (
	.I0(\wbuart_ins/n407_15 ),
	.I1(\wbuart_ins/uart_setup [6]),
	.I2(\wbuart_ins/r_wb_addr [2]),
	.I3(\wbuart_ins/r_wb_addr [3]),
	.F(\wbuart_ins/n407_14 )
);
defparam \wbuart_ins/n407_s10 .INIT=16'h0A0C;
LUT4 \wbuart_ins/n408_s10  (
	.I0(\wbuart_ins/r_data [5]),
	.I1(\wbuart_ins/n408_16 ),
	.I2(\wbuart_ins/osrc [1]),
	.I3(\wbuart_ins/n405_14 ),
	.F(\wbuart_ins/n408_14 )
);
defparam \wbuart_ins/n408_s10 .INIT=16'hCA00;
LUT4 \wbuart_ins/n408_s11  (
	.I0(\wbuart_ins/uart_setup [5]),
	.I1(\wbuart_ins/rxf_status [1]),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n408_15 )
);
defparam \wbuart_ins/n408_s11 .INIT=16'h0C0A;
LUT4 \wbuart_ins/n409_s10  (
	.I0(\wbuart_ins/r_data [4]),
	.I1(\wbuart_ins/n409_16 ),
	.I2(\wbuart_ins/osrc [1]),
	.I3(\wbuart_ins/n405_14 ),
	.F(\wbuart_ins/n409_14 )
);
defparam \wbuart_ins/n409_s10 .INIT=16'hCA00;
LUT4 \wbuart_ins/n409_s11  (
	.I0(\wbuart_ins/uart_setup [4]),
	.I1(\wbuart_ins/rxf_status [4]),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n409_15 )
);
defparam \wbuart_ins/n409_s11 .INIT=16'h0C0A;
LUT4 \wbuart_ins/n410_s10  (
	.I0(\wbuart_ins/r_data [3]),
	.I1(\wbuart_ins/n410_16 ),
	.I2(\wbuart_ins/osrc [1]),
	.I3(\wbuart_ins/n405_14 ),
	.F(\wbuart_ins/n410_14 )
);
defparam \wbuart_ins/n410_s10 .INIT=16'hCA00;
LUT4 \wbuart_ins/n410_s11  (
	.I0(\wbuart_ins/uart_setup [3]),
	.I1(\wbuart_ins/rxf_status [3]),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n410_15 )
);
defparam \wbuart_ins/n410_s11 .INIT=16'h0C0A;
LUT4 \wbuart_ins/n411_s10  (
	.I0(\wbuart_ins/r_data [2]),
	.I1(\wbuart_ins/n411_16 ),
	.I2(\wbuart_ins/osrc [1]),
	.I3(\wbuart_ins/n405_14 ),
	.F(\wbuart_ins/n411_14 )
);
defparam \wbuart_ins/n411_s10 .INIT=16'hCA00;
LUT4 \wbuart_ins/n411_s11  (
	.I0(\wbuart_ins/uart_setup [2]),
	.I1(\wbuart_ins/rxf_status [2]),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n411_15 )
);
defparam \wbuart_ins/n411_s11 .INIT=16'h0C0A;
LUT4 \wbuart_ins/n412_s10  (
	.I0(\wbuart_ins/r_data [1]),
	.I1(\wbuart_ins/n412_16 ),
	.I2(\wbuart_ins/osrc [1]),
	.I3(\wbuart_ins/n405_14 ),
	.F(\wbuart_ins/n412_14 )
);
defparam \wbuart_ins/n412_s10 .INIT=16'hCA00;
LUT4 \wbuart_ins/n412_s11  (
	.I0(\wbuart_ins/uart_setup [1]),
	.I1(\wbuart_ins/rxf_status [1]),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n412_15 )
);
defparam \wbuart_ins/n412_s11 .INIT=16'h0C0A;
LUT4 \wbuart_ins/n413_s10  (
	.I0(\wbuart_ins/r_data [0]),
	.I1(\wbuart_ins/n413_16 ),
	.I2(\wbuart_ins/osrc [1]),
	.I3(\wbuart_ins/n405_14 ),
	.F(\wbuart_ins/n413_14 )
);
defparam \wbuart_ins/n413_s10 .INIT=16'hCA00;
LUT4 \wbuart_ins/n413_s11  (
	.I0(\wbuart_ins/uart_setup [0]),
	.I1(\wbuart_ins/rx_empty_n ),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/r_wb_addr [2]),
	.F(\wbuart_ins/n413_15 )
);
defparam \wbuart_ins/n413_s11 .INIT=16'h0C0A;
LUT3 \wbuart_ins/n406_s12  (
	.I0(\wbuart_ins/n406_17 ),
	.I1(\wbuart_ins/r_data [7]),
	.I2(\wbuart_ins/osrc [1]),
	.F(\wbuart_ins/n406_16 )
);
defparam \wbuart_ins/n406_s12 .INIT=8'hAC;
LUT3 \wbuart_ins/n407_s11  (
	.I0(\wbuart_ins/r_data [6]),
	.I1(\wbuart_ins/n407_16 ),
	.I2(\wbuart_ins/osrc [1]),
	.F(\wbuart_ins/n407_15 )
);
defparam \wbuart_ins/n407_s11 .INIT=8'hCA;
LUT3 \wbuart_ins/n408_s12  (
	.I0(\wbuart_ins/fifo_here [5]),
	.I1(\wbuart_ins/fifo_next [5]),
	.I2(\wbuart_ins/osrc [0]),
	.F(\wbuart_ins/n408_16 )
);
defparam \wbuart_ins/n408_s12 .INIT=8'hCA;
LUT3 \wbuart_ins/n409_s12  (
	.I0(\wbuart_ins/fifo_here [4]),
	.I1(\wbuart_ins/fifo_next [4]),
	.I2(\wbuart_ins/osrc [0]),
	.F(\wbuart_ins/n409_16 )
);
defparam \wbuart_ins/n409_s12 .INIT=8'hCA;
LUT3 \wbuart_ins/n410_s12  (
	.I0(\wbuart_ins/fifo_here [3]),
	.I1(\wbuart_ins/fifo_next [3]),
	.I2(\wbuart_ins/osrc [0]),
	.F(\wbuart_ins/n410_16 )
);
defparam \wbuart_ins/n410_s12 .INIT=8'hCA;
LUT3 \wbuart_ins/n411_s12  (
	.I0(\wbuart_ins/fifo_here [2]),
	.I1(\wbuart_ins/fifo_next [2]),
	.I2(\wbuart_ins/osrc [0]),
	.F(\wbuart_ins/n411_16 )
);
defparam \wbuart_ins/n411_s12 .INIT=8'hCA;
LUT3 \wbuart_ins/n412_s12  (
	.I0(\wbuart_ins/fifo_here [1]),
	.I1(\wbuart_ins/fifo_next [1]),
	.I2(\wbuart_ins/osrc [0]),
	.F(\wbuart_ins/n412_16 )
);
defparam \wbuart_ins/n412_s12 .INIT=8'hCA;
LUT3 \wbuart_ins/n413_s12  (
	.I0(\wbuart_ins/fifo_here [0]),
	.I1(\wbuart_ins/fifo_next [0]),
	.I2(\wbuart_ins/osrc [0]),
	.F(\wbuart_ins/n413_16 )
);
defparam \wbuart_ins/n413_s12 .INIT=8'hCA;
LUT3 \wbuart_ins/n406_s13  (
	.I0(\wbuart_ins/fifo_next [7]),
	.I1(\wbuart_ins/fifo_here [7]),
	.I2(\wbuart_ins/osrc [0]),
	.F(\wbuart_ins/n406_17 )
);
defparam \wbuart_ins/n406_s13 .INIT=8'hAC;
LUT3 \wbuart_ins/n407_s12  (
	.I0(\wbuart_ins/fifo_here [6]),
	.I1(\wbuart_ins/fifo_next [6]),
	.I2(\wbuart_ins/osrc [0]),
	.F(\wbuart_ins/n407_16 )
);
defparam \wbuart_ins/n407_s12 .INIT=8'hCA;
LUT4 \wbuart_ins/n148_s4  (
	.I0(wbuart_we_i),
	.I1(wbm_adr_o_Z[2]),
	.I2(wbm_stb_o_Z),
	.I3(wbm_adr_o_Z[3]),
	.F(\wbuart_ins/n148_9 )
);
defparam \wbuart_ins/n148_s4 .INIT=16'h2000;
LUT4 \wbuart_ins/n127_s2  (
	.I0(slv0_adr_o_3_4),
	.I1(wbm_adr_o_Z[2]),
	.I2(wbm_stb_o_Z),
	.I3(wbm_adr_o_Z[3]),
	.F(\wbuart_ins/n127_6 )
);
defparam \wbuart_ins/n127_s2 .INIT=16'h1000;
LUT3 \wbuart_ins/n202_s2  (
	.I0(wbuart_we_i),
	.I1(wbm_adr_o_Z[2]),
	.I2(wbm_adr_o_Z[3]),
	.F(\wbuart_ins/n202_6 )
);
defparam \wbuart_ins/n202_s2 .INIT=8'h80;
LUT4 \wbuart_ins/n405_s12  (
	.I0(\wbuart_ins/rx_empty_n ),
	.I1(\wbuart_ins/r_wb_addr [2]),
	.I2(\wbuart_ins/r_wb_addr [3]),
	.I3(\wbuart_ins/n405_15 ),
	.F(\wbuart_ins/n405_17 )
);
defparam \wbuart_ins/n405_s12 .INIT=16'h10FF;
LUT3 \wbuart_ins/n159_s2  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(\wbuart_ins/uart_setup_30_15 ),
	.F(\wbuart_ins/n159_6 )
);
defparam \wbuart_ins/n159_s2 .INIT=8'hF7;
LUT3 \wbuart_ins/n72_s1  (
	.I0(\wbuart_ins/rx_uart_reset ),
	.I1(resetn_in),
	.I2(rstdly[15]),
	.F(\wbuart_ins/n72_5 )
);
defparam \wbuart_ins/n72_s1 .INIT=8'hBF;
LUT3 \wbuart_ins/txf_wb_write_reg0_s3  (
	.I0(wbm_adr_o_Z[12]),
	.I1(slv0_adr_o_3_8),
	.I2(wbm_we_o_Z),
	.F(\wbuart_ins/txf_wb_write_reg0_8 )
);
defparam \wbuart_ins/txf_wb_write_reg0_s3 .INIT=8'hBF;
DFFR \wbuart_ins/rxf_wb_read_reg0_s0  (
	.D(\wbuart_ins/n127_6 ),
	.CLK(clk_in),
	.RESET(wbuart_we_i),
	.Q(\wbuart_ins/rxf_wb_read_reg0 )
);
defparam \wbuart_ins/rxf_wb_read_reg0_s0 .INIT=1'b0;
DFF \wbuart_ins/rxf_wb_read_reg1_s0  (
	.D(\wbuart_ins/rxf_wb_read_reg0 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rxf_wb_read_reg1 )
);
defparam \wbuart_ins/rxf_wb_read_reg1_s0 .INIT=1'b0;
DFFS \wbuart_ins/rx_uart_reset_s0  (
	.D(\wbuart_ins/uart_setup_30_15 ),
	.CLK(clk_in),
	.SET(n519_5),
	.Q(\wbuart_ins/rx_uart_reset )
);
defparam \wbuart_ins/rx_uart_reset_s0 .INIT=1'b1;
DFFR \wbuart_ins/txf_wb_write_reg0_s0  (
	.D(\wbuart_ins/n197_3 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/txf_wb_write_reg0_8 ),
	.Q(\wbuart_ins/txf_wb_write_reg0 )
);
defparam \wbuart_ins/txf_wb_write_reg0_s0 .INIT=1'b0;
DFF \wbuart_ins/txf_wb_write_reg1_s0  (
	.D(\wbuart_ins/txf_wb_write_reg0 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/txf_wb_write_reg1 )
);
defparam \wbuart_ins/txf_wb_write_reg1_s0 .INIT=1'b0;
DFFS \wbuart_ins/tx_uart_reset_s0  (
	.D(\wbuart_ins/n264_5 ),
	.CLK(clk_in),
	.SET(\wbuart_ins/n159_6 ),
	.Q(\wbuart_ins/tx_uart_reset )
);
defparam \wbuart_ins/tx_uart_reset_s0 .INIT=1'b1;
DFFR \wbuart_ins/r_wb_addr_3_s0  (
	.D(wbm_adr_o_Z[3]),
	.CLK(clk_in),
	.RESET(slv0_adr_o_3_4),
	.Q(\wbuart_ins/r_wb_addr [3])
);
defparam \wbuart_ins/r_wb_addr_3_s0 .INIT=1'b0;
DFFR \wbuart_ins/r_wb_addr_2_s0  (
	.D(wbm_adr_o_Z[2]),
	.CLK(clk_in),
	.RESET(slv0_adr_o_3_4),
	.Q(\wbuart_ins/r_wb_addr [2])
);
defparam \wbuart_ins/r_wb_addr_2_s0 .INIT=1'b0;
DFFR \wbuart_ins/r_wb_ack_s0  (
	.D(wbm_stb_o_Z),
	.CLK(clk_in),
	.RESET(slv0_adr_o_3_4),
	.Q(\wbuart_ins/r_wb_ack )
);
defparam \wbuart_ins/r_wb_ack_s0 .INIT=1'b0;
DFF \wbuart_ins/o_wb_ack_s0  (
	.D(\wbuart_ins/r_wb_ack ),
	.CLK(clk_in),
	.Q(wbuart_ack_o)
);
defparam \wbuart_ins/o_wb_ack_s0 .INIT=1'b0;
DFFSE \wbuart_ins/uart_setup_30_s6  (
	.D(wbm_dat_o_Z[30]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.SET(GND),
	.Q(\wbuart_ins/uart_setup [30])
);
defparam \wbuart_ins/uart_setup_30_s6 .INIT=1'b1;
DFFE \wbuart_ins/o_wb_data_30_s1  (
	.D(\wbuart_ins/n383_16 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[30])
);
defparam \wbuart_ins/o_wb_data_30_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_29_s1  (
	.D(\wbuart_ins/n384_14 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[29])
);
defparam \wbuart_ins/o_wb_data_29_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_28_s1  (
	.D(\wbuart_ins/n385_14 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[28])
);
defparam \wbuart_ins/o_wb_data_28_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_27_s1  (
	.D(\wbuart_ins/n386_14 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[27])
);
defparam \wbuart_ins/o_wb_data_27_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_26_s1  (
	.D(\wbuart_ins/n387_14 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[26])
);
defparam \wbuart_ins/o_wb_data_26_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_25_s1  (
	.D(\wbuart_ins/n388_14 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[25])
);
defparam \wbuart_ins/o_wb_data_25_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_24_s1  (
	.D(\wbuart_ins/n389_14 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[24])
);
defparam \wbuart_ins/o_wb_data_24_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_23_s1  (
	.D(\wbuart_ins/n390_14 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[23])
);
defparam \wbuart_ins/o_wb_data_23_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_22_s1  (
	.D(\wbuart_ins/n391_14 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[22])
);
defparam \wbuart_ins/o_wb_data_22_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_21_s1  (
	.D(\wbuart_ins/n392_16 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[21])
);
defparam \wbuart_ins/o_wb_data_21_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_20_s1  (
	.D(\wbuart_ins/n393_16 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[20])
);
defparam \wbuart_ins/o_wb_data_20_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_19_s1  (
	.D(\wbuart_ins/n394_16 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[19])
);
defparam \wbuart_ins/o_wb_data_19_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_18_s1  (
	.D(\wbuart_ins/n395_16 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[18])
);
defparam \wbuart_ins/o_wb_data_18_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_17_s1  (
	.D(\wbuart_ins/n396_16 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[17])
);
defparam \wbuart_ins/o_wb_data_17_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_16_s1  (
	.D(\wbuart_ins/n397_16 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[16])
);
defparam \wbuart_ins/o_wb_data_16_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_15_s1  (
	.D(\wbuart_ins/n398_14 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[15])
);
defparam \wbuart_ins/o_wb_data_15_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_14_s1  (
	.D(\wbuart_ins/n399_13 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[14])
);
defparam \wbuart_ins/o_wb_data_14_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_13_s1  (
	.D(\wbuart_ins/n400_16 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[13])
);
defparam \wbuart_ins/o_wb_data_13_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_12_s1  (
	.D(\wbuart_ins/n401_13 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[12])
);
defparam \wbuart_ins/o_wb_data_12_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_11_s1  (
	.D(\wbuart_ins/n402_13 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[11])
);
defparam \wbuart_ins/o_wb_data_11_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_10_s1  (
	.D(\wbuart_ins/n403_13 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[10])
);
defparam \wbuart_ins/o_wb_data_10_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_9_s1  (
	.D(\wbuart_ins/n404_16 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[9])
);
defparam \wbuart_ins/o_wb_data_9_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_8_s1  (
	.D(\wbuart_ins/n405_17 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[8])
);
defparam \wbuart_ins/o_wb_data_8_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_7_s1  (
	.D(\wbuart_ins/n406_13 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[7])
);
defparam \wbuart_ins/o_wb_data_7_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_6_s1  (
	.D(\wbuart_ins/n407_13 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[6])
);
defparam \wbuart_ins/o_wb_data_6_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_5_s1  (
	.D(\wbuart_ins/n408_13 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[5])
);
defparam \wbuart_ins/o_wb_data_5_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_4_s1  (
	.D(\wbuart_ins/n409_13 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[4])
);
defparam \wbuart_ins/o_wb_data_4_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_3_s1  (
	.D(\wbuart_ins/n410_13 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[3])
);
defparam \wbuart_ins/o_wb_data_3_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_2_s1  (
	.D(\wbuart_ins/n411_13 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[2])
);
defparam \wbuart_ins/o_wb_data_2_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_1_s1  (
	.D(\wbuart_ins/n412_13 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[1])
);
defparam \wbuart_ins/o_wb_data_1_s1 .INIT=1'b0;
DFFE \wbuart_ins/o_wb_data_0_s1  (
	.D(\wbuart_ins/n413_13 ),
	.CLK(clk_in),
	.CE(VCC),
	.Q(wbuart_dat_o[0])
);
defparam \wbuart_ins/o_wb_data_0_s1 .INIT=1'b0;
DFFE \wbuart_ins/txf_wb_data_0_s1  (
	.D(wbm_dat_o_Z[0]),
	.CLK(clk_in),
	.CE(\wbuart_ins/n202_6 ),
	.Q(\wbuart_ins/txf_wb_data [0])
);
defparam \wbuart_ins/txf_wb_data_0_s1 .INIT=1'b0;
DFFE \wbuart_ins/txf_wb_data_1_s1  (
	.D(wbm_dat_o_Z[1]),
	.CLK(clk_in),
	.CE(\wbuart_ins/n202_6 ),
	.Q(\wbuart_ins/txf_wb_data [1])
);
defparam \wbuart_ins/txf_wb_data_1_s1 .INIT=1'b0;
DFFE \wbuart_ins/txf_wb_data_2_s1  (
	.D(wbm_dat_o_Z[2]),
	.CLK(clk_in),
	.CE(\wbuart_ins/n202_6 ),
	.Q(\wbuart_ins/txf_wb_data [2])
);
defparam \wbuart_ins/txf_wb_data_2_s1 .INIT=1'b0;
DFFE \wbuart_ins/txf_wb_data_3_s1  (
	.D(wbm_dat_o_Z[3]),
	.CLK(clk_in),
	.CE(\wbuart_ins/n202_6 ),
	.Q(\wbuart_ins/txf_wb_data [3])
);
defparam \wbuart_ins/txf_wb_data_3_s1 .INIT=1'b0;
DFFE \wbuart_ins/txf_wb_data_4_s1  (
	.D(wbm_dat_o_Z[4]),
	.CLK(clk_in),
	.CE(\wbuart_ins/n202_6 ),
	.Q(\wbuart_ins/txf_wb_data [4])
);
defparam \wbuart_ins/txf_wb_data_4_s1 .INIT=1'b0;
DFFE \wbuart_ins/txf_wb_data_5_s1  (
	.D(wbm_dat_o_Z[5]),
	.CLK(clk_in),
	.CE(\wbuart_ins/n202_6 ),
	.Q(\wbuart_ins/txf_wb_data [5])
);
defparam \wbuart_ins/txf_wb_data_5_s1 .INIT=1'b0;
DFFE \wbuart_ins/txf_wb_data_6_s1  (
	.D(wbm_dat_o_Z[6]),
	.CLK(clk_in),
	.CE(\wbuart_ins/n202_6 ),
	.Q(\wbuart_ins/txf_wb_data [6])
);
defparam \wbuart_ins/txf_wb_data_6_s1 .INIT=1'b0;
DFFE \wbuart_ins/txf_wb_data_7_s1  (
	.D(wbm_dat_o_Z[7]),
	.CLK(clk_in),
	.CE(\wbuart_ins/n202_6 ),
	.Q(\wbuart_ins/txf_wb_data [7])
);
defparam \wbuart_ins/txf_wb_data_7_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_0_s1  (
	.D(wbm_dat_o_Z[0]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [0])
);
defparam \wbuart_ins/uart_setup_0_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_1_s1  (
	.D(wbm_dat_o_Z[1]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [1])
);
defparam \wbuart_ins/uart_setup_1_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_2_s1  (
	.D(wbm_dat_o_Z[2]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [2])
);
defparam \wbuart_ins/uart_setup_2_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_3_s1  (
	.D(wbm_dat_o_Z[3]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [3])
);
defparam \wbuart_ins/uart_setup_3_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_4_s1  (
	.D(wbm_dat_o_Z[4]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [4])
);
defparam \wbuart_ins/uart_setup_4_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_5_s1  (
	.D(wbm_dat_o_Z[5]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [5])
);
defparam \wbuart_ins/uart_setup_5_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_6_s1  (
	.D(wbm_dat_o_Z[6]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [6])
);
defparam \wbuart_ins/uart_setup_6_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_7_s1  (
	.D(wbm_dat_o_Z[7]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [7])
);
defparam \wbuart_ins/uart_setup_7_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_8_s1  (
	.D(wbm_dat_o_Z[8]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [8])
);
defparam \wbuart_ins/uart_setup_8_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_9_s1  (
	.D(wbm_dat_o_Z[9]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [9])
);
defparam \wbuart_ins/uart_setup_9_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_10_s1  (
	.D(wbm_dat_o_Z[10]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [10])
);
defparam \wbuart_ins/uart_setup_10_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_11_s1  (
	.D(wbm_dat_o_Z[11]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [11])
);
defparam \wbuart_ins/uart_setup_11_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_12_s1  (
	.D(wbm_dat_o_Z[12]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [12])
);
defparam \wbuart_ins/uart_setup_12_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_13_s1  (
	.D(wbm_dat_o_Z[13]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [13])
);
defparam \wbuart_ins/uart_setup_13_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_14_s1  (
	.D(wbm_dat_o_Z[14]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [14])
);
defparam \wbuart_ins/uart_setup_14_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_15_s1  (
	.D(wbm_dat_o_Z[15]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [15])
);
defparam \wbuart_ins/uart_setup_15_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_16_s1  (
	.D(wbm_dat_o_Z[16]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [16])
);
defparam \wbuart_ins/uart_setup_16_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_17_s1  (
	.D(wbm_dat_o_Z[17]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [17])
);
defparam \wbuart_ins/uart_setup_17_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_18_s1  (
	.D(wbm_dat_o_Z[18]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [18])
);
defparam \wbuart_ins/uart_setup_18_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_19_s1  (
	.D(wbm_dat_o_Z[19]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [19])
);
defparam \wbuart_ins/uart_setup_19_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_20_s1  (
	.D(wbm_dat_o_Z[20]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [20])
);
defparam \wbuart_ins/uart_setup_20_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_21_s1  (
	.D(wbm_dat_o_Z[21]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [21])
);
defparam \wbuart_ins/uart_setup_21_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_22_s1  (
	.D(wbm_dat_o_Z[22]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [22])
);
defparam \wbuart_ins/uart_setup_22_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_23_s1  (
	.D(wbm_dat_o_Z[23]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [23])
);
defparam \wbuart_ins/uart_setup_23_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_24_s1  (
	.D(wbm_dat_o_Z[24]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [24])
);
defparam \wbuart_ins/uart_setup_24_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_25_s1  (
	.D(wbm_dat_o_Z[25]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [25])
);
defparam \wbuart_ins/uart_setup_25_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_26_s1  (
	.D(wbm_dat_o_Z[26]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [26])
);
defparam \wbuart_ins/uart_setup_26_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_27_s1  (
	.D(wbm_dat_o_Z[27]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [27])
);
defparam \wbuart_ins/uart_setup_27_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_28_s1  (
	.D(wbm_dat_o_Z[28]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [28])
);
defparam \wbuart_ins/uart_setup_28_s1 .INIT=1'b0;
DFFE \wbuart_ins/uart_setup_29_s1  (
	.D(wbm_dat_o_Z[29]),
	.CLK(clk_in),
	.CE(\wbuart_ins/uart_setup_30_15 ),
	.Q(\wbuart_ins/uart_setup [29])
);
defparam \wbuart_ins/uart_setup_29_s1 .INIT=1'b0;
DFFRE \wbuart_ins/r_rx_perr_s1  (
	.D(\wbuart_ins/n148_4 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/n148_6 ),
	.RESET(\wbuart_ins/n135_3 ),
	.Q(\wbuart_ins/r_rx_perr )
);
defparam \wbuart_ins/r_rx_perr_s1 .INIT=1'b0;
LUT3 \wbuart_ins/rx/n956_s0  (
	.I0(\wbuart_ins/n72_5 ),
	.I1(\wbuart_ins/ck_uart_Z ),
	.I2(\wbuart_ins/rx/qq_uart ),
	.F(\wbuart_ins/rx/n956_3 )
);
defparam \wbuart_ins/rx/n956_s0 .INIT=8'hBE;
LUT4 \wbuart_ins/rx/n380_s0  (
	.I0(\wbuart_ins/rx/state [2]),
	.I1(\wbuart_ins/rx/n380_4 ),
	.I2(\wbuart_ins/rx/state [3]),
	.I3(\wbuart_ins/rx/n380_5 ),
	.F(\wbuart_ins/rx/n380_3 )
);
defparam \wbuart_ins/rx/n380_s0 .INIT=16'h00F8;
LUT4 \wbuart_ins/rx/n395_s1  (
	.I0(\wbuart_ins/rx/n395_5 ),
	.I1(\wbuart_ins/rx/n395_11 ),
	.I2(\wbuart_ins/rx/line_synch ),
	.I3(\wbuart_ins/rx/n395_13 ),
	.F(\wbuart_ins/rx/n395_4 )
);
defparam \wbuart_ins/rx/n395_s1 .INIT=16'hB0BB;
LUT3 \wbuart_ins/rx/n411_s0  (
	.I0(\wbuart_ins/rx/n411_6 ),
	.I1(\wbuart_ins/rx/state [3]),
	.I2(\wbuart_ins/rx/zero_baud_counter ),
	.F(\wbuart_ins/rx/n411_3 )
);
defparam \wbuart_ins/rx/n411_s0 .INIT=8'h70;
LUT2 \wbuart_ins/rx/n434_s0  (
	.I0(\wbuart_ins/ck_uart_Z ),
	.I1(\wbuart_ins/rx/calc_parity ),
	.F(\wbuart_ins/rx/n434_3 )
);
defparam \wbuart_ins/rx/n434_s0 .INIT=4'h6;
LUT4 \wbuart_ins/rx/n460_s0  (
	.I0(\wbuart_ins/rx/state [2]),
	.I1(\wbuart_ins/rx/n460_4 ),
	.I2(\wbuart_ins/rx/state [3]),
	.I3(\wbuart_ins/rx/zero_baud_counter ),
	.F(\wbuart_ins/rx/n460_3 )
);
defparam \wbuart_ins/rx/n460_s0 .INIT=16'h4000;
LUT2 \wbuart_ins/rx/n771_s0  (
	.I0(\wbuart_ins/rx/n771_4 ),
	.I1(\wbuart_ins/rx/n771_5 ),
	.F(\wbuart_ins/rx/n771_3 )
);
defparam \wbuart_ins/rx/n771_s0 .INIT=4'hE;
LUT4 \wbuart_ins/rx/n772_s0  (
	.I0(\wbuart_ins/rx/n771_4 ),
	.I1(\wbuart_ins/rx/baud_counter [26]),
	.I2(\wbuart_ins/rx/n772_4 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n772_3 )
);
defparam \wbuart_ins/rx/n772_s0 .INIT=16'hBEAA;
LUT4 \wbuart_ins/rx/n773_s0  (
	.I0(\wbuart_ins/rx/n771_4 ),
	.I1(\wbuart_ins/rx/baud_counter [25]),
	.I2(\wbuart_ins/rx/n773_6 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n773_3 )
);
defparam \wbuart_ins/rx/n773_s0 .INIT=16'hBEAA;
LUT2 \wbuart_ins/rx/n774_s0  (
	.I0(\wbuart_ins/rx/n771_4 ),
	.I1(\wbuart_ins/rx/n774_4 ),
	.F(\wbuart_ins/rx/n774_3 )
);
defparam \wbuart_ins/rx/n774_s0 .INIT=4'hE;
LUT4 \wbuart_ins/rx/n775_s0  (
	.I0(\wbuart_ins/rx/n775_4 ),
	.I1(\wbuart_ins/rx/baud_counter [23]),
	.I2(\wbuart_ins/rx/n775_5 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n775_3 )
);
defparam \wbuart_ins/rx/n775_s0 .INIT=16'h3CAA;
LUT4 \wbuart_ins/rx/n776_s0  (
	.I0(\wbuart_ins/rx/n776_7 ),
	.I1(\wbuart_ins/rx/baud_counter [22]),
	.I2(\wbuart_ins/rx/n776_9 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n776_3 )
);
defparam \wbuart_ins/rx/n776_s0 .INIT=16'h3CAA;
LUT4 \wbuart_ins/rx/n777_s0  (
	.I0(\wbuart_ins/rx/n777_8 ),
	.I1(\wbuart_ins/rx/r_setup [21]),
	.I2(\wbuart_ins/rx/n777_5 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n777_3 )
);
defparam \wbuart_ins/rx/n777_s0 .INIT=16'hAA3C;
LUT4 \wbuart_ins/rx/n778_s0  (
	.I0(\wbuart_ins/rx/n778_4 ),
	.I1(\wbuart_ins/rx/baud_counter [20]),
	.I2(\wbuart_ins/rx/n778_5 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n778_3 )
);
defparam \wbuart_ins/rx/n778_s0 .INIT=16'h3CAA;
LUT4 \wbuart_ins/rx/n779_s0  (
	.I0(\wbuart_ins/rx/n779_7 ),
	.I1(\wbuart_ins/rx/baud_counter [19]),
	.I2(\wbuart_ins/rx/n779_5 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n779_3 )
);
defparam \wbuart_ins/rx/n779_s0 .INIT=16'h3CAA;
LUT4 \wbuart_ins/rx/n780_s0  (
	.I0(\wbuart_ins/rx/n780_4 ),
	.I1(\wbuart_ins/rx/baud_counter [18]),
	.I2(\wbuart_ins/rx/n780_10 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n780_3 )
);
defparam \wbuart_ins/rx/n780_s0 .INIT=16'h3CAA;
LUT3 \wbuart_ins/rx/n781_s0  (
	.I0(\wbuart_ins/rx/n781_4 ),
	.I1(\wbuart_ins/rx/n781_12 ),
	.I2(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n781_3 )
);
defparam \wbuart_ins/rx/n781_s0 .INIT=8'hCA;
LUT4 \wbuart_ins/rx/n782_s0  (
	.I0(\wbuart_ins/rx/n782_4 ),
	.I1(\wbuart_ins/rx/baud_counter [16]),
	.I2(\wbuart_ins/rx/n782_5 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n782_3 )
);
defparam \wbuart_ins/rx/n782_s0 .INIT=16'h3CAA;
LUT4 \wbuart_ins/rx/n783_s0  (
	.I0(\wbuart_ins/rx/n783_4 ),
	.I1(\wbuart_ins/rx/baud_counter [15]),
	.I2(\wbuart_ins/rx/n783_8 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n783_3 )
);
defparam \wbuart_ins/rx/n783_s0 .INIT=16'h3CAA;
LUT3 \wbuart_ins/rx/n784_s0  (
	.I0(\wbuart_ins/rx/n784_4 ),
	.I1(\wbuart_ins/rx/n784_8 ),
	.I2(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n784_3 )
);
defparam \wbuart_ins/rx/n784_s0 .INIT=8'hCA;
LUT3 \wbuart_ins/rx/n785_s0  (
	.I0(\wbuart_ins/rx/n785_4 ),
	.I1(\wbuart_ins/rx/n785_5 ),
	.I2(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n785_3 )
);
defparam \wbuart_ins/rx/n785_s0 .INIT=8'hCA;
LUT4 \wbuart_ins/rx/n786_s0  (
	.I0(\wbuart_ins/rx/n786_4 ),
	.I1(\wbuart_ins/rx/baud_counter [12]),
	.I2(\wbuart_ins/rx/n786_9 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n786_3 )
);
defparam \wbuart_ins/rx/n786_s0 .INIT=16'h3CAA;
LUT3 \wbuart_ins/rx/n787_s0  (
	.I0(\wbuart_ins/rx/n787_4 ),
	.I1(\wbuart_ins/rx/n787_5 ),
	.I2(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n787_3 )
);
defparam \wbuart_ins/rx/n787_s0 .INIT=8'hCA;
LUT3 \wbuart_ins/rx/n788_s0  (
	.I0(\wbuart_ins/rx/n788_4 ),
	.I1(\wbuart_ins/rx/n788_5 ),
	.I2(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n788_3 )
);
defparam \wbuart_ins/rx/n788_s0 .INIT=8'hCA;
LUT4 \wbuart_ins/rx/n789_s0  (
	.I0(\wbuart_ins/rx/n789_4 ),
	.I1(\wbuart_ins/rx/baud_counter [9]),
	.I2(\wbuart_ins/rx/n789_5 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n789_3 )
);
defparam \wbuart_ins/rx/n789_s0 .INIT=16'h3CAA;
LUT4 \wbuart_ins/rx/n790_s0  (
	.I0(\wbuart_ins/rx/n790_4 ),
	.I1(\wbuart_ins/rx/r_setup [8]),
	.I2(\wbuart_ins/rx/n790_5 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n790_3 )
);
defparam \wbuart_ins/rx/n790_s0 .INIT=16'hAA3C;
LUT4 \wbuart_ins/rx/n791_s0  (
	.I0(\wbuart_ins/rx/n791_4 ),
	.I1(\wbuart_ins/rx/baud_counter [7]),
	.I2(\wbuart_ins/rx/n791_5 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n791_3 )
);
defparam \wbuart_ins/rx/n791_s0 .INIT=16'h3CAA;
LUT3 \wbuart_ins/rx/n792_s0  (
	.I0(\wbuart_ins/rx/n792_7 ),
	.I1(\wbuart_ins/rx/n792_5 ),
	.I2(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n792_3 )
);
defparam \wbuart_ins/rx/n792_s0 .INIT=8'hCA;
LUT3 \wbuart_ins/rx/n793_s0  (
	.I0(\wbuart_ins/rx/n793_4 ),
	.I1(\wbuart_ins/rx/n793_5 ),
	.I2(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n793_3 )
);
defparam \wbuart_ins/rx/n793_s0 .INIT=8'hCA;
LUT4 \wbuart_ins/rx/n794_s0  (
	.I0(\wbuart_ins/rx/n794_4 ),
	.I1(\wbuart_ins/rx/baud_counter [4]),
	.I2(\wbuart_ins/rx/n794_8 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n794_3 )
);
defparam \wbuart_ins/rx/n794_s0 .INIT=16'h3CAA;
LUT3 \wbuart_ins/rx/n795_s0  (
	.I0(\wbuart_ins/rx/n795_9 ),
	.I1(\wbuart_ins/rx/n795_7 ),
	.I2(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n795_3 )
);
defparam \wbuart_ins/rx/n795_s0 .INIT=8'hCA;
LUT4 \wbuart_ins/rx/n796_s0  (
	.I0(\wbuart_ins/rx/n796_4 ),
	.I1(\wbuart_ins/rx/baud_counter [2]),
	.I2(\wbuart_ins/rx/n796_5 ),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n796_3 )
);
defparam \wbuart_ins/rx/n796_s0 .INIT=16'h3CAA;
LUT4 \wbuart_ins/rx/n797_s0  (
	.I0(\wbuart_ins/rx/n797_4 ),
	.I1(\wbuart_ins/rx/baud_counter [1]),
	.I2(\wbuart_ins/rx/baud_counter [0]),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n797_3 )
);
defparam \wbuart_ins/rx/n797_s0 .INIT=16'hC355;
LUT3 \wbuart_ins/rx/n798_s0  (
	.I0(\wbuart_ins/rx/baud_counter [0]),
	.I1(\wbuart_ins/rx/r_setup [0]),
	.I2(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n798_3 )
);
defparam \wbuart_ins/rx/n798_s0 .INIT=8'h53;
LUT4 \wbuart_ins/rx/n834_s0  (
	.I0(\wbuart_ins/rx/n834_4 ),
	.I1(\wbuart_ins/rx/n834_5 ),
	.I2(\wbuart_ins/rx/n834_6 ),
	.I3(\wbuart_ins/rx/n834_7 ),
	.F(\wbuart_ins/rx/n834_3 )
);
defparam \wbuart_ins/rx/n834_s0 .INIT=16'h8000;
LUT4 \wbuart_ins/rx/n475_s3  (
	.I0(\wbuart_ins/rx/r_setup [28]),
	.I1(\wbuart_ins/rx/data_reg [7]),
	.I2(\wbuart_ins/rx/n475_8 ),
	.I3(\wbuart_ins/rx/r_setup [29]),
	.F(\wbuart_ins/rx/n475_7 )
);
defparam \wbuart_ins/rx/n475_s3 .INIT=16'h44F0;
LUT4 \wbuart_ins/rx/n476_s3  (
	.I0(\wbuart_ins/rx/data_reg [7]),
	.I1(\wbuart_ins/rx/data_reg [5]),
	.I2(\wbuart_ins/rx/r_setup [28]),
	.I3(\wbuart_ins/rx/n476_8 ),
	.F(\wbuart_ins/rx/n476_7 )
);
defparam \wbuart_ins/rx/n476_s3 .INIT=16'hCFA0;
LUT4 \wbuart_ins/rx/n477_s3  (
	.I0(\wbuart_ins/rx/data_reg [6]),
	.I1(\wbuart_ins/rx/data_reg [4]),
	.I2(\wbuart_ins/rx/r_setup [28]),
	.I3(\wbuart_ins/rx/n477_8 ),
	.F(\wbuart_ins/rx/n477_7 )
);
defparam \wbuart_ins/rx/n477_s3 .INIT=16'hCFA0;
LUT4 \wbuart_ins/rx/n478_s3  (
	.I0(\wbuart_ins/rx/data_reg [5]),
	.I1(\wbuart_ins/rx/data_reg [3]),
	.I2(\wbuart_ins/rx/r_setup [28]),
	.I3(\wbuart_ins/rx/n478_8 ),
	.F(\wbuart_ins/rx/n478_7 )
);
defparam \wbuart_ins/rx/n478_s3 .INIT=16'hA0CF;
LUT4 \wbuart_ins/rx/n479_s4  (
	.I0(\wbuart_ins/rx/data_reg [4]),
	.I1(\wbuart_ins/rx/data_reg [2]),
	.I2(\wbuart_ins/rx/r_setup [28]),
	.I3(\wbuart_ins/rx/n479_9 ),
	.F(\wbuart_ins/rx/n479_8 )
);
defparam \wbuart_ins/rx/n479_s4 .INIT=16'hA0CF;
LUT4 \wbuart_ins/rx/n480_s4  (
	.I0(\wbuart_ins/rx/data_reg [3]),
	.I1(\wbuart_ins/rx/data_reg [1]),
	.I2(\wbuart_ins/rx/r_setup [28]),
	.I3(\wbuart_ins/rx/n480_9 ),
	.F(\wbuart_ins/rx/n480_8 )
);
defparam \wbuart_ins/rx/n480_s4 .INIT=16'hA0CF;
LUT2 \wbuart_ins/rx/n524_s1  (
	.I0(\wbuart_ins/rx/zero_baud_counter ),
	.I1(\wbuart_ins/rx/n713_8 ),
	.F(\wbuart_ins/rx/n524_4 )
);
defparam \wbuart_ins/rx/n524_s1 .INIT=4'h1;
LUT3 \wbuart_ins/rx/state_1_s3  (
	.I0(\wbuart_ins/rx_break ),
	.I1(\wbuart_ins/rx/zero_baud_counter ),
	.I2(\wbuart_ins/rx/n713_6 ),
	.F(\wbuart_ins/rx/state_1_8 )
);
defparam \wbuart_ins/rx/state_1_s3 .INIT=8'hFE;
LUT4 \wbuart_ins/rx/o_parity_err_s3  (
	.I0(\wbuart_ins/rx/zero_baud_counter ),
	.I1(\wbuart_ins/rx/state [2]),
	.I2(\wbuart_ins/rx/o_parity_err_6 ),
	.I3(\wbuart_ins/rx/state [3]),
	.F(\wbuart_ins/rx/o_parity_err_5 )
);
defparam \wbuart_ins/rx/o_parity_err_s3 .INIT=16'h2C00;
LUT4 \wbuart_ins/rx/n256_s73  (
	.I0(\wbuart_ins/rx/n256_95 ),
	.I1(\wbuart_ins/rx/n256_96 ),
	.I2(\wbuart_ins/rx/n256_97 ),
	.I3(\wbuart_ins/rx/n256_98 ),
	.F(\wbuart_ins/rx/n256_94 )
);
defparam \wbuart_ins/rx/n256_s73 .INIT=16'hFFB0;
LUT4 \wbuart_ins/rx/n449_s1  (
	.I0(\wbuart_ins/rx/n449_6 ),
	.I1(\wbuart_ins/rx/state [3]),
	.I2(\wbuart_ins/rx/n411_6 ),
	.I3(\wbuart_ins/rx/zero_baud_counter ),
	.F(\wbuart_ins/rx/n449_5 )
);
defparam \wbuart_ins/rx/n449_s1 .INIT=16'h8000;
LUT4 \wbuart_ins/rx/n390_s2  (
	.I0(\wbuart_ins/rx/n390_7 ),
	.I1(\wbuart_ins/ck_uart_Z ),
	.I2(\wbuart_ins/rx_break ),
	.I3(\wbuart_ins/rx/n390_10 ),
	.F(\wbuart_ins/rx/n390_6 )
);
defparam \wbuart_ins/rx/n390_s2 .INIT=16'h0D00;
LUT4 \wbuart_ins/rx/n474_s4  (
	.I0(\wbuart_ins/rx/data_reg [7]),
	.I1(\wbuart_ins/rx/data_reg [6]),
	.I2(\wbuart_ins/rx/r_setup [29]),
	.I3(\wbuart_ins/rx/r_setup [28]),
	.F(\wbuart_ins/rx/n474_9 )
);
defparam \wbuart_ins/rx/n474_s4 .INIT=16'h0A0C;
LUT3 \wbuart_ins/rx/n473_s5  (
	.I0(\wbuart_ins/rx/r_setup [28]),
	.I1(\wbuart_ins/rx/r_setup [29]),
	.I2(\wbuart_ins/rx/data_reg [7]),
	.F(\wbuart_ins/rx/n473_11 )
);
defparam \wbuart_ins/rx/n473_s5 .INIT=8'h10;
LUT2 \wbuart_ins/rx/o_frame_err_s3  (
	.I0(\wbuart_ins/rx/o_frame_err_11 ),
	.I1(\wbuart_ins/rx/o_frame_err_7 ),
	.F(\wbuart_ins/rx/o_frame_err_5 )
);
defparam \wbuart_ins/rx/o_frame_err_s3 .INIT=4'hE;
LUT2 \wbuart_ins/rx/n380_s1  (
	.I0(\wbuart_ins/rx/state [0]),
	.I1(\wbuart_ins/rx/state [1]),
	.F(\wbuart_ins/rx/n380_4 )
);
defparam \wbuart_ins/rx/n380_s1 .INIT=4'h8;
LUT3 \wbuart_ins/rx/n380_s2  (
	.I0(\wbuart_ins/ck_uart_Z ),
	.I1(\wbuart_ins/rx/half_baud_time ),
	.I2(\wbuart_ins/rx/n713_8 ),
	.F(\wbuart_ins/rx/n380_5 )
);
defparam \wbuart_ins/rx/n380_s2 .INIT=8'h40;
LUT2 \wbuart_ins/rx/n381_s2  (
	.I0(\wbuart_ins/rx/state [2]),
	.I1(\wbuart_ins/rx/n381_6 ),
	.F(\wbuart_ins/rx/n381_5 )
);
defparam \wbuart_ins/rx/n381_s2 .INIT=4'h4;
LUT4 \wbuart_ins/rx/n395_s2  (
	.I0(\wbuart_ins/rx/n395_8 ),
	.I1(\wbuart_ins/rx/n395_9 ),
	.I2(\wbuart_ins/rx/r_setup [28]),
	.I3(\wbuart_ins/rx/n380_5 ),
	.F(\wbuart_ins/rx/n395_5 )
);
defparam \wbuart_ins/rx/n395_s2 .INIT=16'hB0BB;
LUT2 \wbuart_ins/rx/n460_s1  (
	.I0(\wbuart_ins/rx/state [0]),
	.I1(\wbuart_ins/rx/state [1]),
	.F(\wbuart_ins/rx/n460_4 )
);
defparam \wbuart_ins/rx/n460_s1 .INIT=4'h6;
LUT4 \wbuart_ins/rx/n472_s1  (
	.I0(\wbuart_ins/rx/state [1]),
	.I1(\wbuart_ins/rx/state [2]),
	.I2(\wbuart_ins/rx/state [0]),
	.I3(\wbuart_ins/rx/state [3]),
	.F(\wbuart_ins/rx/n472_4 )
);
defparam \wbuart_ins/rx/n472_s1 .INIT=16'h1000;
LUT4 \wbuart_ins/rx/n771_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/r_setup [23]),
	.I2(\wbuart_ins/rx/n772_5 ),
	.I3(\wbuart_ins/rx/n771_6 ),
	.F(\wbuart_ins/rx/n771_4 )
);
defparam \wbuart_ins/rx/n771_s1 .INIT=16'h0100;
LUT4 \wbuart_ins/rx/n771_s2  (
	.I0(\wbuart_ins/rx/baud_counter [26]),
	.I1(\wbuart_ins/rx/n772_4 ),
	.I2(\wbuart_ins/rx/baud_counter [27]),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n771_5 )
);
defparam \wbuart_ins/rx/n771_s2 .INIT=16'hB400;
LUT2 \wbuart_ins/rx/n772_s1  (
	.I0(\wbuart_ins/rx/baud_counter [25]),
	.I1(\wbuart_ins/rx/n773_6 ),
	.F(\wbuart_ins/rx/n772_4 )
);
defparam \wbuart_ins/rx/n772_s1 .INIT=4'h4;
LUT3 \wbuart_ins/rx/n772_s2  (
	.I0(\wbuart_ins/rx/zero_baud_counter ),
	.I1(\wbuart_ins/n72_5 ),
	.I2(\wbuart_ins/rx/o_frame_err_11 ),
	.F(\wbuart_ins/rx/n772_5 )
);
defparam \wbuart_ins/rx/n772_s2 .INIT=8'h01;
LUT4 \wbuart_ins/rx/n774_s1  (
	.I0(\wbuart_ins/rx/n778_5 ),
	.I1(\wbuart_ins/rx/n834_5 ),
	.I2(\wbuart_ins/rx/baud_counter [24]),
	.I3(\wbuart_ins/rx/n772_5 ),
	.F(\wbuart_ins/rx/n774_4 )
);
defparam \wbuart_ins/rx/n774_s1 .INIT=16'h7800;
LUT3 \wbuart_ins/rx/n775_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/n771_6 ),
	.I2(\wbuart_ins/rx/r_setup [23]),
	.F(\wbuart_ins/rx/n775_4 )
);
defparam \wbuart_ins/rx/n775_s1 .INIT=8'hB4;
LUT2 \wbuart_ins/rx/n775_s2  (
	.I0(\wbuart_ins/rx/baud_counter [22]),
	.I1(\wbuart_ins/rx/n776_9 ),
	.F(\wbuart_ins/rx/n775_5 )
);
defparam \wbuart_ins/rx/n775_s2 .INIT=4'h4;
LUT2 \wbuart_ins/rx/n777_s2  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/n777_6 ),
	.F(\wbuart_ins/rx/n777_5 )
);
defparam \wbuart_ins/rx/n777_s2 .INIT=4'h4;
LUT4 \wbuart_ins/rx/n778_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/r_setup [19]),
	.I2(\wbuart_ins/rx/n778_6 ),
	.I3(\wbuart_ins/rx/r_setup [20]),
	.F(\wbuart_ins/rx/n778_4 )
);
defparam \wbuart_ins/rx/n778_s1 .INIT=16'hEF10;
LUT2 \wbuart_ins/rx/n778_s2  (
	.I0(\wbuart_ins/rx/n786_9 ),
	.I1(\wbuart_ins/rx/n834_4 ),
	.F(\wbuart_ins/rx/n778_5 )
);
defparam \wbuart_ins/rx/n778_s2 .INIT=4'h8;
LUT2 \wbuart_ins/rx/n779_s2  (
	.I0(\wbuart_ins/rx/baud_counter [18]),
	.I1(\wbuart_ins/rx/n780_10 ),
	.F(\wbuart_ins/rx/n779_5 )
);
defparam \wbuart_ins/rx/n779_s2 .INIT=4'h4;
LUT3 \wbuart_ins/rx/n780_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/n780_8 ),
	.I2(\wbuart_ins/rx/r_setup [18]),
	.F(\wbuart_ins/rx/n780_4 )
);
defparam \wbuart_ins/rx/n780_s1 .INIT=8'hB4;
LUT4 \wbuart_ins/rx/n781_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/n781_10 ),
	.I2(\wbuart_ins/rx/n781_7 ),
	.I3(\wbuart_ins/rx/r_setup [17]),
	.F(\wbuart_ins/rx/n781_4 )
);
defparam \wbuart_ins/rx/n781_s1 .INIT=16'hBF40;
LUT4 \wbuart_ins/rx/n782_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/r_setup [15]),
	.I2(\wbuart_ins/rx/n781_10 ),
	.I3(\wbuart_ins/rx/r_setup [16]),
	.F(\wbuart_ins/rx/n782_4 )
);
defparam \wbuart_ins/rx/n782_s1 .INIT=16'hEF10;
LUT2 \wbuart_ins/rx/n782_s2  (
	.I0(\wbuart_ins/rx/baud_counter [15]),
	.I1(\wbuart_ins/rx/n783_8 ),
	.F(\wbuart_ins/rx/n782_5 )
);
defparam \wbuart_ins/rx/n782_s2 .INIT=4'h4;
LUT3 \wbuart_ins/rx/n783_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/n781_10 ),
	.I2(\wbuart_ins/rx/r_setup [15]),
	.F(\wbuart_ins/rx/n783_4 )
);
defparam \wbuart_ins/rx/n783_s1 .INIT=8'hB4;
LUT3 \wbuart_ins/rx/n784_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/n784_10 ),
	.I2(\wbuart_ins/rx/r_setup [14]),
	.F(\wbuart_ins/rx/n784_4 )
);
defparam \wbuart_ins/rx/n784_s1 .INIT=8'hB4;
LUT3 \wbuart_ins/rx/n785_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/n785_6 ),
	.I2(\wbuart_ins/rx/r_setup [13]),
	.F(\wbuart_ins/rx/n785_4 )
);
defparam \wbuart_ins/rx/n785_s1 .INIT=8'hB4;
LUT3 \wbuart_ins/rx/n785_s2  (
	.I0(\wbuart_ins/rx/baud_counter [12]),
	.I1(\wbuart_ins/rx/n786_9 ),
	.I2(\wbuart_ins/rx/baud_counter [13]),
	.F(\wbuart_ins/rx/n785_5 )
);
defparam \wbuart_ins/rx/n785_s2 .INIT=8'hB4;
LUT4 \wbuart_ins/rx/n786_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/r_setup [11]),
	.I2(\wbuart_ins/rx/n786_6 ),
	.I3(\wbuart_ins/rx/r_setup [12]),
	.F(\wbuart_ins/rx/n786_4 )
);
defparam \wbuart_ins/rx/n786_s1 .INIT=16'hEF10;
LUT3 \wbuart_ins/rx/n787_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/n786_6 ),
	.I2(\wbuart_ins/rx/r_setup [11]),
	.F(\wbuart_ins/rx/n787_4 )
);
defparam \wbuart_ins/rx/n787_s1 .INIT=8'hB4;
LUT4 \wbuart_ins/rx/n787_s2  (
	.I0(\wbuart_ins/rx/baud_counter [9]),
	.I1(\wbuart_ins/rx/baud_counter [10]),
	.I2(\wbuart_ins/rx/n789_5 ),
	.I3(\wbuart_ins/rx/baud_counter [11]),
	.F(\wbuart_ins/rx/n787_5 )
);
defparam \wbuart_ins/rx/n787_s2 .INIT=16'hEF10;
LUT4 \wbuart_ins/rx/n788_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/r_setup [9]),
	.I2(\wbuart_ins/rx/n788_6 ),
	.I3(\wbuart_ins/rx/r_setup [10]),
	.F(\wbuart_ins/rx/n788_4 )
);
defparam \wbuart_ins/rx/n788_s1 .INIT=16'hEF10;
LUT3 \wbuart_ins/rx/n788_s2  (
	.I0(\wbuart_ins/rx/baud_counter [9]),
	.I1(\wbuart_ins/rx/n789_5 ),
	.I2(\wbuart_ins/rx/baud_counter [10]),
	.F(\wbuart_ins/rx/n788_5 )
);
defparam \wbuart_ins/rx/n788_s2 .INIT=8'hB4;
LUT3 \wbuart_ins/rx/n789_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/n788_6 ),
	.I2(\wbuart_ins/rx/r_setup [9]),
	.F(\wbuart_ins/rx/n789_4 )
);
defparam \wbuart_ins/rx/n789_s1 .INIT=8'hB4;
LUT3 \wbuart_ins/rx/n789_s2  (
	.I0(\wbuart_ins/rx/baud_counter [7]),
	.I1(\wbuart_ins/rx/baud_counter [8]),
	.I2(\wbuart_ins/rx/n791_5 ),
	.F(\wbuart_ins/rx/n789_5 )
);
defparam \wbuart_ins/rx/n789_s2 .INIT=8'h10;
LUT3 \wbuart_ins/rx/n790_s1  (
	.I0(\wbuart_ins/rx/baud_counter [7]),
	.I1(\wbuart_ins/rx/n791_5 ),
	.I2(\wbuart_ins/rx/baud_counter [8]),
	.F(\wbuart_ins/rx/n790_4 )
);
defparam \wbuart_ins/rx/n790_s1 .INIT=8'hB4;
LUT4 \wbuart_ins/rx/n790_s2  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/r_setup [6]),
	.I2(\wbuart_ins/rx/r_setup [7]),
	.I3(\wbuart_ins/rx/n790_6 ),
	.F(\wbuart_ins/rx/n790_5 )
);
defparam \wbuart_ins/rx/n790_s2 .INIT=16'h0100;
LUT4 \wbuart_ins/rx/n791_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/r_setup [6]),
	.I2(\wbuart_ins/rx/n790_6 ),
	.I3(\wbuart_ins/rx/r_setup [7]),
	.F(\wbuart_ins/rx/n791_4 )
);
defparam \wbuart_ins/rx/n791_s1 .INIT=16'hEF10;
LUT4 \wbuart_ins/rx/n791_s2  (
	.I0(\wbuart_ins/rx/baud_counter [4]),
	.I1(\wbuart_ins/rx/baud_counter [5]),
	.I2(\wbuart_ins/rx/baud_counter [6]),
	.I3(\wbuart_ins/rx/n794_8 ),
	.F(\wbuart_ins/rx/n791_5 )
);
defparam \wbuart_ins/rx/n791_s2 .INIT=16'h0100;
LUT4 \wbuart_ins/rx/n792_s2  (
	.I0(\wbuart_ins/rx/baud_counter [4]),
	.I1(\wbuart_ins/rx/baud_counter [5]),
	.I2(\wbuart_ins/rx/n794_8 ),
	.I3(\wbuart_ins/rx/baud_counter [6]),
	.F(\wbuart_ins/rx/n792_5 )
);
defparam \wbuart_ins/rx/n792_s2 .INIT=16'hEF10;
LUT3 \wbuart_ins/rx/n793_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/n793_6 ),
	.I2(\wbuart_ins/rx/r_setup [5]),
	.F(\wbuart_ins/rx/n793_4 )
);
defparam \wbuart_ins/rx/n793_s1 .INIT=8'hB4;
LUT3 \wbuart_ins/rx/n793_s2  (
	.I0(\wbuart_ins/rx/baud_counter [4]),
	.I1(\wbuart_ins/rx/n794_8 ),
	.I2(\wbuart_ins/rx/baud_counter [5]),
	.F(\wbuart_ins/rx/n793_5 )
);
defparam \wbuart_ins/rx/n793_s2 .INIT=8'hB4;
LUT4 \wbuart_ins/rx/n794_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/r_setup [3]),
	.I2(\wbuart_ins/rx/n794_6 ),
	.I3(\wbuart_ins/rx/r_setup [4]),
	.F(\wbuart_ins/rx/n794_4 )
);
defparam \wbuart_ins/rx/n794_s1 .INIT=16'hEF10;
LUT3 \wbuart_ins/rx/n796_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/r_setup [1]),
	.I2(\wbuart_ins/rx/r_setup [2]),
	.F(\wbuart_ins/rx/n796_4 )
);
defparam \wbuart_ins/rx/n796_s1 .INIT=8'hE1;
LUT2 \wbuart_ins/rx/n796_s2  (
	.I0(\wbuart_ins/rx/baud_counter [0]),
	.I1(\wbuart_ins/rx/baud_counter [1]),
	.F(\wbuart_ins/rx/n796_5 )
);
defparam \wbuart_ins/rx/n796_s2 .INIT=4'h1;
LUT2 \wbuart_ins/rx/n797_s1  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/r_setup [1]),
	.F(\wbuart_ins/rx/n797_4 )
);
defparam \wbuart_ins/rx/n797_s1 .INIT=4'h6;
LUT4 \wbuart_ins/rx/n834_s1  (
	.I0(\wbuart_ins/rx/baud_counter [15]),
	.I1(\wbuart_ins/rx/baud_counter [16]),
	.I2(\wbuart_ins/rx/n834_8 ),
	.I3(\wbuart_ins/rx/n783_6 ),
	.F(\wbuart_ins/rx/n834_4 )
);
defparam \wbuart_ins/rx/n834_s1 .INIT=16'h1000;
LUT4 \wbuart_ins/rx/n834_s2  (
	.I0(\wbuart_ins/rx/baud_counter [20]),
	.I1(\wbuart_ins/rx/baud_counter [21]),
	.I2(\wbuart_ins/rx/baud_counter [22]),
	.I3(\wbuart_ins/rx/baud_counter [23]),
	.F(\wbuart_ins/rx/n834_5 )
);
defparam \wbuart_ins/rx/n834_s2 .INIT=16'h0001;
LUT4 \wbuart_ins/rx/n834_s3  (
	.I0(\wbuart_ins/rx/baud_counter [24]),
	.I1(\wbuart_ins/rx/baud_counter [25]),
	.I2(\wbuart_ins/rx/baud_counter [26]),
	.I3(\wbuart_ins/rx/baud_counter [27]),
	.F(\wbuart_ins/rx/n834_6 )
);
defparam \wbuart_ins/rx/n834_s3 .INIT=16'h0001;
LUT4 \wbuart_ins/rx/n834_s4  (
	.I0(\wbuart_ins/rx/baud_counter [1]),
	.I1(\wbuart_ins/rx/baud_counter [0]),
	.I2(\wbuart_ins/rx/n834_9 ),
	.I3(\wbuart_ins/rx/n786_7 ),
	.F(\wbuart_ins/rx/n834_7 )
);
defparam \wbuart_ins/rx/n834_s4 .INIT=16'h4000;
LUT3 \wbuart_ins/rx/n475_s4  (
	.I0(\wbuart_ins/rx/data_reg [5]),
	.I1(\wbuart_ins/rx/data_reg [6]),
	.I2(\wbuart_ins/rx/r_setup [28]),
	.F(\wbuart_ins/rx/n475_8 )
);
defparam \wbuart_ins/rx/n475_s4 .INIT=8'hCA;
LUT4 \wbuart_ins/rx/n476_s4  (
	.I0(\wbuart_ins/rx/data_reg [4]),
	.I1(\wbuart_ins/rx/data_reg [6]),
	.I2(\wbuart_ins/rx/r_setup [28]),
	.I3(\wbuart_ins/rx/r_setup [29]),
	.F(\wbuart_ins/rx/n476_8 )
);
defparam \wbuart_ins/rx/n476_s4 .INIT=16'h0CFA;
LUT4 \wbuart_ins/rx/n477_s4  (
	.I0(\wbuart_ins/rx/data_reg [3]),
	.I1(\wbuart_ins/rx/data_reg [5]),
	.I2(\wbuart_ins/rx/r_setup [28]),
	.I3(\wbuart_ins/rx/r_setup [29]),
	.F(\wbuart_ins/rx/n477_8 )
);
defparam \wbuart_ins/rx/n477_s4 .INIT=16'h0CFA;
LUT4 \wbuart_ins/rx/n478_s4  (
	.I0(\wbuart_ins/rx/data_reg [4]),
	.I1(\wbuart_ins/rx/data_reg [2]),
	.I2(\wbuart_ins/rx/r_setup [28]),
	.I3(\wbuart_ins/rx/r_setup [29]),
	.F(\wbuart_ins/rx/n478_8 )
);
defparam \wbuart_ins/rx/n478_s4 .INIT=16'hF503;
LUT4 \wbuart_ins/rx/n479_s5  (
	.I0(\wbuart_ins/rx/data_reg [3]),
	.I1(\wbuart_ins/rx/data_reg [1]),
	.I2(\wbuart_ins/rx/r_setup [28]),
	.I3(\wbuart_ins/rx/r_setup [29]),
	.F(\wbuart_ins/rx/n479_9 )
);
defparam \wbuart_ins/rx/n479_s5 .INIT=16'hF503;
LUT4 \wbuart_ins/rx/n480_s5  (
	.I0(\wbuart_ins/rx/data_reg [2]),
	.I1(\wbuart_ins/rx/data_reg [0]),
	.I2(\wbuart_ins/rx/r_setup [28]),
	.I3(\wbuart_ins/rx/r_setup [29]),
	.F(\wbuart_ins/rx/n480_9 )
);
defparam \wbuart_ins/rx/n480_s5 .INIT=16'hF503;
LUT2 \wbuart_ins/rx/o_parity_err_s4  (
	.I0(\wbuart_ins/rx/state [0]),
	.I1(\wbuart_ins/rx/state [1]),
	.F(\wbuart_ins/rx/o_parity_err_6 )
);
defparam \wbuart_ins/rx/o_parity_err_s4 .INIT=4'h1;
LUT4 \wbuart_ins/rx/n256_s74  (
	.I0(\wbuart_ins/rx/n256_99 ),
	.I1(\wbuart_ins/rx/n256_100 ),
	.I2(\wbuart_ins/rx/chg_counter [19]),
	.I3(\wbuart_ins/rx/n256_153 ),
	.F(\wbuart_ins/rx/n256_95 )
);
defparam \wbuart_ins/rx/n256_s74 .INIT=16'hB0BB;
LUT4 \wbuart_ins/rx/n256_s75  (
	.I0(\wbuart_ins/rx/chg_counter [20]),
	.I1(\wbuart_ins/rx/n256_102 ),
	.I2(\wbuart_ins/rx/chg_counter [19]),
	.I3(\wbuart_ins/rx/n256_153 ),
	.F(\wbuart_ins/rx/n256_96 )
);
defparam \wbuart_ins/rx/n256_s75 .INIT=16'hDD0D;
LUT4 \wbuart_ins/rx/n256_s76  (
	.I0(\wbuart_ins/rx/n256_102 ),
	.I1(\wbuart_ins/rx/chg_counter [20]),
	.I2(\wbuart_ins/rx/n256_149 ),
	.I3(\wbuart_ins/rx/n256_151 ),
	.F(\wbuart_ins/rx/n256_97 )
);
defparam \wbuart_ins/rx/n256_s76 .INIT=16'h000D;
LUT4 \wbuart_ins/rx/n256_s77  (
	.I0(\wbuart_ins/rx/chg_counter [22]),
	.I1(\wbuart_ins/rx/n771_6 ),
	.I2(\wbuart_ins/rx/r_setup [23]),
	.I3(\wbuart_ins/rx/n256_105 ),
	.F(\wbuart_ins/rx/n256_98 )
);
defparam \wbuart_ins/rx/n256_s77 .INIT=16'h82F3;
LUT4 \wbuart_ins/rx/n449_s2  (
	.I0(\wbuart_ins/rx/calc_parity ),
	.I1(\wbuart_ins/rx/r_setup [25]),
	.I2(\wbuart_ins/ck_uart_Z ),
	.I3(\wbuart_ins/rx/r_setup [24]),
	.F(\wbuart_ins/rx/n449_6 )
);
defparam \wbuart_ins/rx/n449_s2 .INIT=16'h1EE1;
LUT4 \wbuart_ins/rx/n390_s3  (
	.I0(\wbuart_ins/rx/r_setup [29]),
	.I1(\wbuart_ins/rx/half_baud_time ),
	.I2(\wbuart_ins/rx/state [1]),
	.I3(\wbuart_ins/rx/n713_6 ),
	.F(\wbuart_ins/rx/n390_7 )
);
defparam \wbuart_ins/rx/n390_s3 .INIT=16'h4F00;
LUT4 \wbuart_ins/rx/o_frame_err_s5  (
	.I0(\wbuart_ins/rx/n460_4 ),
	.I1(\wbuart_ins/rx/state [3]),
	.I2(\wbuart_ins/ck_uart_Z ),
	.I3(\wbuart_ins/rx/zero_baud_counter ),
	.F(\wbuart_ins/rx/o_frame_err_7 )
);
defparam \wbuart_ins/rx/o_frame_err_s5 .INIT=16'h7F00;
LUT4 \wbuart_ins/rx/n381_s3  (
	.I0(\wbuart_ins/ck_uart_Z ),
	.I1(\wbuart_ins/rx/r_setup [27]),
	.I2(\wbuart_ins/rx/state [0]),
	.I3(\wbuart_ins/rx/state [1]),
	.F(\wbuart_ins/rx/n381_6 )
);
defparam \wbuart_ins/rx/n381_s3 .INIT=16'h008F;
LUT4 \wbuart_ins/rx/n395_s5  (
	.I0(\wbuart_ins/rx/r_setup [26]),
	.I1(\wbuart_ins/rx/state [3]),
	.I2(\wbuart_ins/rx/state [1]),
	.I3(\wbuart_ins/rx/state [2]),
	.F(\wbuart_ins/rx/n395_8 )
);
defparam \wbuart_ins/rx/n395_s5 .INIT=16'hD000;
LUT4 \wbuart_ins/rx/n395_s6  (
	.I0(\wbuart_ins/ck_uart_Z ),
	.I1(\wbuart_ins/rx/state [0]),
	.I2(\wbuart_ins/rx/n381_5 ),
	.I3(\wbuart_ins/rx/state [3]),
	.F(\wbuart_ins/rx/n395_9 )
);
defparam \wbuart_ins/rx/n395_s6 .INIT=16'hC5CC;
LUT3 \wbuart_ins/rx/n771_s3  (
	.I0(\wbuart_ins/rx/r_setup [21]),
	.I1(\wbuart_ins/rx/r_setup [22]),
	.I2(\wbuart_ins/rx/n777_6 ),
	.F(\wbuart_ins/rx/n771_6 )
);
defparam \wbuart_ins/rx/n771_s3 .INIT=8'h10;
LUT4 \wbuart_ins/rx/n777_s3  (
	.I0(\wbuart_ins/rx/r_setup [18]),
	.I1(\wbuart_ins/rx/r_setup [19]),
	.I2(\wbuart_ins/rx/r_setup [20]),
	.I3(\wbuart_ins/rx/n780_8 ),
	.F(\wbuart_ins/rx/n777_6 )
);
defparam \wbuart_ins/rx/n777_s3 .INIT=16'h0100;
LUT2 \wbuart_ins/rx/n778_s3  (
	.I0(\wbuart_ins/rx/r_setup [18]),
	.I1(\wbuart_ins/rx/n780_8 ),
	.F(\wbuart_ins/rx/n778_6 )
);
defparam \wbuart_ins/rx/n778_s3 .INIT=4'h4;
LUT2 \wbuart_ins/rx/n781_s4  (
	.I0(\wbuart_ins/rx/r_setup [15]),
	.I1(\wbuart_ins/rx/r_setup [16]),
	.F(\wbuart_ins/rx/n781_7 )
);
defparam \wbuart_ins/rx/n781_s4 .INIT=4'h1;
LUT2 \wbuart_ins/rx/n783_s3  (
	.I0(\wbuart_ins/rx/baud_counter [12]),
	.I1(\wbuart_ins/rx/baud_counter [13]),
	.F(\wbuart_ins/rx/n783_6 )
);
defparam \wbuart_ins/rx/n783_s3 .INIT=4'h1;
LUT3 \wbuart_ins/rx/n785_s3  (
	.I0(\wbuart_ins/rx/r_setup [11]),
	.I1(\wbuart_ins/rx/r_setup [12]),
	.I2(\wbuart_ins/rx/n786_6 ),
	.F(\wbuart_ins/rx/n785_6 )
);
defparam \wbuart_ins/rx/n785_s3 .INIT=8'h10;
LUT3 \wbuart_ins/rx/n786_s3  (
	.I0(\wbuart_ins/rx/r_setup [9]),
	.I1(\wbuart_ins/rx/r_setup [10]),
	.I2(\wbuart_ins/rx/n788_6 ),
	.F(\wbuart_ins/rx/n786_6 )
);
defparam \wbuart_ins/rx/n786_s3 .INIT=8'h10;
LUT2 \wbuart_ins/rx/n786_s4  (
	.I0(\wbuart_ins/rx/baud_counter [10]),
	.I1(\wbuart_ins/rx/baud_counter [11]),
	.F(\wbuart_ins/rx/n786_7 )
);
defparam \wbuart_ins/rx/n786_s4 .INIT=4'h1;
LUT3 \wbuart_ins/rx/n788_s3  (
	.I0(\wbuart_ins/rx/r_setup [5]),
	.I1(\wbuart_ins/rx/n793_6 ),
	.I2(\wbuart_ins/rx/n788_7 ),
	.F(\wbuart_ins/rx/n788_6 )
);
defparam \wbuart_ins/rx/n788_s3 .INIT=8'h40;
LUT2 \wbuart_ins/rx/n790_s3  (
	.I0(\wbuart_ins/rx/r_setup [5]),
	.I1(\wbuart_ins/rx/n793_6 ),
	.F(\wbuart_ins/rx/n790_6 )
);
defparam \wbuart_ins/rx/n790_s3 .INIT=4'h4;
LUT4 \wbuart_ins/rx/n793_s3  (
	.I0(\wbuart_ins/rx/r_setup [1]),
	.I1(\wbuart_ins/rx/r_setup [2]),
	.I2(\wbuart_ins/rx/r_setup [3]),
	.I3(\wbuart_ins/rx/r_setup [4]),
	.F(\wbuart_ins/rx/n793_6 )
);
defparam \wbuart_ins/rx/n793_s3 .INIT=16'h0001;
LUT2 \wbuart_ins/rx/n794_s3  (
	.I0(\wbuart_ins/rx/r_setup [1]),
	.I1(\wbuart_ins/rx/r_setup [2]),
	.F(\wbuart_ins/rx/n794_6 )
);
defparam \wbuart_ins/rx/n794_s3 .INIT=4'h1;
LUT4 \wbuart_ins/rx/n834_s5  (
	.I0(\wbuart_ins/rx/baud_counter [14]),
	.I1(\wbuart_ins/rx/baud_counter [17]),
	.I2(\wbuart_ins/rx/baud_counter [18]),
	.I3(\wbuart_ins/rx/baud_counter [19]),
	.F(\wbuart_ins/rx/n834_8 )
);
defparam \wbuart_ins/rx/n834_s5 .INIT=16'h0001;
LUT4 \wbuart_ins/rx/n834_s6  (
	.I0(\wbuart_ins/rx/baud_counter [2]),
	.I1(\wbuart_ins/rx/baud_counter [6]),
	.I2(\wbuart_ins/rx/n834_10 ),
	.I3(\wbuart_ins/rx/n834_11 ),
	.F(\wbuart_ins/rx/n834_9 )
);
defparam \wbuart_ins/rx/n834_s6 .INIT=16'h1000;
LUT4 \wbuart_ins/rx/n256_s78  (
	.I0(\wbuart_ins/rx/n256_106 ),
	.I1(\wbuart_ins/rx/n256_107 ),
	.I2(\wbuart_ins/rx/n256_108 ),
	.I3(\wbuart_ins/rx/n256_109 ),
	.F(\wbuart_ins/rx/n256_99 )
);
defparam \wbuart_ins/rx/n256_s78 .INIT=16'h4F00;
LUT4 \wbuart_ins/rx/n256_s79  (
	.I0(\wbuart_ins/rx/chg_counter [18]),
	.I1(\wbuart_ins/rx/r_setup [19]),
	.I2(\wbuart_ins/rx/n778_6 ),
	.I3(\wbuart_ins/rx/n256_110 ),
	.F(\wbuart_ins/rx/n256_100 )
);
defparam \wbuart_ins/rx/n256_s79 .INIT=16'h007D;
LUT2 \wbuart_ins/rx/n256_s81  (
	.I0(\wbuart_ins/rx/r_setup [21]),
	.I1(\wbuart_ins/rx/n777_6 ),
	.F(\wbuart_ins/rx/n256_102 )
);
defparam \wbuart_ins/rx/n256_s81 .INIT=4'h6;
LUT3 \wbuart_ins/rx/n256_s84  (
	.I0(\wbuart_ins/rx/chg_counter [27]),
	.I1(\wbuart_ins/rx/n256_114 ),
	.I2(\wbuart_ins/rx/n256_115 ),
	.F(\wbuart_ins/rx/n256_105 )
);
defparam \wbuart_ins/rx/n256_s84 .INIT=8'h10;
LUT4 \wbuart_ins/rx/n781_s5  (
	.I0(\wbuart_ins/rx/r_setup [11]),
	.I1(\wbuart_ins/rx/r_setup [12]),
	.I2(\wbuart_ins/rx/r_setup [13]),
	.I3(\wbuart_ins/rx/r_setup [14]),
	.F(\wbuart_ins/rx/n781_8 )
);
defparam \wbuart_ins/rx/n781_s5 .INIT=16'h0001;
LUT3 \wbuart_ins/rx/n788_s4  (
	.I0(\wbuart_ins/rx/r_setup [6]),
	.I1(\wbuart_ins/rx/r_setup [7]),
	.I2(\wbuart_ins/rx/r_setup [8]),
	.F(\wbuart_ins/rx/n788_7 )
);
defparam \wbuart_ins/rx/n788_s4 .INIT=8'h01;
LUT3 \wbuart_ins/rx/n834_s7  (
	.I0(\wbuart_ins/rx/baud_counter [3]),
	.I1(\wbuart_ins/rx/baud_counter [4]),
	.I2(\wbuart_ins/rx/baud_counter [5]),
	.F(\wbuart_ins/rx/n834_10 )
);
defparam \wbuart_ins/rx/n834_s7 .INIT=8'h01;
LUT3 \wbuart_ins/rx/n834_s8  (
	.I0(\wbuart_ins/rx/baud_counter [7]),
	.I1(\wbuart_ins/rx/baud_counter [8]),
	.I2(\wbuart_ins/rx/baud_counter [9]),
	.F(\wbuart_ins/rx/n834_11 )
);
defparam \wbuart_ins/rx/n834_s8 .INIT=8'h01;
LUT4 \wbuart_ins/rx/n256_s85  (
	.I0(\wbuart_ins/rx/n256_116 ),
	.I1(\wbuart_ins/rx/n256_117 ),
	.I2(\wbuart_ins/rx/n256_118 ),
	.I3(\wbuart_ins/rx/n256_161 ),
	.F(\wbuart_ins/rx/n256_106 )
);
defparam \wbuart_ins/rx/n256_s85 .INIT=16'h1F00;
LUT4 \wbuart_ins/rx/n256_s86  (
	.I0(\wbuart_ins/rx/chg_counter [12]),
	.I1(\wbuart_ins/rx/n256_120 ),
	.I2(\wbuart_ins/rx/chg_counter [11]),
	.I3(\wbuart_ins/rx/n256_121 ),
	.F(\wbuart_ins/rx/n256_107 )
);
defparam \wbuart_ins/rx/n256_s86 .INIT=16'hB0BB;
LUT4 \wbuart_ins/rx/n256_s87  (
	.I0(\wbuart_ins/rx/n256_122 ),
	.I1(\wbuart_ins/rx/r_setup [14]),
	.I2(\wbuart_ins/rx/chg_counter [13]),
	.I3(\wbuart_ins/rx/n784_10 ),
	.F(\wbuart_ins/rx/n256_108 )
);
defparam \wbuart_ins/rx/n256_s87 .INIT=16'h3F45;
LUT3 \wbuart_ins/rx/n256_s88  (
	.I0(\wbuart_ins/rx/n256_123 ),
	.I1(\wbuart_ins/rx/n256_124 ),
	.I2(\wbuart_ins/rx/n256_125 ),
	.F(\wbuart_ins/rx/n256_109 )
);
defparam \wbuart_ins/rx/n256_s88 .INIT=8'h80;
LUT4 \wbuart_ins/rx/n256_s89  (
	.I0(\wbuart_ins/rx/n256_124 ),
	.I1(\wbuart_ins/rx/n256_126 ),
	.I2(\wbuart_ins/rx/n256_127 ),
	.I3(\wbuart_ins/rx/n256_123 ),
	.F(\wbuart_ins/rx/n256_110 )
);
defparam \wbuart_ins/rx/n256_s89 .INIT=16'h8F00;
LUT2 \wbuart_ins/rx/n256_s90  (
	.I0(\wbuart_ins/rx/r_setup [21]),
	.I1(\wbuart_ins/rx/n777_6 ),
	.F(\wbuart_ins/rx/n256_111 )
);
defparam \wbuart_ins/rx/n256_s90 .INIT=4'h4;
LUT3 \wbuart_ins/rx/n256_s91  (
	.I0(\wbuart_ins/rx/chg_counter [27]),
	.I1(\wbuart_ins/rx/chg_counter [22]),
	.I2(\wbuart_ins/rx/n256_128 ),
	.F(\wbuart_ins/rx/n256_112 )
);
defparam \wbuart_ins/rx/n256_s91 .INIT=8'h80;
LUT2 \wbuart_ins/rx/n256_s92  (
	.I0(\wbuart_ins/rx/chg_counter [22]),
	.I1(\wbuart_ins/rx/r_setup [23]),
	.F(\wbuart_ins/rx/n256_113 )
);
defparam \wbuart_ins/rx/n256_s92 .INIT=4'h4;
LUT4 \wbuart_ins/rx/n256_s93  (
	.I0(\wbuart_ins/rx/n256_111 ),
	.I1(\wbuart_ins/rx/r_setup [22]),
	.I2(\wbuart_ins/rx/n256_113 ),
	.I3(\wbuart_ins/rx/chg_counter [21]),
	.F(\wbuart_ins/rx/n256_114 )
);
defparam \wbuart_ins/rx/n256_s93 .INIT=16'h0B00;
LUT4 \wbuart_ins/rx/n256_s94  (
	.I0(\wbuart_ins/rx/chg_counter [23]),
	.I1(\wbuart_ins/rx/chg_counter [24]),
	.I2(\wbuart_ins/rx/chg_counter [25]),
	.I3(\wbuart_ins/rx/chg_counter [26]),
	.F(\wbuart_ins/rx/n256_115 )
);
defparam \wbuart_ins/rx/n256_s94 .INIT=16'h0001;
LUT4 \wbuart_ins/rx/n256_s95  (
	.I0(\wbuart_ins/rx/chg_counter [7]),
	.I1(\wbuart_ins/rx/n256_129 ),
	.I2(\wbuart_ins/rx/n256_130 ),
	.I3(\wbuart_ins/rx/n256_131 ),
	.F(\wbuart_ins/rx/n256_116 )
);
defparam \wbuart_ins/rx/n256_s95 .INIT=16'h008E;
LUT4 \wbuart_ins/rx/n256_s96  (
	.I0(\wbuart_ins/rx/chg_counter [8]),
	.I1(\wbuart_ins/rx/r_setup [9]),
	.I2(\wbuart_ins/rx/n788_6 ),
	.I3(\wbuart_ins/rx/n256_132 ),
	.F(\wbuart_ins/rx/n256_117 )
);
defparam \wbuart_ins/rx/n256_s96 .INIT=16'hCFB2;
LUT4 \wbuart_ins/rx/n256_s97  (
	.I0(\wbuart_ins/rx/chg_counter [9]),
	.I1(\wbuart_ins/rx/chg_counter [10]),
	.I2(\wbuart_ins/rx/r_setup [11]),
	.I3(\wbuart_ins/rx/n256_133 ),
	.F(\wbuart_ins/rx/n256_118 )
);
defparam \wbuart_ins/rx/n256_s97 .INIT=16'hCFA8;
LUT3 \wbuart_ins/rx/n256_s99  (
	.I0(\wbuart_ins/rx/r_setup [12]),
	.I1(\wbuart_ins/rx/n256_157 ),
	.I2(\wbuart_ins/rx/r_setup [13]),
	.F(\wbuart_ins/rx/n256_120 )
);
defparam \wbuart_ins/rx/n256_s99 .INIT=8'hB4;
LUT2 \wbuart_ins/rx/n256_s100  (
	.I0(\wbuart_ins/rx/r_setup [12]),
	.I1(\wbuart_ins/rx/n256_157 ),
	.F(\wbuart_ins/rx/n256_121 )
);
defparam \wbuart_ins/rx/n256_s100 .INIT=4'h6;
LUT3 \wbuart_ins/rx/n256_s101  (
	.I0(\wbuart_ins/rx/n785_6 ),
	.I1(\wbuart_ins/rx/r_setup [13]),
	.I2(\wbuart_ins/rx/chg_counter [12]),
	.F(\wbuart_ins/rx/n256_122 )
);
defparam \wbuart_ins/rx/n256_s101 .INIT=8'hB0;
LUT4 \wbuart_ins/rx/n256_s102  (
	.I0(\wbuart_ins/rx/chg_counter [17]),
	.I1(\wbuart_ins/rx/chg_counter [18]),
	.I2(\wbuart_ins/rx/r_setup [19]),
	.I3(\wbuart_ins/rx/n256_136 ),
	.F(\wbuart_ins/rx/n256_123 )
);
defparam \wbuart_ins/rx/n256_s102 .INIT=16'hCFA8;
LUT4 \wbuart_ins/rx/n256_s103  (
	.I0(\wbuart_ins/rx/chg_counter [15]),
	.I1(\wbuart_ins/rx/chg_counter [16]),
	.I2(\wbuart_ins/rx/r_setup [17]),
	.I3(\wbuart_ins/rx/n256_137 ),
	.F(\wbuart_ins/rx/n256_124 )
);
defparam \wbuart_ins/rx/n256_s103 .INIT=16'hCFA8;
LUT4 \wbuart_ins/rx/n256_s104  (
	.I0(\wbuart_ins/rx/chg_counter [13]),
	.I1(\wbuart_ins/rx/chg_counter [14]),
	.I2(\wbuart_ins/rx/r_setup [15]),
	.I3(\wbuart_ins/rx/n256_138 ),
	.F(\wbuart_ins/rx/n256_125 )
);
defparam \wbuart_ins/rx/n256_s104 .INIT=16'hCFA8;
LUT4 \wbuart_ins/rx/n256_s105  (
	.I0(\wbuart_ins/rx/chg_counter [14]),
	.I1(\wbuart_ins/rx/r_setup [15]),
	.I2(\wbuart_ins/rx/n781_10 ),
	.I3(\wbuart_ins/rx/n256_139 ),
	.F(\wbuart_ins/rx/n256_126 )
);
defparam \wbuart_ins/rx/n256_s105 .INIT=16'hCFB2;
LUT4 \wbuart_ins/rx/n256_s106  (
	.I0(\wbuart_ins/rx/chg_counter [17]),
	.I1(\wbuart_ins/rx/r_setup [18]),
	.I2(\wbuart_ins/rx/n780_8 ),
	.I3(\wbuart_ins/rx/n256_140 ),
	.F(\wbuart_ins/rx/n256_127 )
);
defparam \wbuart_ins/rx/n256_s106 .INIT=16'h007D;
LUT4 \wbuart_ins/rx/n256_s107  (
	.I0(\wbuart_ins/rx/chg_counter [23]),
	.I1(\wbuart_ins/rx/chg_counter [24]),
	.I2(\wbuart_ins/rx/chg_counter [25]),
	.I3(\wbuart_ins/rx/chg_counter [26]),
	.F(\wbuart_ins/rx/n256_128 )
);
defparam \wbuart_ins/rx/n256_s107 .INIT=16'h8000;
LUT3 \wbuart_ins/rx/n256_s108  (
	.I0(\wbuart_ins/rx/chg_counter [6]),
	.I1(\wbuart_ins/rx/n256_159 ),
	.I2(\wbuart_ins/rx/n256_142 ),
	.F(\wbuart_ins/rx/n256_129 )
);
defparam \wbuart_ins/rx/n256_s108 .INIT=8'hB2;
LUT4 \wbuart_ins/rx/n256_s109  (
	.I0(\wbuart_ins/rx/r_setup [6]),
	.I1(\wbuart_ins/rx/r_setup [7]),
	.I2(\wbuart_ins/rx/n790_6 ),
	.I3(\wbuart_ins/rx/r_setup [8]),
	.F(\wbuart_ins/rx/n256_130 )
);
defparam \wbuart_ins/rx/n256_s109 .INIT=16'hEF10;
LUT3 \wbuart_ins/rx/n256_s110  (
	.I0(\wbuart_ins/rx/chg_counter [8]),
	.I1(\wbuart_ins/rx/r_setup [9]),
	.I2(\wbuart_ins/rx/n788_6 ),
	.F(\wbuart_ins/rx/n256_131 )
);
defparam \wbuart_ins/rx/n256_s110 .INIT=8'h14;
LUT2 \wbuart_ins/rx/n256_s111  (
	.I0(\wbuart_ins/rx/chg_counter [9]),
	.I1(\wbuart_ins/rx/r_setup [10]),
	.F(\wbuart_ins/rx/n256_132 )
);
defparam \wbuart_ins/rx/n256_s111 .INIT=4'h6;
LUT4 \wbuart_ins/rx/n256_s112  (
	.I0(\wbuart_ins/rx/chg_counter [9]),
	.I1(\wbuart_ins/rx/r_setup [9]),
	.I2(\wbuart_ins/rx/n788_6 ),
	.I3(\wbuart_ins/rx/r_setup [10]),
	.F(\wbuart_ins/rx/n256_133 )
);
defparam \wbuart_ins/rx/n256_s112 .INIT=16'hBACF;
LUT3 \wbuart_ins/rx/n256_s113  (
	.I0(\wbuart_ins/rx/r_setup [11]),
	.I1(\wbuart_ins/rx/n786_6 ),
	.I2(\wbuart_ins/rx/chg_counter [10]),
	.F(\wbuart_ins/rx/n256_134 )
);
defparam \wbuart_ins/rx/n256_s113 .INIT=8'h90;
LUT3 \wbuart_ins/rx/n256_s115  (
	.I0(\wbuart_ins/rx/chg_counter [17]),
	.I1(\wbuart_ins/rx/n780_8 ),
	.I2(\wbuart_ins/rx/r_setup [18]),
	.F(\wbuart_ins/rx/n256_136 )
);
defparam \wbuart_ins/rx/n256_s115 .INIT=8'hE3;
LUT4 \wbuart_ins/rx/n256_s116  (
	.I0(\wbuart_ins/rx/chg_counter [15]),
	.I1(\wbuart_ins/rx/r_setup [15]),
	.I2(\wbuart_ins/rx/n781_10 ),
	.I3(\wbuart_ins/rx/r_setup [16]),
	.F(\wbuart_ins/rx/n256_137 )
);
defparam \wbuart_ins/rx/n256_s116 .INIT=16'hBACF;
LUT3 \wbuart_ins/rx/n256_s117  (
	.I0(\wbuart_ins/rx/chg_counter [13]),
	.I1(\wbuart_ins/rx/n784_10 ),
	.I2(\wbuart_ins/rx/r_setup [14]),
	.F(\wbuart_ins/rx/n256_138 )
);
defparam \wbuart_ins/rx/n256_s117 .INIT=8'hE3;
LUT2 \wbuart_ins/rx/n256_s118  (
	.I0(\wbuart_ins/rx/chg_counter [15]),
	.I1(\wbuart_ins/rx/r_setup [16]),
	.F(\wbuart_ins/rx/n256_139 )
);
defparam \wbuart_ins/rx/n256_s118 .INIT=4'h6;
LUT4 \wbuart_ins/rx/n256_s119  (
	.I0(\wbuart_ins/rx/n781_10 ),
	.I1(\wbuart_ins/rx/n781_7 ),
	.I2(\wbuart_ins/rx/r_setup [17]),
	.I3(\wbuart_ins/rx/chg_counter [16]),
	.F(\wbuart_ins/rx/n256_140 )
);
defparam \wbuart_ins/rx/n256_s119 .INIT=16'h8700;
LUT4 \wbuart_ins/rx/n256_s121  (
	.I0(\wbuart_ins/rx/chg_counter [5]),
	.I1(\wbuart_ins/rx/n256_143 ),
	.I2(\wbuart_ins/rx/r_setup [6]),
	.I3(\wbuart_ins/rx/n790_6 ),
	.F(\wbuart_ins/rx/n256_142 )
);
defparam \wbuart_ins/rx/n256_s121 .INIT=16'hB22B;
LUT4 \wbuart_ins/rx/n256_s122  (
	.I0(\wbuart_ins/rx/chg_counter [4]),
	.I1(\wbuart_ins/rx/n256_144 ),
	.I2(\wbuart_ins/rx/n793_6 ),
	.I3(\wbuart_ins/rx/r_setup [5]),
	.F(\wbuart_ins/rx/n256_143 )
);
defparam \wbuart_ins/rx/n256_s122 .INIT=16'h4DD4;
LUT3 \wbuart_ins/rx/n256_s123  (
	.I0(\wbuart_ins/rx/chg_counter [3]),
	.I1(\wbuart_ins/rx/n256_155 ),
	.I2(\wbuart_ins/rx/n256_146 ),
	.F(\wbuart_ins/rx/n256_144 )
);
defparam \wbuart_ins/rx/n256_s123 .INIT=8'hD4;
LUT4 \wbuart_ins/rx/n256_s125  (
	.I0(\wbuart_ins/rx/chg_counter [2]),
	.I1(\wbuart_ins/rx/n256_147 ),
	.I2(\wbuart_ins/rx/n794_6 ),
	.I3(\wbuart_ins/rx/r_setup [3]),
	.F(\wbuart_ins/rx/n256_146 )
);
defparam \wbuart_ins/rx/n256_s125 .INIT=16'h4DD4;
LUT4 \wbuart_ins/rx/n256_s126  (
	.I0(\wbuart_ins/rx/chg_counter [0]),
	.I1(\wbuart_ins/rx/chg_counter [1]),
	.I2(\wbuart_ins/rx/r_setup [1]),
	.I3(\wbuart_ins/rx/r_setup [2]),
	.F(\wbuart_ins/rx/n256_147 )
);
defparam \wbuart_ins/rx/n256_s126 .INIT=16'h3107;
LUT4 \wbuart_ins/rx/n256_s127  (
	.I0(\wbuart_ins/rx/chg_counter [21]),
	.I1(\wbuart_ins/rx/r_setup [22]),
	.I2(\wbuart_ins/rx/r_setup [21]),
	.I3(\wbuart_ins/rx/n777_6 ),
	.F(\wbuart_ins/rx/n256_149 )
);
defparam \wbuart_ins/rx/n256_s127 .INIT=16'h4144;
LUT4 \wbuart_ins/rx/n256_s128  (
	.I0(\wbuart_ins/rx/n256_112 ),
	.I1(\wbuart_ins/rx/chg_counter [22]),
	.I2(\wbuart_ins/rx/r_setup [23]),
	.I3(\wbuart_ins/rx/n771_6 ),
	.F(\wbuart_ins/rx/n256_151 )
);
defparam \wbuart_ins/rx/n256_s128 .INIT=16'h4510;
LUT4 \wbuart_ins/rx/n381_s4  (
	.I0(\wbuart_ins/rx/state [3]),
	.I1(\wbuart_ins/rx/state [2]),
	.I2(\wbuart_ins/rx/state [0]),
	.I3(\wbuart_ins/rx/state [1]),
	.F(\wbuart_ins/rx/n381_8 )
);
defparam \wbuart_ins/rx/n381_s4 .INIT=16'h4111;
LUT4 \wbuart_ins/rx/n381_s5  (
	.I0(\wbuart_ins/rx/n380_5 ),
	.I1(\wbuart_ins/rx/n381_8 ),
	.I2(\wbuart_ins/rx/state [2]),
	.I3(\wbuart_ins/rx/n381_6 ),
	.F(\wbuart_ins/rx/n381_10 )
);
defparam \wbuart_ins/rx/n381_s5 .INIT=16'h1011;
LUT4 \wbuart_ins/rx/n776_s3  (
	.I0(\wbuart_ins/rx/r_setup [21]),
	.I1(\wbuart_ins/rx/r_setup [0]),
	.I2(\wbuart_ins/rx/n777_6 ),
	.I3(\wbuart_ins/rx/r_setup [22]),
	.F(\wbuart_ins/rx/n776_7 )
);
defparam \wbuart_ins/rx/n776_s3 .INIT=16'hEF10;
LUT4 \wbuart_ins/rx/n786_s5  (
	.I0(\wbuart_ins/rx/baud_counter [9]),
	.I1(\wbuart_ins/rx/n789_5 ),
	.I2(\wbuart_ins/rx/baud_counter [10]),
	.I3(\wbuart_ins/rx/baud_counter [11]),
	.F(\wbuart_ins/rx/n786_9 )
);
defparam \wbuart_ins/rx/n786_s5 .INIT=16'h0004;
LUT4 \wbuart_ins/rx/n780_s4  (
	.I0(\wbuart_ins/rx/r_setup [17]),
	.I1(\wbuart_ins/rx/n781_10 ),
	.I2(\wbuart_ins/rx/r_setup [15]),
	.I3(\wbuart_ins/rx/r_setup [16]),
	.F(\wbuart_ins/rx/n780_8 )
);
defparam \wbuart_ins/rx/n780_s4 .INIT=16'h0004;
LUT4 \wbuart_ins/rx/n784_s4  (
	.I0(\wbuart_ins/rx/n786_9 ),
	.I1(\wbuart_ins/rx/baud_counter [12]),
	.I2(\wbuart_ins/rx/baud_counter [13]),
	.I3(\wbuart_ins/rx/baud_counter [14]),
	.F(\wbuart_ins/rx/n784_8 )
);
defparam \wbuart_ins/rx/n784_s4 .INIT=16'hFD02;
LUT4 \wbuart_ins/rx/n783_s4  (
	.I0(\wbuart_ins/rx/baud_counter [14]),
	.I1(\wbuart_ins/rx/n786_9 ),
	.I2(\wbuart_ins/rx/baud_counter [12]),
	.I3(\wbuart_ins/rx/baud_counter [13]),
	.F(\wbuart_ins/rx/n783_8 )
);
defparam \wbuart_ins/rx/n783_s4 .INIT=16'h0004;
LUT4 \wbuart_ins/rx/n784_s5  (
	.I0(\wbuart_ins/rx/r_setup [13]),
	.I1(\wbuart_ins/rx/r_setup [11]),
	.I2(\wbuart_ins/rx/r_setup [12]),
	.I3(\wbuart_ins/rx/n786_6 ),
	.F(\wbuart_ins/rx/n784_10 )
);
defparam \wbuart_ins/rx/n784_s5 .INIT=16'h0100;
LUT4 \wbuart_ins/rx/n795_s3  (
	.I0(\wbuart_ins/rx/baud_counter [2]),
	.I1(\wbuart_ins/rx/baud_counter [0]),
	.I2(\wbuart_ins/rx/baud_counter [1]),
	.I3(\wbuart_ins/rx/baud_counter [3]),
	.F(\wbuart_ins/rx/n795_7 )
);
defparam \wbuart_ins/rx/n795_s3 .INIT=16'hFE01;
LUT4 \wbuart_ins/rx/n794_s4  (
	.I0(\wbuart_ins/rx/baud_counter [2]),
	.I1(\wbuart_ins/rx/baud_counter [3]),
	.I2(\wbuart_ins/rx/baud_counter [0]),
	.I3(\wbuart_ins/rx/baud_counter [1]),
	.F(\wbuart_ins/rx/n794_8 )
);
defparam \wbuart_ins/rx/n794_s4 .INIT=16'h0001;
LUT3 \wbuart_ins/rx/n411_s2  (
	.I0(\wbuart_ins/rx/state [2]),
	.I1(\wbuart_ins/rx/state [0]),
	.I2(\wbuart_ins/rx/state [1]),
	.F(\wbuart_ins/rx/n411_6 )
);
defparam \wbuart_ins/rx/n411_s2 .INIT=8'h01;
LUT4 \wbuart_ins/rx/o_frame_err_s7  (
	.I0(\wbuart_ins/rx/state [0]),
	.I1(\wbuart_ins/rx/state [1]),
	.I2(\wbuart_ins/rx/state [2]),
	.I3(\wbuart_ins/rx/state [3]),
	.F(\wbuart_ins/rx/o_frame_err_11 )
);
defparam \wbuart_ins/rx/o_frame_err_s7 .INIT=16'hE000;
LUT4 \wbuart_ins/rx/n395_s7  (
	.I0(\wbuart_ins/rx/n460_4 ),
	.I1(\wbuart_ins/rx/state [2]),
	.I2(\wbuart_ins/rx/state [3]),
	.I3(\wbuart_ins/rx_break ),
	.F(\wbuart_ins/rx/n395_11 )
);
defparam \wbuart_ins/rx/n395_s7 .INIT=16'h007F;
LUT3 \wbuart_ins/rx/n713_s2  (
	.I0(\wbuart_ins/rx/state [0]),
	.I1(\wbuart_ins/rx/state [2]),
	.I2(\wbuart_ins/rx/state [3]),
	.F(\wbuart_ins/rx/n713_6 )
);
defparam \wbuart_ins/rx/n713_s2 .INIT=8'h80;
LUT3 \wbuart_ins/rx/n260_s14  (
	.I0(\wbuart_ins/rx/state [1]),
	.I1(\wbuart_ins/rx/state [2]),
	.I2(\wbuart_ins/rx/state [3]),
	.F(\wbuart_ins/rx/n260_23 )
);
defparam \wbuart_ins/rx/n260_s14 .INIT=8'h80;
LUT4 \wbuart_ins/rx/n390_s5  (
	.I0(\wbuart_ins/rx/state [0]),
	.I1(\wbuart_ins/rx/state [1]),
	.I2(\wbuart_ins/rx/state [3]),
	.I3(\wbuart_ins/rx/n411_6 ),
	.F(\wbuart_ins/rx/n390_10 )
);
defparam \wbuart_ins/rx/n390_s5 .INIT=16'h00F6;
LUT4 \wbuart_ins/rx/n256_s129  (
	.I0(\wbuart_ins/rx/r_setup [19]),
	.I1(\wbuart_ins/rx/r_setup [18]),
	.I2(\wbuart_ins/rx/n780_8 ),
	.I3(\wbuart_ins/rx/r_setup [20]),
	.F(\wbuart_ins/rx/n256_153 )
);
defparam \wbuart_ins/rx/n256_s129 .INIT=16'hEF10;
LUT4 \wbuart_ins/rx/n779_s3  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/r_setup [18]),
	.I2(\wbuart_ins/rx/n780_8 ),
	.I3(\wbuart_ins/rx/r_setup [19]),
	.F(\wbuart_ins/rx/n779_7 )
);
defparam \wbuart_ins/rx/n779_s3 .INIT=16'hEF10;
LUT4 \wbuart_ins/rx/n256_s130  (
	.I0(\wbuart_ins/rx/r_setup [3]),
	.I1(\wbuart_ins/rx/r_setup [1]),
	.I2(\wbuart_ins/rx/r_setup [2]),
	.I3(\wbuart_ins/rx/r_setup [4]),
	.F(\wbuart_ins/rx/n256_155 )
);
defparam \wbuart_ins/rx/n256_s130 .INIT=16'hFE01;
LUT4 \wbuart_ins/rx/n795_s4  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/r_setup [1]),
	.I2(\wbuart_ins/rx/r_setup [2]),
	.I3(\wbuart_ins/rx/r_setup [3]),
	.F(\wbuart_ins/rx/n795_9 )
);
defparam \wbuart_ins/rx/n795_s4 .INIT=16'hFE01;
LUT4 \wbuart_ins/rx/n777_s4  (
	.I0(\wbuart_ins/rx/baud_counter [20]),
	.I1(\wbuart_ins/rx/n786_9 ),
	.I2(\wbuart_ins/rx/n834_4 ),
	.I3(\wbuart_ins/rx/baud_counter [21]),
	.F(\wbuart_ins/rx/n777_8 )
);
defparam \wbuart_ins/rx/n777_s4 .INIT=16'hBF40;
LUT4 \wbuart_ins/rx/n776_s4  (
	.I0(\wbuart_ins/rx/baud_counter [20]),
	.I1(\wbuart_ins/rx/baud_counter [21]),
	.I2(\wbuart_ins/rx/n786_9 ),
	.I3(\wbuart_ins/rx/n834_4 ),
	.F(\wbuart_ins/rx/n776_9 )
);
defparam \wbuart_ins/rx/n776_s4 .INIT=16'h1000;
LUT4 \wbuart_ins/rx/n773_s2  (
	.I0(\wbuart_ins/rx/baud_counter [24]),
	.I1(\wbuart_ins/rx/n786_9 ),
	.I2(\wbuart_ins/rx/n834_4 ),
	.I3(\wbuart_ins/rx/n834_5 ),
	.F(\wbuart_ins/rx/n773_6 )
);
defparam \wbuart_ins/rx/n773_s2 .INIT=16'h4000;
LUT4 \wbuart_ins/rx/n256_s131  (
	.I0(\wbuart_ins/rx/r_setup [11]),
	.I1(\wbuart_ins/rx/r_setup [9]),
	.I2(\wbuart_ins/rx/r_setup [10]),
	.I3(\wbuart_ins/rx/n788_6 ),
	.F(\wbuart_ins/rx/n256_157 )
);
defparam \wbuart_ins/rx/n256_s131 .INIT=16'h0100;
LUT4 \wbuart_ins/rx/n781_s6  (
	.I0(\wbuart_ins/rx/r_setup [9]),
	.I1(\wbuart_ins/rx/r_setup [10]),
	.I2(\wbuart_ins/rx/n788_6 ),
	.I3(\wbuart_ins/rx/n781_8 ),
	.F(\wbuart_ins/rx/n781_10 )
);
defparam \wbuart_ins/rx/n781_s6 .INIT=16'h1000;
LUT4 \wbuart_ins/rx/n256_s132  (
	.I0(\wbuart_ins/rx/r_setup [6]),
	.I1(\wbuart_ins/rx/r_setup [5]),
	.I2(\wbuart_ins/rx/n793_6 ),
	.I3(\wbuart_ins/rx/r_setup [7]),
	.F(\wbuart_ins/rx/n256_159 )
);
defparam \wbuart_ins/rx/n256_s132 .INIT=16'hEF10;
LUT4 \wbuart_ins/rx/n792_s3  (
	.I0(\wbuart_ins/rx/r_setup [0]),
	.I1(\wbuart_ins/rx/r_setup [5]),
	.I2(\wbuart_ins/rx/n793_6 ),
	.I3(\wbuart_ins/rx/r_setup [6]),
	.F(\wbuart_ins/rx/n792_7 )
);
defparam \wbuart_ins/rx/n792_s3 .INIT=16'hEF10;
LUT4 \wbuart_ins/rx/n256_s133  (
	.I0(\wbuart_ins/rx/r_setup [12]),
	.I1(\wbuart_ins/rx/n256_157 ),
	.I2(\wbuart_ins/rx/chg_counter [11]),
	.I3(\wbuart_ins/rx/n256_134 ),
	.F(\wbuart_ins/rx/n256_161 )
);
defparam \wbuart_ins/rx/n256_s133 .INIT=16'h006F;
LUT4 \wbuart_ins/rx/n713_s3  (
	.I0(\wbuart_ins/rx/state [1]),
	.I1(\wbuart_ins/rx/state [0]),
	.I2(\wbuart_ins/rx/state [2]),
	.I3(\wbuart_ins/rx/state [3]),
	.F(\wbuart_ins/rx/n713_8 )
);
defparam \wbuart_ins/rx/n713_s3 .INIT=16'h8000;
LUT4 \wbuart_ins/rx/n781_s7  (
	.I0(\wbuart_ins/rx/baud_counter [16]),
	.I1(\wbuart_ins/rx/baud_counter [15]),
	.I2(\wbuart_ins/rx/n783_8 ),
	.I3(\wbuart_ins/rx/baud_counter [17]),
	.F(\wbuart_ins/rx/n781_12 )
);
defparam \wbuart_ins/rx/n781_s7 .INIT=16'hEF10;
LUT4 \wbuart_ins/rx/n780_s5  (
	.I0(\wbuart_ins/rx/baud_counter [16]),
	.I1(\wbuart_ins/rx/baud_counter [17]),
	.I2(\wbuart_ins/rx/baud_counter [15]),
	.I3(\wbuart_ins/rx/n783_8 ),
	.F(\wbuart_ins/rx/n780_10 )
);
defparam \wbuart_ins/rx/n780_s5 .INIT=16'h0100;
LUT4 \wbuart_ins/rx/n395_s8  (
	.I0(\wbuart_ins/rx/state [0]),
	.I1(\wbuart_ins/rx/state [1]),
	.I2(\wbuart_ins/rx/state [2]),
	.I3(\wbuart_ins/rx/state [3]),
	.F(\wbuart_ins/rx/n395_13 )
);
defparam \wbuart_ins/rx/n395_s8 .INIT=16'h4000;
LUT4 \wbuart_ins/rx/n997_s1  (
	.I0(\wbuart_ins/rx_uart_reset ),
	.I1(resetn_in),
	.I2(rstdly[15]),
	.I3(\wbuart_ins/rx/n395_11 ),
	.F(\wbuart_ins/rx/n997_5 )
);
defparam \wbuart_ins/rx/n997_s1 .INIT=16'hBFFF;
LUT4 \wbuart_ins/rx/n999_s1  (
	.I0(\wbuart_ins/rx_uart_reset ),
	.I1(resetn_in),
	.I2(rstdly[15]),
	.I3(\wbuart_ins/rx/n395_13 ),
	.F(\wbuart_ins/rx/n999_5 )
);
defparam \wbuart_ins/rx/n999_s1 .INIT=16'hFFBF;
LUT4 \wbuart_ins/rx/n523_s1  (
	.I0(\wbuart_ins/rx_uart_reset ),
	.I1(resetn_in),
	.I2(rstdly[15]),
	.I3(\wbuart_ins/rx/pre_wr ),
	.F(\wbuart_ins/rx/n523_5 )
);
defparam \wbuart_ins/rx/n523_s1 .INIT=16'h4000;
LUT4 \wbuart_ins/rx/n131_s3  (
	.I0(\wbuart_ins/rx/chg_counter [0]),
	.I1(\wbuart_ins/rx/n102_104 ),
	.I2(\wbuart_ins/rx/chg_counter [27]),
	.I3(\wbuart_ins/rx/r_setup [23]),
	.F(\wbuart_ins/rx/n131_7 )
);
defparam \wbuart_ins/rx/n131_s3 .INIT=16'h65A6;
LUT3 \wbuart_ins/rx/n102_s80  (
	.I0(\wbuart_ins/rx/n102_104 ),
	.I1(\wbuart_ins/rx/chg_counter [27]),
	.I2(\wbuart_ins/rx/r_setup [23]),
	.F(\wbuart_ins/rx/n102_108 )
);
defparam \wbuart_ins/rx/n102_s80 .INIT=8'hB2;
LUT4 \wbuart_ins/rx/n472_s3  (
	.I0(\wbuart_ins/rx/pre_wr ),
	.I1(\wbuart_ins/rx/zero_baud_counter ),
	.I2(\wbuart_ins/rx/n472_4 ),
	.I3(\wbuart_ins/rx/n524_4 ),
	.F(\wbuart_ins/rx/n472_7 )
);
defparam \wbuart_ins/rx/n472_s3 .INIT=16'hAAC0;
LUT2 \wbuart_ins/rx/n472_s4  (
	.I0(\wbuart_ins/rx/zero_baud_counter ),
	.I1(\wbuart_ins/rx/n472_4 ),
	.F(\wbuart_ins/rx/n472_9 )
);
defparam \wbuart_ins/rx/n472_s4 .INIT=4'h8;
LUT2 \wbuart_ins/rx/pre_wr_s5  (
	.I0(\wbuart_ins/rx/zero_baud_counter ),
	.I1(\wbuart_ins/rx/n713_8 ),
	.F(\wbuart_ins/rx/pre_wr_13 )
);
defparam \wbuart_ins/rx/pre_wr_s5 .INIT=4'hE;
LUT3 \wbuart_ins/rx/state_0_s4  (
	.I0(\wbuart_ins/rx/n395_11 ),
	.I1(\wbuart_ins/rx/zero_baud_counter ),
	.I2(\wbuart_ins/rx/n713_8 ),
	.F(\wbuart_ins/rx/state_0_10 )
);
defparam \wbuart_ins/rx/state_0_s4 .INIT=8'hFD;
DFF \wbuart_ins/rx/qq_uart_s0  (
	.D(\wbuart_ins/rx/q_uart ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/qq_uart )
);
defparam \wbuart_ins/rx/qq_uart_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/ck_uart_s0  (
	.D(\wbuart_ins/rx/qq_uart ),
	.CLK(clk_in),
	.Q(\wbuart_ins/ck_uart_Z )
);
defparam \wbuart_ins/rx/ck_uart_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_27_s0  (
	.D(\wbuart_ins/rx/n104_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [27])
);
defparam \wbuart_ins/rx/chg_counter_27_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_26_s0  (
	.D(\wbuart_ins/rx/n105_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [26])
);
defparam \wbuart_ins/rx/chg_counter_26_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_25_s0  (
	.D(\wbuart_ins/rx/n106_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [25])
);
defparam \wbuart_ins/rx/chg_counter_25_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_24_s0  (
	.D(\wbuart_ins/rx/n107_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [24])
);
defparam \wbuart_ins/rx/chg_counter_24_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_23_s0  (
	.D(\wbuart_ins/rx/n108_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [23])
);
defparam \wbuart_ins/rx/chg_counter_23_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_22_s0  (
	.D(\wbuart_ins/rx/n109_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [22])
);
defparam \wbuart_ins/rx/chg_counter_22_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_21_s0  (
	.D(\wbuart_ins/rx/n110_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [21])
);
defparam \wbuart_ins/rx/chg_counter_21_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_20_s0  (
	.D(\wbuart_ins/rx/n111_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [20])
);
defparam \wbuart_ins/rx/chg_counter_20_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_19_s0  (
	.D(\wbuart_ins/rx/n112_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [19])
);
defparam \wbuart_ins/rx/chg_counter_19_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_18_s0  (
	.D(\wbuart_ins/rx/n113_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [18])
);
defparam \wbuart_ins/rx/chg_counter_18_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_17_s0  (
	.D(\wbuart_ins/rx/n114_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [17])
);
defparam \wbuart_ins/rx/chg_counter_17_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_16_s0  (
	.D(\wbuart_ins/rx/n115_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [16])
);
defparam \wbuart_ins/rx/chg_counter_16_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_15_s0  (
	.D(\wbuart_ins/rx/n116_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [15])
);
defparam \wbuart_ins/rx/chg_counter_15_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_14_s0  (
	.D(\wbuart_ins/rx/n117_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [14])
);
defparam \wbuart_ins/rx/chg_counter_14_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_13_s0  (
	.D(\wbuart_ins/rx/n118_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [13])
);
defparam \wbuart_ins/rx/chg_counter_13_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_12_s0  (
	.D(\wbuart_ins/rx/n119_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [12])
);
defparam \wbuart_ins/rx/chg_counter_12_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_11_s0  (
	.D(\wbuart_ins/rx/n120_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [11])
);
defparam \wbuart_ins/rx/chg_counter_11_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_10_s0  (
	.D(\wbuart_ins/rx/n121_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [10])
);
defparam \wbuart_ins/rx/chg_counter_10_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_9_s0  (
	.D(\wbuart_ins/rx/n122_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [9])
);
defparam \wbuart_ins/rx/chg_counter_9_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_8_s0  (
	.D(\wbuart_ins/rx/n123_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [8])
);
defparam \wbuart_ins/rx/chg_counter_8_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_7_s0  (
	.D(\wbuart_ins/rx/n124_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [7])
);
defparam \wbuart_ins/rx/chg_counter_7_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_6_s0  (
	.D(\wbuart_ins/rx/n125_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [6])
);
defparam \wbuart_ins/rx/chg_counter_6_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_5_s0  (
	.D(\wbuart_ins/rx/n126_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [5])
);
defparam \wbuart_ins/rx/chg_counter_5_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_4_s0  (
	.D(\wbuart_ins/rx/n127_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [4])
);
defparam \wbuart_ins/rx/chg_counter_4_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_3_s0  (
	.D(\wbuart_ins/rx/n128_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [3])
);
defparam \wbuart_ins/rx/chg_counter_3_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_2_s0  (
	.D(\wbuart_ins/rx/n129_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [2])
);
defparam \wbuart_ins/rx/chg_counter_2_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/chg_counter_1_s0  (
	.D(\wbuart_ins/rx/n130_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n102_108 ),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [1])
);
defparam \wbuart_ins/rx/chg_counter_1_s0 .INIT=1'b0;
DFFR \wbuart_ins/rx/o_break_s0  (
	.D(\wbuart_ins/rx/n248_6 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/rx/n102_108 ),
	.Q(\wbuart_ins/rx_break )
);
defparam \wbuart_ins/rx/o_break_s0 .INIT=1'b0;
DFFR \wbuart_ins/rx/line_synch_s0  (
	.D(\wbuart_ins/ck_uart_Z ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/rx/n102_108 ),
	.Q(\wbuart_ins/rx/line_synch )
);
defparam \wbuart_ins/rx/line_synch_s0 .INIT=1'b0;
DFFR \wbuart_ins/rx/half_baud_time_s0  (
	.D(\wbuart_ins/rx/n256_94 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/ck_uart_Z ),
	.Q(\wbuart_ins/rx/half_baud_time )
);
defparam \wbuart_ins/rx/half_baud_time_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_29_s0  (
	.D(\wbuart_ins/uart_setup [29]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [29])
);
defparam \wbuart_ins/rx/r_setup_29_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_28_s0  (
	.D(\wbuart_ins/uart_setup [28]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [28])
);
defparam \wbuart_ins/rx/r_setup_28_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_27_s0  (
	.D(\wbuart_ins/uart_setup [27]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [27])
);
defparam \wbuart_ins/rx/r_setup_27_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_26_s0  (
	.D(\wbuart_ins/uart_setup [26]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [26])
);
defparam \wbuart_ins/rx/r_setup_26_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_25_s0  (
	.D(\wbuart_ins/uart_setup [25]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [25])
);
defparam \wbuart_ins/rx/r_setup_25_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_24_s0  (
	.D(\wbuart_ins/uart_setup [24]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [24])
);
defparam \wbuart_ins/rx/r_setup_24_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_23_s0  (
	.D(\wbuart_ins/uart_setup [23]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [23])
);
defparam \wbuart_ins/rx/r_setup_23_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_22_s0  (
	.D(\wbuart_ins/uart_setup [22]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [22])
);
defparam \wbuart_ins/rx/r_setup_22_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_21_s0  (
	.D(\wbuart_ins/uart_setup [21]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [21])
);
defparam \wbuart_ins/rx/r_setup_21_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_20_s0  (
	.D(\wbuart_ins/uart_setup [20]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [20])
);
defparam \wbuart_ins/rx/r_setup_20_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_19_s0  (
	.D(\wbuart_ins/uart_setup [19]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [19])
);
defparam \wbuart_ins/rx/r_setup_19_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_18_s0  (
	.D(\wbuart_ins/uart_setup [18]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [18])
);
defparam \wbuart_ins/rx/r_setup_18_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_17_s0  (
	.D(\wbuart_ins/uart_setup [17]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [17])
);
defparam \wbuart_ins/rx/r_setup_17_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_16_s0  (
	.D(\wbuart_ins/uart_setup [16]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [16])
);
defparam \wbuart_ins/rx/r_setup_16_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_15_s0  (
	.D(\wbuart_ins/uart_setup [15]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [15])
);
defparam \wbuart_ins/rx/r_setup_15_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_14_s0  (
	.D(\wbuart_ins/uart_setup [14]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [14])
);
defparam \wbuart_ins/rx/r_setup_14_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_13_s0  (
	.D(\wbuart_ins/uart_setup [13]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [13])
);
defparam \wbuart_ins/rx/r_setup_13_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_12_s0  (
	.D(\wbuart_ins/uart_setup [12]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [12])
);
defparam \wbuart_ins/rx/r_setup_12_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_11_s0  (
	.D(\wbuart_ins/uart_setup [11]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [11])
);
defparam \wbuart_ins/rx/r_setup_11_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_10_s0  (
	.D(\wbuart_ins/uart_setup [10]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [10])
);
defparam \wbuart_ins/rx/r_setup_10_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_9_s0  (
	.D(\wbuart_ins/uart_setup [9]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [9])
);
defparam \wbuart_ins/rx/r_setup_9_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_8_s0  (
	.D(\wbuart_ins/uart_setup [8]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [8])
);
defparam \wbuart_ins/rx/r_setup_8_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_7_s0  (
	.D(\wbuart_ins/uart_setup [7]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [7])
);
defparam \wbuart_ins/rx/r_setup_7_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_6_s0  (
	.D(\wbuart_ins/uart_setup [6]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [6])
);
defparam \wbuart_ins/rx/r_setup_6_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_5_s0  (
	.D(\wbuart_ins/uart_setup [5]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [5])
);
defparam \wbuart_ins/rx/r_setup_5_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_2_s0  (
	.D(\wbuart_ins/uart_setup [2]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [2])
);
defparam \wbuart_ins/rx/r_setup_2_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/r_setup_1_s0  (
	.D(\wbuart_ins/uart_setup [1]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.Q(\wbuart_ins/rx/r_setup [1])
);
defparam \wbuart_ins/rx/r_setup_1_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/data_reg_7_s0  (
	.D(\wbuart_ins/ck_uart_Z ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n411_3 ),
	.Q(\wbuart_ins/rx/data_reg [7])
);
defparam \wbuart_ins/rx/data_reg_7_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/data_reg_6_s0  (
	.D(\wbuart_ins/rx/data_reg [7]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n411_3 ),
	.Q(\wbuart_ins/rx/data_reg [6])
);
defparam \wbuart_ins/rx/data_reg_6_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/data_reg_5_s0  (
	.D(\wbuart_ins/rx/data_reg [6]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n411_3 ),
	.Q(\wbuart_ins/rx/data_reg [5])
);
defparam \wbuart_ins/rx/data_reg_5_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/data_reg_4_s0  (
	.D(\wbuart_ins/rx/data_reg [5]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n411_3 ),
	.Q(\wbuart_ins/rx/data_reg [4])
);
defparam \wbuart_ins/rx/data_reg_4_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/data_reg_3_s0  (
	.D(\wbuart_ins/rx/data_reg [4]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n411_3 ),
	.Q(\wbuart_ins/rx/data_reg [3])
);
defparam \wbuart_ins/rx/data_reg_3_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/data_reg_2_s0  (
	.D(\wbuart_ins/rx/data_reg [3]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n411_3 ),
	.Q(\wbuart_ins/rx/data_reg [2])
);
defparam \wbuart_ins/rx/data_reg_2_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/data_reg_1_s0  (
	.D(\wbuart_ins/rx/data_reg [2]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n411_3 ),
	.Q(\wbuart_ins/rx/data_reg [1])
);
defparam \wbuart_ins/rx/data_reg_1_s0 .INIT=1'b0;
DFFE \wbuart_ins/rx/data_reg_0_s0  (
	.D(\wbuart_ins/rx/data_reg [1]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n411_3 ),
	.Q(\wbuart_ins/rx/data_reg [0])
);
defparam \wbuart_ins/rx/data_reg_0_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/calc_parity_s0  (
	.D(\wbuart_ins/rx/n434_3 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/zero_baud_counter ),
	.RESET(\wbuart_ins/rx/n713_8 ),
	.Q(\wbuart_ins/rx/calc_parity )
);
defparam \wbuart_ins/rx/calc_parity_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/o_data_7_s0  (
	.D(\wbuart_ins/rx/n473_11 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n472_9 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rx_uart_data [7])
);
defparam \wbuart_ins/rx/o_data_7_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/o_data_6_s0  (
	.D(\wbuart_ins/rx/n474_9 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n472_9 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rx_uart_data [6])
);
defparam \wbuart_ins/rx/o_data_6_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/o_data_5_s0  (
	.D(\wbuart_ins/rx/n475_7 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n472_9 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rx_uart_data [5])
);
defparam \wbuart_ins/rx/o_data_5_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/o_data_4_s0  (
	.D(\wbuart_ins/rx/n476_7 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n472_9 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rx_uart_data [4])
);
defparam \wbuart_ins/rx/o_data_4_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/o_data_3_s0  (
	.D(\wbuart_ins/rx/n477_7 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n472_9 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rx_uart_data [3])
);
defparam \wbuart_ins/rx/o_data_3_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/o_data_2_s0  (
	.D(\wbuart_ins/rx/n478_7 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n472_9 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rx_uart_data [2])
);
defparam \wbuart_ins/rx/o_data_2_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/o_data_1_s0  (
	.D(\wbuart_ins/rx/n479_8 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n472_9 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rx_uart_data [1])
);
defparam \wbuart_ins/rx/o_data_1_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rx/o_data_0_s0  (
	.D(\wbuart_ins/rx/n480_8 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n472_9 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rx_uart_data [0])
);
defparam \wbuart_ins/rx/o_data_0_s0 .INIT=1'b0;
DFFR \wbuart_ins/rx/o_wr_s0  (
	.D(\wbuart_ins/rx/n523_5 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/rx/n524_4 ),
	.Q(\wbuart_ins/rx_stb )
);
defparam \wbuart_ins/rx/o_wr_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_27_s0  (
	.D(\wbuart_ins/rx/n771_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [27])
);
defparam \wbuart_ins/rx/baud_counter_27_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_26_s0  (
	.D(\wbuart_ins/rx/n772_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [26])
);
defparam \wbuart_ins/rx/baud_counter_26_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_25_s0  (
	.D(\wbuart_ins/rx/n773_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [25])
);
defparam \wbuart_ins/rx/baud_counter_25_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_24_s0  (
	.D(\wbuart_ins/rx/n774_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [24])
);
defparam \wbuart_ins/rx/baud_counter_24_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_23_s0  (
	.D(\wbuart_ins/rx/n775_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [23])
);
defparam \wbuart_ins/rx/baud_counter_23_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_22_s0  (
	.D(\wbuart_ins/rx/n776_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [22])
);
defparam \wbuart_ins/rx/baud_counter_22_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_21_s0  (
	.D(\wbuart_ins/rx/n777_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [21])
);
defparam \wbuart_ins/rx/baud_counter_21_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_20_s0  (
	.D(\wbuart_ins/rx/n778_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [20])
);
defparam \wbuart_ins/rx/baud_counter_20_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_19_s0  (
	.D(\wbuart_ins/rx/n779_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [19])
);
defparam \wbuart_ins/rx/baud_counter_19_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_18_s0  (
	.D(\wbuart_ins/rx/n780_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [18])
);
defparam \wbuart_ins/rx/baud_counter_18_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_17_s0  (
	.D(\wbuart_ins/rx/n781_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [17])
);
defparam \wbuart_ins/rx/baud_counter_17_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_16_s0  (
	.D(\wbuart_ins/rx/n782_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [16])
);
defparam \wbuart_ins/rx/baud_counter_16_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_15_s0  (
	.D(\wbuart_ins/rx/n783_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [15])
);
defparam \wbuart_ins/rx/baud_counter_15_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_14_s0  (
	.D(\wbuart_ins/rx/n784_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [14])
);
defparam \wbuart_ins/rx/baud_counter_14_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_13_s0  (
	.D(\wbuart_ins/rx/n785_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [13])
);
defparam \wbuart_ins/rx/baud_counter_13_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_12_s0  (
	.D(\wbuart_ins/rx/n786_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [12])
);
defparam \wbuart_ins/rx/baud_counter_12_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_11_s0  (
	.D(\wbuart_ins/rx/n787_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [11])
);
defparam \wbuart_ins/rx/baud_counter_11_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_10_s0  (
	.D(\wbuart_ins/rx/n788_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [10])
);
defparam \wbuart_ins/rx/baud_counter_10_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_9_s0  (
	.D(\wbuart_ins/rx/n789_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [9])
);
defparam \wbuart_ins/rx/baud_counter_9_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_8_s0  (
	.D(\wbuart_ins/rx/n790_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [8])
);
defparam \wbuart_ins/rx/baud_counter_8_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_7_s0  (
	.D(\wbuart_ins/rx/n791_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [7])
);
defparam \wbuart_ins/rx/baud_counter_7_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_6_s0  (
	.D(\wbuart_ins/rx/n792_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [6])
);
defparam \wbuart_ins/rx/baud_counter_6_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_5_s0  (
	.D(\wbuart_ins/rx/n793_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [5])
);
defparam \wbuart_ins/rx/baud_counter_5_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_4_s0  (
	.D(\wbuart_ins/rx/n794_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [4])
);
defparam \wbuart_ins/rx/baud_counter_4_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_3_s0  (
	.D(\wbuart_ins/rx/n795_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [3])
);
defparam \wbuart_ins/rx/baud_counter_3_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_2_s0  (
	.D(\wbuart_ins/rx/n796_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [2])
);
defparam \wbuart_ins/rx/baud_counter_2_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_1_s0  (
	.D(\wbuart_ins/rx/n797_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [1])
);
defparam \wbuart_ins/rx/baud_counter_1_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/baud_counter_0_s0  (
	.D(\wbuart_ins/rx/n798_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/baud_counter [0])
);
defparam \wbuart_ins/rx/baud_counter_0_s0 .INIT=1'b0;
DFFR \wbuart_ins/rx/zero_baud_counter_s0  (
	.D(\wbuart_ins/rx/n834_3 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/rx/n713_8 ),
	.Q(\wbuart_ins/rx/zero_baud_counter )
);
defparam \wbuart_ins/rx/zero_baud_counter_s0 .INIT=1'b0;
DFF \wbuart_ins/rx/q_uart_s0  (
	.D(wbuart_rx),
	.CLK(clk_in),
	.Q(\wbuart_ins/rx/q_uart )
);
defparam \wbuart_ins/rx/q_uart_s0 .INIT=1'b0;
DFFSE \wbuart_ins/rx/r_setup_0_s1  (
	.D(\wbuart_ins/uart_setup [0]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.SET(GND),
	.Q(\wbuart_ins/rx/r_setup [0])
);
defparam \wbuart_ins/rx/r_setup_0_s1 .INIT=1'b1;
DFFSE \wbuart_ins/rx/r_setup_3_s1  (
	.D(\wbuart_ins/uart_setup [3]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.SET(GND),
	.Q(\wbuart_ins/rx/r_setup [3])
);
defparam \wbuart_ins/rx/r_setup_3_s1 .INIT=1'b1;
DFFSE \wbuart_ins/rx/r_setup_4_s1  (
	.D(\wbuart_ins/uart_setup [4]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/n260_23 ),
	.SET(GND),
	.Q(\wbuart_ins/rx/r_setup [4])
);
defparam \wbuart_ins/rx/r_setup_4_s1 .INIT=1'b1;
DFFSE \wbuart_ins/rx/state_3_s1  (
	.D(\wbuart_ins/rx/n380_3 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/pre_wr_13 ),
	.SET(\wbuart_ins/rx/n997_5 ),
	.Q(\wbuart_ins/rx/state [3])
);
defparam \wbuart_ins/rx/state_3_s1 .INIT=1'b1;
DFFSE \wbuart_ins/rx/state_2_s1  (
	.D(\wbuart_ins/rx/n381_10 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/pre_wr_13 ),
	.SET(\wbuart_ins/rx/n997_5 ),
	.Q(\wbuart_ins/rx/state [2])
);
defparam \wbuart_ins/rx/state_2_s1 .INIT=1'b1;
DFFSE \wbuart_ins/rx/state_1_s1  (
	.D(\wbuart_ins/rx/n390_6 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/state_1_8 ),
	.SET(\wbuart_ins/rx/n999_5 ),
	.Q(\wbuart_ins/rx/state [1])
);
defparam \wbuart_ins/rx/state_1_s1 .INIT=1'b1;
DFFRE \wbuart_ins/rx/state_0_s1  (
	.D(\wbuart_ins/rx/n395_4 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/state_0_10 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rx/state [0])
);
defparam \wbuart_ins/rx/state_0_s1 .INIT=1'b0;
DFFE \wbuart_ins/rx/o_parity_err_s1  (
	.D(\wbuart_ins/rx/n449_5 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/o_parity_err_5 ),
	.Q(\wbuart_ins/rx_perr )
);
defparam \wbuart_ins/rx/o_parity_err_s1 .INIT=1'b0;
DFFE \wbuart_ins/rx/o_frame_err_s1  (
	.D(\wbuart_ins/rx/n460_3 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rx/o_frame_err_5 ),
	.Q(\wbuart_ins/rx_ferr )
);
defparam \wbuart_ins/rx/o_frame_err_s1 .INIT=1'b0;
DFFR \wbuart_ins/rx/chg_counter_0_s1  (
	.D(\wbuart_ins/rx/n131_7 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/rx/n956_3 ),
	.Q(\wbuart_ins/rx/chg_counter [0])
);
defparam \wbuart_ins/rx/chg_counter_0_s1 .INIT=1'b0;
DFFR \wbuart_ins/rx/pre_wr_s3  (
	.D(\wbuart_ins/rx/n472_7 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rx/pre_wr )
);
defparam \wbuart_ins/rx/pre_wr_s3 .INIT=1'b0;
ALU \wbuart_ins/rx/n102_s56  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [4]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/r_setup [0]),
	.COUT(\wbuart_ins/rx/n102_60 ),
	.SUM(\wbuart_ins/rx/n102_59 )
);
defparam \wbuart_ins/rx/n102_s56 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s57  (
	.I0(\wbuart_ins/rx/r_setup [1]),
	.I1(\wbuart_ins/rx/chg_counter [5]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_60 ),
	.COUT(\wbuart_ins/rx/n102_62 ),
	.SUM(\wbuart_ins/rx/n102_61 )
);
defparam \wbuart_ins/rx/n102_s57 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s58  (
	.I0(\wbuart_ins/rx/r_setup [2]),
	.I1(\wbuart_ins/rx/chg_counter [6]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_62 ),
	.COUT(\wbuart_ins/rx/n102_64 ),
	.SUM(\wbuart_ins/rx/n102_63 )
);
defparam \wbuart_ins/rx/n102_s58 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s59  (
	.I0(\wbuart_ins/rx/r_setup [3]),
	.I1(\wbuart_ins/rx/chg_counter [7]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_64 ),
	.COUT(\wbuart_ins/rx/n102_66 ),
	.SUM(\wbuart_ins/rx/n102_65 )
);
defparam \wbuart_ins/rx/n102_s59 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s60  (
	.I0(\wbuart_ins/rx/r_setup [4]),
	.I1(\wbuart_ins/rx/chg_counter [8]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_66 ),
	.COUT(\wbuart_ins/rx/n102_68 ),
	.SUM(\wbuart_ins/rx/n102_67 )
);
defparam \wbuart_ins/rx/n102_s60 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s61  (
	.I0(\wbuart_ins/rx/r_setup [5]),
	.I1(\wbuart_ins/rx/chg_counter [9]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_68 ),
	.COUT(\wbuart_ins/rx/n102_70 ),
	.SUM(\wbuart_ins/rx/n102_69 )
);
defparam \wbuart_ins/rx/n102_s61 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s62  (
	.I0(\wbuart_ins/rx/r_setup [6]),
	.I1(\wbuart_ins/rx/chg_counter [10]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_70 ),
	.COUT(\wbuart_ins/rx/n102_72 ),
	.SUM(\wbuart_ins/rx/n102_71 )
);
defparam \wbuart_ins/rx/n102_s62 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s63  (
	.I0(\wbuart_ins/rx/r_setup [7]),
	.I1(\wbuart_ins/rx/chg_counter [11]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_72 ),
	.COUT(\wbuart_ins/rx/n102_74 ),
	.SUM(\wbuart_ins/rx/n102_73 )
);
defparam \wbuart_ins/rx/n102_s63 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s64  (
	.I0(\wbuart_ins/rx/r_setup [8]),
	.I1(\wbuart_ins/rx/chg_counter [12]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_74 ),
	.COUT(\wbuart_ins/rx/n102_76 ),
	.SUM(\wbuart_ins/rx/n102_75 )
);
defparam \wbuart_ins/rx/n102_s64 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s65  (
	.I0(\wbuart_ins/rx/r_setup [9]),
	.I1(\wbuart_ins/rx/chg_counter [13]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_76 ),
	.COUT(\wbuart_ins/rx/n102_78 ),
	.SUM(\wbuart_ins/rx/n102_77 )
);
defparam \wbuart_ins/rx/n102_s65 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s66  (
	.I0(\wbuart_ins/rx/r_setup [10]),
	.I1(\wbuart_ins/rx/chg_counter [14]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_78 ),
	.COUT(\wbuart_ins/rx/n102_80 ),
	.SUM(\wbuart_ins/rx/n102_79 )
);
defparam \wbuart_ins/rx/n102_s66 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s67  (
	.I0(\wbuart_ins/rx/r_setup [11]),
	.I1(\wbuart_ins/rx/chg_counter [15]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_80 ),
	.COUT(\wbuart_ins/rx/n102_82 ),
	.SUM(\wbuart_ins/rx/n102_81 )
);
defparam \wbuart_ins/rx/n102_s67 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s68  (
	.I0(\wbuart_ins/rx/r_setup [12]),
	.I1(\wbuart_ins/rx/chg_counter [16]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_82 ),
	.COUT(\wbuart_ins/rx/n102_84 ),
	.SUM(\wbuart_ins/rx/n102_83 )
);
defparam \wbuart_ins/rx/n102_s68 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s69  (
	.I0(\wbuart_ins/rx/r_setup [13]),
	.I1(\wbuart_ins/rx/chg_counter [17]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_84 ),
	.COUT(\wbuart_ins/rx/n102_86 ),
	.SUM(\wbuart_ins/rx/n102_85 )
);
defparam \wbuart_ins/rx/n102_s69 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s70  (
	.I0(\wbuart_ins/rx/r_setup [14]),
	.I1(\wbuart_ins/rx/chg_counter [18]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_86 ),
	.COUT(\wbuart_ins/rx/n102_88 ),
	.SUM(\wbuart_ins/rx/n102_87 )
);
defparam \wbuart_ins/rx/n102_s70 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s71  (
	.I0(\wbuart_ins/rx/r_setup [15]),
	.I1(\wbuart_ins/rx/chg_counter [19]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_88 ),
	.COUT(\wbuart_ins/rx/n102_90 ),
	.SUM(\wbuart_ins/rx/n102_89 )
);
defparam \wbuart_ins/rx/n102_s71 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s72  (
	.I0(\wbuart_ins/rx/r_setup [16]),
	.I1(\wbuart_ins/rx/chg_counter [20]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_90 ),
	.COUT(\wbuart_ins/rx/n102_92 ),
	.SUM(\wbuart_ins/rx/n102_91 )
);
defparam \wbuart_ins/rx/n102_s72 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s73  (
	.I0(\wbuart_ins/rx/r_setup [17]),
	.I1(\wbuart_ins/rx/chg_counter [21]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_92 ),
	.COUT(\wbuart_ins/rx/n102_94 ),
	.SUM(\wbuart_ins/rx/n102_93 )
);
defparam \wbuart_ins/rx/n102_s73 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s74  (
	.I0(\wbuart_ins/rx/r_setup [18]),
	.I1(\wbuart_ins/rx/chg_counter [22]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_94 ),
	.COUT(\wbuart_ins/rx/n102_96 ),
	.SUM(\wbuart_ins/rx/n102_95 )
);
defparam \wbuart_ins/rx/n102_s74 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s75  (
	.I0(\wbuart_ins/rx/r_setup [19]),
	.I1(\wbuart_ins/rx/chg_counter [23]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_96 ),
	.COUT(\wbuart_ins/rx/n102_98 ),
	.SUM(\wbuart_ins/rx/n102_97 )
);
defparam \wbuart_ins/rx/n102_s75 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s76  (
	.I0(\wbuart_ins/rx/r_setup [20]),
	.I1(\wbuart_ins/rx/chg_counter [24]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_98 ),
	.COUT(\wbuart_ins/rx/n102_100 ),
	.SUM(\wbuart_ins/rx/n102_99 )
);
defparam \wbuart_ins/rx/n102_s76 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s77  (
	.I0(\wbuart_ins/rx/r_setup [21]),
	.I1(\wbuart_ins/rx/chg_counter [25]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_100 ),
	.COUT(\wbuart_ins/rx/n102_102 ),
	.SUM(\wbuart_ins/rx/n102_101 )
);
defparam \wbuart_ins/rx/n102_s77 .ALU_MODE=1;
ALU \wbuart_ins/rx/n102_s78  (
	.I0(\wbuart_ins/rx/r_setup [22]),
	.I1(\wbuart_ins/rx/chg_counter [26]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n102_102 ),
	.COUT(\wbuart_ins/rx/n102_104 ),
	.SUM(\wbuart_ins/rx/n102_103 )
);
defparam \wbuart_ins/rx/n102_s78 .ALU_MODE=1;
ALU \wbuart_ins/rx/n130_s  (
	.I0(\wbuart_ins/rx/chg_counter [1]),
	.I1(\wbuart_ins/rx/chg_counter [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\wbuart_ins/rx/n130_0_COUT ),
	.SUM(\wbuart_ins/rx/n130_1 )
);
defparam \wbuart_ins/rx/n130_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n129_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [2]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n130_0_COUT ),
	.COUT(\wbuart_ins/rx/n129_0_COUT ),
	.SUM(\wbuart_ins/rx/n129_1 )
);
defparam \wbuart_ins/rx/n129_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n128_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [3]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n129_0_COUT ),
	.COUT(\wbuart_ins/rx/n128_0_COUT ),
	.SUM(\wbuart_ins/rx/n128_1 )
);
defparam \wbuart_ins/rx/n128_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n127_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [4]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n128_0_COUT ),
	.COUT(\wbuart_ins/rx/n127_0_COUT ),
	.SUM(\wbuart_ins/rx/n127_1 )
);
defparam \wbuart_ins/rx/n127_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n126_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [5]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n127_0_COUT ),
	.COUT(\wbuart_ins/rx/n126_0_COUT ),
	.SUM(\wbuart_ins/rx/n126_1 )
);
defparam \wbuart_ins/rx/n126_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n125_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [6]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n126_0_COUT ),
	.COUT(\wbuart_ins/rx/n125_0_COUT ),
	.SUM(\wbuart_ins/rx/n125_1 )
);
defparam \wbuart_ins/rx/n125_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n124_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [7]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n125_0_COUT ),
	.COUT(\wbuart_ins/rx/n124_0_COUT ),
	.SUM(\wbuart_ins/rx/n124_1 )
);
defparam \wbuart_ins/rx/n124_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n123_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [8]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n124_0_COUT ),
	.COUT(\wbuart_ins/rx/n123_0_COUT ),
	.SUM(\wbuart_ins/rx/n123_1 )
);
defparam \wbuart_ins/rx/n123_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n122_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [9]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n123_0_COUT ),
	.COUT(\wbuart_ins/rx/n122_0_COUT ),
	.SUM(\wbuart_ins/rx/n122_1 )
);
defparam \wbuart_ins/rx/n122_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n121_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [10]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n122_0_COUT ),
	.COUT(\wbuart_ins/rx/n121_0_COUT ),
	.SUM(\wbuart_ins/rx/n121_1 )
);
defparam \wbuart_ins/rx/n121_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n120_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [11]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n121_0_COUT ),
	.COUT(\wbuart_ins/rx/n120_0_COUT ),
	.SUM(\wbuart_ins/rx/n120_1 )
);
defparam \wbuart_ins/rx/n120_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n119_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [12]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n120_0_COUT ),
	.COUT(\wbuart_ins/rx/n119_0_COUT ),
	.SUM(\wbuart_ins/rx/n119_1 )
);
defparam \wbuart_ins/rx/n119_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n118_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [13]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n119_0_COUT ),
	.COUT(\wbuart_ins/rx/n118_0_COUT ),
	.SUM(\wbuart_ins/rx/n118_1 )
);
defparam \wbuart_ins/rx/n118_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n117_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [14]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n118_0_COUT ),
	.COUT(\wbuart_ins/rx/n117_0_COUT ),
	.SUM(\wbuart_ins/rx/n117_1 )
);
defparam \wbuart_ins/rx/n117_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n116_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [15]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n117_0_COUT ),
	.COUT(\wbuart_ins/rx/n116_0_COUT ),
	.SUM(\wbuart_ins/rx/n116_1 )
);
defparam \wbuart_ins/rx/n116_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n115_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [16]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n116_0_COUT ),
	.COUT(\wbuart_ins/rx/n115_0_COUT ),
	.SUM(\wbuart_ins/rx/n115_1 )
);
defparam \wbuart_ins/rx/n115_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n114_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [17]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n115_0_COUT ),
	.COUT(\wbuart_ins/rx/n114_0_COUT ),
	.SUM(\wbuart_ins/rx/n114_1 )
);
defparam \wbuart_ins/rx/n114_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n113_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [18]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n114_0_COUT ),
	.COUT(\wbuart_ins/rx/n113_0_COUT ),
	.SUM(\wbuart_ins/rx/n113_1 )
);
defparam \wbuart_ins/rx/n113_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n112_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [19]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n113_0_COUT ),
	.COUT(\wbuart_ins/rx/n112_0_COUT ),
	.SUM(\wbuart_ins/rx/n112_1 )
);
defparam \wbuart_ins/rx/n112_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n111_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [20]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n112_0_COUT ),
	.COUT(\wbuart_ins/rx/n111_0_COUT ),
	.SUM(\wbuart_ins/rx/n111_1 )
);
defparam \wbuart_ins/rx/n111_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n110_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [21]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n111_0_COUT ),
	.COUT(\wbuart_ins/rx/n110_0_COUT ),
	.SUM(\wbuart_ins/rx/n110_1 )
);
defparam \wbuart_ins/rx/n110_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n109_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [22]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n110_0_COUT ),
	.COUT(\wbuart_ins/rx/n109_0_COUT ),
	.SUM(\wbuart_ins/rx/n109_1 )
);
defparam \wbuart_ins/rx/n109_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n108_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [23]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n109_0_COUT ),
	.COUT(\wbuart_ins/rx/n108_0_COUT ),
	.SUM(\wbuart_ins/rx/n108_1 )
);
defparam \wbuart_ins/rx/n108_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n107_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [24]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n108_0_COUT ),
	.COUT(\wbuart_ins/rx/n107_0_COUT ),
	.SUM(\wbuart_ins/rx/n107_1 )
);
defparam \wbuart_ins/rx/n107_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n106_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [25]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n107_0_COUT ),
	.COUT(\wbuart_ins/rx/n106_0_COUT ),
	.SUM(\wbuart_ins/rx/n106_1 )
);
defparam \wbuart_ins/rx/n106_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n105_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [26]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n106_0_COUT ),
	.COUT(\wbuart_ins/rx/n105_0_COUT ),
	.SUM(\wbuart_ins/rx/n105_1 )
);
defparam \wbuart_ins/rx/n105_s .ALU_MODE=0;
ALU \wbuart_ins/rx/n104_s  (
	.I0(GND),
	.I1(\wbuart_ins/rx/chg_counter [27]),
	.I3(GND),
	.CIN(\wbuart_ins/rx/n105_0_COUT ),
	.COUT(\wbuart_ins/rx/n104_0_COUT ),
	.SUM(\wbuart_ins/rx/n104_1 )
);
defparam \wbuart_ins/rx/n104_s .ALU_MODE=0;
INV \wbuart_ins/rx/n248_s3  (
	.I(\wbuart_ins/ck_uart_Z ),
	.O(\wbuart_ins/rx/n248_6 )
);
LUT4 \wbuart_ins/rxfifo/n33_s1  (
	.I0(\wbuart_ins/rxfifo/n33_7 ),
	.I1(\wbuart_ins/rxfifo/will_overflow ),
	.I2(\wbuart_ins/rx_stb ),
	.I3(\wbuart_ins/rxfifo/n694_5 ),
	.F(\wbuart_ins/rxfifo/n33_4 )
);
defparam \wbuart_ins/rxfifo/n33_s1 .INIT=16'hC0EF;
LUT4 \wbuart_ins/rxfifo/n731_s12  (
	.I0(\wbuart_ins/rx_stb ),
	.I1(\wbuart_ins/rxfifo/n694_5 ),
	.I2(\wbuart_ins/rxfifo/n720_2 ),
	.I3(\wbuart_ins/rxfifo/n731_19 ),
	.F(\wbuart_ins/rxfifo/n731_18 )
);
defparam \wbuart_ins/rxfifo/n731_s12 .INIT=16'hB0FF;
LUT3 \wbuart_ins/rxfifo/n788_s6  (
	.I0(\wbuart_ins/rxfifo/n788_11 ),
	.I1(\wbuart_ins/rxfifo/n788_12 ),
	.I2(\wbuart_ins/rxfifo/n788_13 ),
	.F(\wbuart_ins/rxfifo/n788_10 )
);
defparam \wbuart_ins/rxfifo/n788_s6 .INIT=8'h8F;
LUT2 \wbuart_ins/rxfifo/n789_s6  (
	.I0(\wbuart_ins/rxfifo/n789_11 ),
	.I1(\wbuart_ins/rxfifo/n789_12 ),
	.F(\wbuart_ins/rxfifo/n789_10 )
);
defparam \wbuart_ins/rxfifo/n789_s6 .INIT=4'hB;
LUT4 \wbuart_ins/rxfifo/n790_s6  (
	.I0(\wbuart_ins/rxfifo/n746_2 ),
	.I1(\wbuart_ins/rxfifo/n790_14 ),
	.I2(\wbuart_ins/rxfifo/n788_12 ),
	.I3(\wbuart_ins/rxfifo/n790_12 ),
	.F(\wbuart_ins/rxfifo/n790_10 )
);
defparam \wbuart_ins/rxfifo/n790_s6 .INIT=16'h8BF8;
LUT4 \wbuart_ins/rxfifo/n791_s6  (
	.I0(\wbuart_ins/rxfifo/n747_2 ),
	.I1(\wbuart_ins/rxfifo/n788_12 ),
	.I2(\wbuart_ins/rxfifo/n790_14 ),
	.I3(\wbuart_ins/rxfifo/n756_2 ),
	.F(\wbuart_ins/rxfifo/n791_10 )
);
defparam \wbuart_ins/rxfifo/n791_s6 .INIT=16'hA3EC;
LUT2 \wbuart_ins/rxfifo/w_first_plus_one_1_s3  (
	.I0(\wbuart_ins/rxfifo/r_first [0]),
	.I1(\wbuart_ins/rxfifo/r_first [1]),
	.F(\wbuart_ins/rxfifo/w_first_plus_one [1])
);
defparam \wbuart_ins/rxfifo/w_first_plus_one_1_s3 .INIT=4'h6;
LUT3 \wbuart_ins/rxfifo/w_first_plus_one_2_s3  (
	.I0(\wbuart_ins/rxfifo/r_first [0]),
	.I1(\wbuart_ins/rxfifo/r_first [1]),
	.I2(\wbuart_ins/rxfifo/r_first [2]),
	.F(\wbuart_ins/rxfifo/w_first_plus_one [2])
);
defparam \wbuart_ins/rxfifo/w_first_plus_one_2_s3 .INIT=8'h78;
LUT4 \wbuart_ins/rxfifo/w_first_plus_one_3_s2  (
	.I0(\wbuart_ins/rxfifo/r_first [0]),
	.I1(\wbuart_ins/rxfifo/r_first [2]),
	.I2(\wbuart_ins/rxfifo/r_first [1]),
	.I3(\wbuart_ins/rxfifo/r_first [3]),
	.F(\wbuart_ins/rxfifo/w_first_plus_one [3])
);
defparam \wbuart_ins/rxfifo/w_first_plus_one_3_s2 .INIT=16'h7F80;
LUT4 \wbuart_ins/rxfifo/n33_s2  (
	.I0(\wbuart_ins/rxfifo/n33_8 ),
	.I1(\wbuart_ins/rxfifo/n33_9 ),
	.I2(\wbuart_ins/rx_stb ),
	.I3(\wbuart_ins/rxfifo/n694_5 ),
	.F(\wbuart_ins/rxfifo/n33_6 )
);
defparam \wbuart_ins/rxfifo/n33_s2 .INIT=16'hFFF2;
LUT2 \wbuart_ins/rxfifo/n694_s1  (
	.I0(\wbuart_ins/rxf_wb_read_reg1 ),
	.I1(\wbuart_ins/rxf_wb_read_reg0 ),
	.F(\wbuart_ins/rxfifo/n694_5 )
);
defparam \wbuart_ins/rxfifo/n694_s1 .INIT=4'h4;
LUT4 \wbuart_ins/rxfifo/n33_s3  (
	.I0(\wbuart_ins/rxfifo/n33_10 ),
	.I1(\wbuart_ins/rxfifo/r_last [0]),
	.I2(\wbuart_ins/rxfifo/r_first [0]),
	.I3(\wbuart_ins/rxfifo/n33_11 ),
	.F(\wbuart_ins/rxfifo/n33_7 )
);
defparam \wbuart_ins/rxfifo/n33_s3 .INIT=16'h0041;
LUT4 \wbuart_ins/rxfifo/n731_s13  (
	.I0(\wbuart_ins/rxfifo/n725_2 ),
	.I1(\wbuart_ins/rxfifo/will_underflow ),
	.I2(\wbuart_ins/rxfifo/n694_5 ),
	.I3(\wbuart_ins/rx_stb ),
	.F(\wbuart_ins/rxfifo/n731_19 )
);
defparam \wbuart_ins/rxfifo/n731_s13 .INIT=16'h305F;
LUT4 \wbuart_ins/rxfifo/n788_s7  (
	.I0(\wbuart_ins/rxfifo/n754_2 ),
	.I1(\wbuart_ins/rxfifo/n755_2 ),
	.I2(\wbuart_ins/rxfifo/n756_2 ),
	.I3(\wbuart_ins/rxfifo/n753_2 ),
	.F(\wbuart_ins/rxfifo/n788_11 )
);
defparam \wbuart_ins/rxfifo/n788_s7 .INIT=16'h7F80;
LUT3 \wbuart_ins/rxfifo/n788_s8  (
	.I0(\wbuart_ins/rxfifo/will_overflow ),
	.I1(\wbuart_ins/rxfifo/n1141_5 ),
	.I2(\wbuart_ins/rx_stb ),
	.F(\wbuart_ins/rxfifo/n788_12 )
);
defparam \wbuart_ins/rxfifo/n788_s8 .INIT=8'h10;
LUT4 \wbuart_ins/rxfifo/n788_s9  (
	.I0(\wbuart_ins/rxfifo/n788_12 ),
	.I1(\wbuart_ins/rxfifo/n753_2 ),
	.I2(\wbuart_ins/rxfifo/n744_2 ),
	.I3(\wbuart_ins/rxfifo/n790_14 ),
	.F(\wbuart_ins/rxfifo/n788_13 )
);
defparam \wbuart_ins/rxfifo/n788_s9 .INIT=16'h0FBB;
LUT4 \wbuart_ins/rxfifo/n789_s7  (
	.I0(\wbuart_ins/rxfifo/n755_2 ),
	.I1(\wbuart_ins/rxfifo/n756_2 ),
	.I2(\wbuart_ins/rxfifo/n754_2 ),
	.I3(\wbuart_ins/rxfifo/n788_12 ),
	.F(\wbuart_ins/rxfifo/n789_11 )
);
defparam \wbuart_ins/rxfifo/n789_s7 .INIT=16'h7800;
LUT4 \wbuart_ins/rxfifo/n789_s8  (
	.I0(\wbuart_ins/rxfifo/n788_12 ),
	.I1(\wbuart_ins/rxfifo/n754_2 ),
	.I2(\wbuart_ins/rxfifo/n745_2 ),
	.I3(\wbuart_ins/rxfifo/n790_14 ),
	.F(\wbuart_ins/rxfifo/n789_12 )
);
defparam \wbuart_ins/rxfifo/n789_s8 .INIT=16'h0FBB;
LUT3 \wbuart_ins/rxfifo/n790_s8  (
	.I0(\wbuart_ins/rxfifo/n756_2 ),
	.I1(\wbuart_ins/rxfifo/n788_12 ),
	.I2(\wbuart_ins/rxfifo/n755_2 ),
	.F(\wbuart_ins/rxfifo/n790_12 )
);
defparam \wbuart_ins/rxfifo/n790_s8 .INIT=8'hB4;
LUT4 \wbuart_ins/rxfifo/n33_s4  (
	.I0(\wbuart_ins/rxfifo/r_last [2]),
	.I1(\wbuart_ins/rxfifo/w_first_plus_one [2]),
	.I2(\wbuart_ins/rxfifo/r_last [3]),
	.I3(\wbuart_ins/rxfifo/w_first_plus_one [3]),
	.F(\wbuart_ins/rxfifo/n33_8 )
);
defparam \wbuart_ins/rxfifo/n33_s4 .INIT=16'h9009;
LUT4 \wbuart_ins/rxfifo/n33_s5  (
	.I0(\wbuart_ins/rxfifo/r_first [0]),
	.I1(\wbuart_ins/rxfifo/r_last [1]),
	.I2(\wbuart_ins/rxfifo/r_first [1]),
	.I3(\wbuart_ins/rxfifo/r_last [0]),
	.F(\wbuart_ins/rxfifo/n33_9 )
);
defparam \wbuart_ins/rxfifo/n33_s5 .INIT=16'hBED7;
LUT4 \wbuart_ins/rxfifo/n33_s6  (
	.I0(\wbuart_ins/rxfifo/r_last [2]),
	.I1(\wbuart_ins/rxfifo/r_last [1]),
	.I2(\wbuart_ins/rxfifo/r_first [2]),
	.I3(\wbuart_ins/rxfifo/r_first [1]),
	.F(\wbuart_ins/rxfifo/n33_10 )
);
defparam \wbuart_ins/rxfifo/n33_s6 .INIT=16'hED7B;
LUT4 \wbuart_ins/rxfifo/n33_s7  (
	.I0(\wbuart_ins/rxfifo/r_first [2]),
	.I1(\wbuart_ins/rxfifo/r_first [1]),
	.I2(\wbuart_ins/rxfifo/r_last [3]),
	.I3(\wbuart_ins/rxfifo/r_first [3]),
	.F(\wbuart_ins/rxfifo/n33_11 )
);
defparam \wbuart_ins/rxfifo/n33_s7 .INIT=16'h8778;
LUT4 \wbuart_ins/rxfifo/n600_s3  (
	.I0(\wbuart_ins/rxf_wb_read_reg1 ),
	.I1(\wbuart_ins/rxf_wb_read_reg0 ),
	.I2(\wbuart_ins/rxfifo/n598_1_COUT ),
	.I3(\wbuart_ins/rx_stb ),
	.F(\wbuart_ins/rxfifo/n600_8 )
);
defparam \wbuart_ins/rxfifo/n600_s3 .INIT=16'h004F;
LUT4 \wbuart_ins/rxfifo/r_empty_n_s4  (
	.I0(\wbuart_ins/rx_stb ),
	.I1(\wbuart_ins/rxfifo/will_underflow ),
	.I2(\wbuart_ins/rxf_wb_read_reg1 ),
	.I3(\wbuart_ins/rxf_wb_read_reg0 ),
	.F(\wbuart_ins/rxfifo/r_empty_n_8 )
);
defparam \wbuart_ins/rxfifo/r_empty_n_s4 .INIT=16'hFBFF;
LUT4 \wbuart_ins/rxfifo/will_underflow_s4  (
	.I0(\wbuart_ins/rx_stb ),
	.I1(\wbuart_ins/rxfifo/n592_1_COUT ),
	.I2(\wbuart_ins/rxf_wb_read_reg1 ),
	.I3(\wbuart_ins/rxf_wb_read_reg0 ),
	.F(\wbuart_ins/rxfifo/will_underflow_10 )
);
defparam \wbuart_ins/rxfifo/will_underflow_s4 .INIT=16'hFBFF;
LUT3 \wbuart_ins/rxfifo/n695_s2  (
	.I0(\wbuart_ins/rxfifo/n592_1_COUT ),
	.I1(\wbuart_ins/rxf_wb_read_reg1 ),
	.I2(\wbuart_ins/rxf_wb_read_reg0 ),
	.F(\wbuart_ins/rxfifo/n695_6 )
);
defparam \wbuart_ins/rxfifo/n695_s2 .INIT=8'hEF;
LUT4 \wbuart_ins/rxfifo/r_ovfl_s3  (
	.I0(\wbuart_ins/rxf_wb_read_reg1 ),
	.I1(\wbuart_ins/rxf_wb_read_reg0 ),
	.I2(\wbuart_ins/rx_stb ),
	.I3(\wbuart_ins/rxfifo/will_overflow ),
	.F(\wbuart_ins/rxfifo/r_ovfl_7 )
);
defparam \wbuart_ins/rxfifo/r_ovfl_s3 .INIT=16'hB000;
LUT3 \wbuart_ins/rxfifo/n1141_s1  (
	.I0(\wbuart_ins/rxfifo/will_underflow ),
	.I1(\wbuart_ins/rxf_wb_read_reg1 ),
	.I2(\wbuart_ins/rxf_wb_read_reg0 ),
	.F(\wbuart_ins/rxfifo/n1141_5 )
);
defparam \wbuart_ins/rxfifo/n1141_s1 .INIT=8'h10;
LUT4 \wbuart_ins/rxfifo/n1008_s1  (
	.I0(\wbuart_ins/rxf_wb_read_reg1 ),
	.I1(\wbuart_ins/rxf_wb_read_reg0 ),
	.I2(\wbuart_ins/rxfifo/will_overflow ),
	.I3(\wbuart_ins/rx_stb ),
	.F(\wbuart_ins/rxfifo/n1008_5 )
);
defparam \wbuart_ins/rxfifo/n1008_s1 .INIT=16'h4F00;
LUT4 \wbuart_ins/rxfifo/n790_s9  (
	.I0(\wbuart_ins/rx_stb ),
	.I1(\wbuart_ins/rxfifo/will_underflow ),
	.I2(\wbuart_ins/rxf_wb_read_reg1 ),
	.I3(\wbuart_ins/rxf_wb_read_reg0 ),
	.F(\wbuart_ins/rxfifo/n790_14 )
);
defparam \wbuart_ins/rxfifo/n790_s9 .INIT=16'h0100;
DFFRE \wbuart_ins/rxfifo/r_ovfl_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/r_ovfl_7 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rx_fifo_err )
);
defparam \wbuart_ins/rxfifo/r_ovfl_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rxfifo/r_first_3_s0  (
	.D(\wbuart_ins/rxfifo/w_first_plus_one [3]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/n1008_5 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/r_first [3])
);
defparam \wbuart_ins/rxfifo/r_first_3_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rxfifo/r_first_2_s0  (
	.D(\wbuart_ins/rxfifo/w_first_plus_one [2]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/n1008_5 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/r_first [2])
);
defparam \wbuart_ins/rxfifo/r_first_2_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rxfifo/r_first_1_s0  (
	.D(\wbuart_ins/rxfifo/w_first_plus_one [1]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/n1008_5 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/r_first [1])
);
defparam \wbuart_ins/rxfifo/r_first_1_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rxfifo/r_first_0_s0  (
	.D(\wbuart_ins/rxfifo/w_first_plus_one_0_9 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/n1008_5 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/r_first [0])
);
defparam \wbuart_ins/rxfifo/r_first_0_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rxfifo/r_last_3_s0  (
	.D(\wbuart_ins/rxfifo/r_next [3]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/n1141_5 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/r_last [3])
);
defparam \wbuart_ins/rxfifo/r_last_3_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rxfifo/r_last_2_s0  (
	.D(\wbuart_ins/rxfifo/r_next [2]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/n1141_5 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/r_last [2])
);
defparam \wbuart_ins/rxfifo/r_last_2_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rxfifo/r_last_1_s0  (
	.D(\wbuart_ins/rxfifo/r_next [1]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/n1141_5 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/r_last [1])
);
defparam \wbuart_ins/rxfifo/r_last_1_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rxfifo/r_last_0_s0  (
	.D(\wbuart_ins/rxfifo/r_next [0]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/n1141_5 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/r_last [0])
);
defparam \wbuart_ins/rxfifo/r_last_0_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rxfifo/r_next_3_s0  (
	.D(\wbuart_ins/rxfifo/n607_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/n1141_5 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/r_next [3])
);
defparam \wbuart_ins/rxfifo/r_next_3_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rxfifo/r_next_2_s0  (
	.D(\wbuart_ins/rxfifo/n608_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/n1141_5 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/r_next [2])
);
defparam \wbuart_ins/rxfifo/r_next_2_s0 .INIT=1'b0;
DFFRE \wbuart_ins/rxfifo/r_next_1_s0  (
	.D(\wbuart_ins/rxfifo/n609_5 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/n1141_5 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/r_next [1])
);
defparam \wbuart_ins/rxfifo/r_next_1_s0 .INIT=1'b0;
DFFSE \wbuart_ins/rxfifo/r_next_0_s0  (
	.D(\wbuart_ins/rxfifo/r_last [0]),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/n1141_5 ),
	.SET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/r_next [0])
);
defparam \wbuart_ins/rxfifo/r_next_0_s0 .INIT=1'b1;
DFF \wbuart_ins/rxfifo/fifo_here_7_s0  (
	.D(\wbuart_ins/rxfifo/n643_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here [7])
);
defparam \wbuart_ins/rxfifo/fifo_here_7_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_here_6_s0  (
	.D(\wbuart_ins/rxfifo/n644_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here [6])
);
defparam \wbuart_ins/rxfifo/fifo_here_6_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_here_5_s0  (
	.D(\wbuart_ins/rxfifo/n645_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here [5])
);
defparam \wbuart_ins/rxfifo/fifo_here_5_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_here_4_s0  (
	.D(\wbuart_ins/rxfifo/n646_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here [4])
);
defparam \wbuart_ins/rxfifo/fifo_here_4_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_here_3_s0  (
	.D(\wbuart_ins/rxfifo/n647_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here [3])
);
defparam \wbuart_ins/rxfifo/fifo_here_3_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_here_2_s0  (
	.D(\wbuart_ins/rxfifo/n648_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here [2])
);
defparam \wbuart_ins/rxfifo/fifo_here_2_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_here_1_s0  (
	.D(\wbuart_ins/rxfifo/n649_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here [1])
);
defparam \wbuart_ins/rxfifo/fifo_here_1_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_here_0_s0  (
	.D(\wbuart_ins/rxfifo/n650_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here [0])
);
defparam \wbuart_ins/rxfifo/fifo_here_0_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_next_7_s0  (
	.D(\wbuart_ins/rxfifo/n660_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next [7])
);
defparam \wbuart_ins/rxfifo/fifo_next_7_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_next_6_s0  (
	.D(\wbuart_ins/rxfifo/n661_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next [6])
);
defparam \wbuart_ins/rxfifo/fifo_next_6_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_next_5_s0  (
	.D(\wbuart_ins/rxfifo/n662_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next [5])
);
defparam \wbuart_ins/rxfifo/fifo_next_5_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_next_4_s0  (
	.D(\wbuart_ins/rxfifo/n663_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next [4])
);
defparam \wbuart_ins/rxfifo/fifo_next_4_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_next_3_s0  (
	.D(\wbuart_ins/rxfifo/n664_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next [3])
);
defparam \wbuart_ins/rxfifo/fifo_next_3_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_next_2_s0  (
	.D(\wbuart_ins/rxfifo/n665_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next [2])
);
defparam \wbuart_ins/rxfifo/fifo_next_2_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_next_1_s0  (
	.D(\wbuart_ins/rxfifo/n666_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next [1])
);
defparam \wbuart_ins/rxfifo/fifo_next_1_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/fifo_next_0_s0  (
	.D(\wbuart_ins/rxfifo/n667_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next [0])
);
defparam \wbuart_ins/rxfifo/fifo_next_0_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/r_data_7_s0  (
	.D(\wbuart_ins/rx_uart_data [7]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data [7])
);
defparam \wbuart_ins/rxfifo/r_data_7_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/r_data_6_s0  (
	.D(\wbuart_ins/rx_uart_data [6]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data [6])
);
defparam \wbuart_ins/rxfifo/r_data_6_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/r_data_5_s0  (
	.D(\wbuart_ins/rx_uart_data [5]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data [5])
);
defparam \wbuart_ins/rxfifo/r_data_5_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/r_data_4_s0  (
	.D(\wbuart_ins/rx_uart_data [4]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data [4])
);
defparam \wbuart_ins/rxfifo/r_data_4_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/r_data_3_s0  (
	.D(\wbuart_ins/rx_uart_data [3]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data [3])
);
defparam \wbuart_ins/rxfifo/r_data_3_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/r_data_2_s0  (
	.D(\wbuart_ins/rx_uart_data [2]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data [2])
);
defparam \wbuart_ins/rxfifo/r_data_2_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/r_data_1_s0  (
	.D(\wbuart_ins/rx_uart_data [1]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data [1])
);
defparam \wbuart_ins/rxfifo/r_data_1_s0 .INIT=1'b0;
DFF \wbuart_ins/rxfifo/r_data_0_s0  (
	.D(\wbuart_ins/rx_uart_data [0]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data [0])
);
defparam \wbuart_ins/rxfifo/r_data_0_s0 .INIT=1'b0;
DFFR \wbuart_ins/rxfifo/osrc_1_s0  (
	.D(\wbuart_ins/rxfifo/n695_6 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/rxfifo/will_underflow ),
	.Q(\wbuart_ins/osrc [1])
);
defparam \wbuart_ins/rxfifo/osrc_1_s0 .INIT=1'b0;
DFFR \wbuart_ins/rxfifo/osrc_0_s0  (
	.D(\wbuart_ins/rxfifo/n694_5 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/rxfifo/will_underflow ),
	.Q(\wbuart_ins/osrc [0])
);
defparam \wbuart_ins/rxfifo/osrc_0_s0 .INIT=1'b0;
DFFR \wbuart_ins/rxfifo/r_fill_3_s0  (
	.D(\wbuart_ins/rxfifo/n788_10 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxf_status [1])
);
defparam \wbuart_ins/rxfifo/r_fill_3_s0 .INIT=1'b0;
DFFR \wbuart_ins/rxfifo/r_fill_2_s0  (
	.D(\wbuart_ins/rxfifo/n789_10 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxf_status [4])
);
defparam \wbuart_ins/rxfifo/r_fill_2_s0 .INIT=1'b0;
DFFR \wbuart_ins/rxfifo/r_fill_1_s0  (
	.D(\wbuart_ins/rxfifo/n790_10 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxf_status [3])
);
defparam \wbuart_ins/rxfifo/r_fill_1_s0 .INIT=1'b0;
DFFR \wbuart_ins/rxfifo/r_fill_0_s0  (
	.D(\wbuart_ins/rxfifo/n791_10 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxf_status [2])
);
defparam \wbuart_ins/rxfifo/r_fill_0_s0 .INIT=1'b0;
DFFSE \wbuart_ins/rxfifo/will_underflow_s1  (
	.D(\wbuart_ins/rxfifo/n600_8 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/will_underflow_10 ),
	.SET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/will_underflow )
);
defparam \wbuart_ins/rxfifo/will_underflow_s1 .INIT=1'b1;
DFFRE \wbuart_ins/rxfifo/r_empty_n_s1  (
	.D(\wbuart_ins/rxfifo/n731_18 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/r_empty_n_8 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rx_empty_n )
);
defparam \wbuart_ins/rxfifo/r_empty_n_s1 .INIT=1'b0;
DFFRE \wbuart_ins/rxfifo/will_overflow_s1  (
	.D(\wbuart_ins/rxfifo/n33_4 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/rxfifo/n33_6 ),
	.RESET(\wbuart_ins/n72_5 ),
	.Q(\wbuart_ins/rxfifo/will_overflow )
);
defparam \wbuart_ins/rxfifo/will_overflow_s1 .INIT=1'b0;
RAM16SDP4 \wbuart_ins/rxfifo/n650_s0  (
	.CLK(clk_in),
	.WRE(\wbuart_ins/rx_stb ),
	.DI({\wbuart_ins/rx_uart_data [3:0]}),
	.WAD({\wbuart_ins/rxfifo/r_first [3:0]}),
	.RAD({\wbuart_ins/rxfifo/r_last [3:0]}),
	.DO({\wbuart_ins/rxfifo/n647_2 , \wbuart_ins/rxfifo/n648_2 , \wbuart_ins/rxfifo/n649_2 , \wbuart_ins/rxfifo/n650_3 }));
defparam \wbuart_ins/rxfifo/n650_s0 .INIT_0=16'h0000;
defparam \wbuart_ins/rxfifo/n650_s0 .INIT_1=16'h0000;
defparam \wbuart_ins/rxfifo/n650_s0 .INIT_2=16'h0000;
defparam \wbuart_ins/rxfifo/n650_s0 .INIT_3=16'h0000;
RAM16SDP4 \wbuart_ins/rxfifo/n650_s1  (
	.CLK(clk_in),
	.WRE(\wbuart_ins/rx_stb ),
	.DI({\wbuart_ins/rx_uart_data [7:4]}),
	.WAD({\wbuart_ins/rxfifo/r_first [3:0]}),
	.RAD({\wbuart_ins/rxfifo/r_last [3:0]}),
	.DO({\wbuart_ins/rxfifo/n643_2 , \wbuart_ins/rxfifo/n644_2 , \wbuart_ins/rxfifo/n645_2 , \wbuart_ins/rxfifo/n646_2 }));
defparam \wbuart_ins/rxfifo/n650_s1 .INIT_0=16'h0000;
defparam \wbuart_ins/rxfifo/n650_s1 .INIT_1=16'h0000;
defparam \wbuart_ins/rxfifo/n650_s1 .INIT_2=16'h0000;
defparam \wbuart_ins/rxfifo/n650_s1 .INIT_3=16'h0000;
RAM16SDP4 \wbuart_ins/rxfifo/n667_s0  (
	.CLK(clk_in),
	.WRE(\wbuart_ins/rx_stb ),
	.DI({\wbuart_ins/rx_uart_data [3:0]}),
	.WAD({\wbuart_ins/rxfifo/r_first [3:0]}),
	.RAD({\wbuart_ins/rxfifo/r_next [3:0]}),
	.DO({\wbuart_ins/rxfifo/n664_2 , \wbuart_ins/rxfifo/n665_2 , \wbuart_ins/rxfifo/n666_2 , \wbuart_ins/rxfifo/n667_3 }));
defparam \wbuart_ins/rxfifo/n667_s0 .INIT_0=16'h0000;
defparam \wbuart_ins/rxfifo/n667_s0 .INIT_1=16'h0000;
defparam \wbuart_ins/rxfifo/n667_s0 .INIT_2=16'h0000;
defparam \wbuart_ins/rxfifo/n667_s0 .INIT_3=16'h0000;
RAM16SDP4 \wbuart_ins/rxfifo/n667_s1  (
	.CLK(clk_in),
	.WRE(\wbuart_ins/rx_stb ),
	.DI({\wbuart_ins/rx_uart_data [7:4]}),
	.WAD({\wbuart_ins/rxfifo/r_first [3:0]}),
	.RAD({\wbuart_ins/rxfifo/r_next [3:0]}),
	.DO({\wbuart_ins/rxfifo/n660_2 , \wbuart_ins/rxfifo/n661_2 , \wbuart_ins/rxfifo/n662_2 , \wbuart_ins/rxfifo/n663_2 }));
defparam \wbuart_ins/rxfifo/n667_s1 .INIT_0=16'h0000;
defparam \wbuart_ins/rxfifo/n667_s1 .INIT_1=16'h0000;
defparam \wbuart_ins/rxfifo/n667_s1 .INIT_2=16'h0000;
defparam \wbuart_ins/rxfifo/n667_s1 .INIT_3=16'h0000;
ALU \wbuart_ins/rxfifo/n608_s  (
	.I0(\wbuart_ins/rxfifo/r_last [2]),
	.I1(\wbuart_ins/rxfifo/r_last [1]),
	.I3(GND),
	.CIN(GND),
	.COUT(\wbuart_ins/rxfifo/n608_0_COUT ),
	.SUM(\wbuart_ins/rxfifo/n608_1 )
);
defparam \wbuart_ins/rxfifo/n608_s .ALU_MODE=0;
ALU \wbuart_ins/rxfifo/n607_s  (
	.I0(GND),
	.I1(\wbuart_ins/rxfifo/r_last [3]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n608_0_COUT ),
	.COUT(\wbuart_ins/rxfifo/n607_0_COUT ),
	.SUM(\wbuart_ins/rxfifo/n607_1 )
);
defparam \wbuart_ins/rxfifo/n607_s .ALU_MODE=0;
ALU \wbuart_ins/rxfifo/n756_s  (
	.I0(\wbuart_ins/rxfifo/r_first [0]),
	.I1(\wbuart_ins/rxfifo/r_last [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\wbuart_ins/rxfifo/n756_0_COUT ),
	.SUM(\wbuart_ins/rxfifo/n756_2 )
);
defparam \wbuart_ins/rxfifo/n756_s .ALU_MODE=1;
ALU \wbuart_ins/rxfifo/n755_s  (
	.I0(\wbuart_ins/rxfifo/r_first [1]),
	.I1(\wbuart_ins/rxfifo/r_last [1]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n756_0_COUT ),
	.COUT(\wbuart_ins/rxfifo/n755_0_COUT ),
	.SUM(\wbuart_ins/rxfifo/n755_2 )
);
defparam \wbuart_ins/rxfifo/n755_s .ALU_MODE=1;
ALU \wbuart_ins/rxfifo/n754_s  (
	.I0(\wbuart_ins/rxfifo/r_first [2]),
	.I1(\wbuart_ins/rxfifo/r_last [2]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n755_0_COUT ),
	.COUT(\wbuart_ins/rxfifo/n754_0_COUT ),
	.SUM(\wbuart_ins/rxfifo/n754_2 )
);
defparam \wbuart_ins/rxfifo/n754_s .ALU_MODE=1;
ALU \wbuart_ins/rxfifo/n753_s  (
	.I0(\wbuart_ins/rxfifo/r_first [3]),
	.I1(\wbuart_ins/rxfifo/r_last [3]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n754_0_COUT ),
	.COUT(\wbuart_ins/rxfifo/n753_0_COUT ),
	.SUM(\wbuart_ins/rxfifo/n753_2 )
);
defparam \wbuart_ins/rxfifo/n753_s .ALU_MODE=1;
ALU \wbuart_ins/rxfifo/n747_s  (
	.I0(\wbuart_ins/rxfifo/r_first [0]),
	.I1(\wbuart_ins/rxfifo/r_next [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\wbuart_ins/rxfifo/n747_0_COUT ),
	.SUM(\wbuart_ins/rxfifo/n747_2 )
);
defparam \wbuart_ins/rxfifo/n747_s .ALU_MODE=1;
ALU \wbuart_ins/rxfifo/n746_s  (
	.I0(\wbuart_ins/rxfifo/r_first [1]),
	.I1(\wbuart_ins/rxfifo/r_next [1]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n747_0_COUT ),
	.COUT(\wbuart_ins/rxfifo/n746_0_COUT ),
	.SUM(\wbuart_ins/rxfifo/n746_2 )
);
defparam \wbuart_ins/rxfifo/n746_s .ALU_MODE=1;
ALU \wbuart_ins/rxfifo/n745_s  (
	.I0(\wbuart_ins/rxfifo/r_first [2]),
	.I1(\wbuart_ins/rxfifo/r_next [2]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n746_0_COUT ),
	.COUT(\wbuart_ins/rxfifo/n745_0_COUT ),
	.SUM(\wbuart_ins/rxfifo/n745_2 )
);
defparam \wbuart_ins/rxfifo/n745_s .ALU_MODE=1;
ALU \wbuart_ins/rxfifo/n744_s  (
	.I0(\wbuart_ins/rxfifo/r_first [3]),
	.I1(\wbuart_ins/rxfifo/r_next [3]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n745_0_COUT ),
	.COUT(\wbuart_ins/rxfifo/n744_0_COUT ),
	.SUM(\wbuart_ins/rxfifo/n744_2 )
);
defparam \wbuart_ins/rxfifo/n744_s .ALU_MODE=1;
ALU \wbuart_ins/rxfifo/n589_s0  (
	.I0(\wbuart_ins/rxfifo/r_next [0]),
	.I1(\wbuart_ins/rxfifo/r_first [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\wbuart_ins/rxfifo/n589_1_COUT ),
	.SUM(\wbuart_ins/rxfifo/n589_2 )
);
defparam \wbuart_ins/rxfifo/n589_s0 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n590_s0  (
	.I0(\wbuart_ins/rxfifo/r_next [1]),
	.I1(\wbuart_ins/rxfifo/r_first [1]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n589_1_COUT ),
	.COUT(\wbuart_ins/rxfifo/n590_1_COUT ),
	.SUM(\wbuart_ins/rxfifo/n590_2 )
);
defparam \wbuart_ins/rxfifo/n590_s0 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n591_s0  (
	.I0(\wbuart_ins/rxfifo/r_next [2]),
	.I1(\wbuart_ins/rxfifo/r_first [2]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n590_1_COUT ),
	.COUT(\wbuart_ins/rxfifo/n591_1_COUT ),
	.SUM(\wbuart_ins/rxfifo/n591_2 )
);
defparam \wbuart_ins/rxfifo/n591_s0 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n592_s0  (
	.I0(\wbuart_ins/rxfifo/r_next [3]),
	.I1(\wbuart_ins/rxfifo/r_first [3]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n591_1_COUT ),
	.COUT(\wbuart_ins/rxfifo/n592_1_COUT ),
	.SUM(\wbuart_ins/rxfifo/n592_2 )
);
defparam \wbuart_ins/rxfifo/n592_s0 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n20_s0  (
	.I0(\wbuart_ins/rxfifo/r_first [0]),
	.I1(\wbuart_ins/rxfifo/r_last [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\wbuart_ins/rxfifo/n20_1_COUT ),
	.SUM(\wbuart_ins/rxfifo/n20_2 )
);
defparam \wbuart_ins/rxfifo/n20_s0 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n596_s0  (
	.I0(\wbuart_ins/rxfifo/r_last [1]),
	.I1(\wbuart_ins/rxfifo/r_first [1]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n20_1_COUT ),
	.COUT(\wbuart_ins/rxfifo/n596_1_COUT ),
	.SUM(\wbuart_ins/rxfifo/n596_2 )
);
defparam \wbuart_ins/rxfifo/n596_s0 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n597_s0  (
	.I0(\wbuart_ins/rxfifo/r_last [2]),
	.I1(\wbuart_ins/rxfifo/r_first [2]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n596_1_COUT ),
	.COUT(\wbuart_ins/rxfifo/n597_1_COUT ),
	.SUM(\wbuart_ins/rxfifo/n597_2 )
);
defparam \wbuart_ins/rxfifo/n597_s0 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n598_s0  (
	.I0(\wbuart_ins/rxfifo/r_last [3]),
	.I1(\wbuart_ins/rxfifo/r_first [3]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n597_1_COUT ),
	.COUT(\wbuart_ins/rxfifo/n598_1_COUT ),
	.SUM(\wbuart_ins/rxfifo/n598_2 )
);
defparam \wbuart_ins/rxfifo/n598_s0 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n20_s1  (
	.I0(\wbuart_ins/rxfifo/r_first [0]),
	.I1(\wbuart_ins/rxfifo/r_last [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\wbuart_ins/rxfifo/n20_2_COUT ),
	.SUM(\wbuart_ins/rxfifo/n20_3 )
);
defparam \wbuart_ins/rxfifo/n20_s1 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n596_s1  (
	.I0(\wbuart_ins/rxfifo/r_last [1]),
	.I1(\wbuart_ins/rxfifo/r_first [1]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n20_2_COUT ),
	.COUT(\wbuart_ins/rxfifo/n596_2_COUT ),
	.SUM(\wbuart_ins/rxfifo/n596_3 )
);
defparam \wbuart_ins/rxfifo/n596_s1 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n597_s1  (
	.I0(\wbuart_ins/rxfifo/r_last [2]),
	.I1(\wbuart_ins/rxfifo/r_first [2]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n596_2_COUT ),
	.COUT(\wbuart_ins/rxfifo/n597_2_COUT ),
	.SUM(\wbuart_ins/rxfifo/n597_3 )
);
defparam \wbuart_ins/rxfifo/n597_s1 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n598_s2  (
	.I0(\wbuart_ins/rxfifo/r_last [3]),
	.I1(\wbuart_ins/rxfifo/r_first [3]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n597_2_COUT ),
	.COUT(\wbuart_ins/rxfifo/n720_2 ),
	.SUM(\wbuart_ins/rxfifo/n598_4 )
);
defparam \wbuart_ins/rxfifo/n598_s2 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n589_s1  (
	.I0(\wbuart_ins/rxfifo/r_next [0]),
	.I1(\wbuart_ins/rxfifo/r_first [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\wbuart_ins/rxfifo/n589_2_COUT ),
	.SUM(\wbuart_ins/rxfifo/n589_3 )
);
defparam \wbuart_ins/rxfifo/n589_s1 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n590_s1  (
	.I0(\wbuart_ins/rxfifo/r_next [1]),
	.I1(\wbuart_ins/rxfifo/r_first [1]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n589_2_COUT ),
	.COUT(\wbuart_ins/rxfifo/n590_2_COUT ),
	.SUM(\wbuart_ins/rxfifo/n590_3 )
);
defparam \wbuart_ins/rxfifo/n590_s1 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n591_s1  (
	.I0(\wbuart_ins/rxfifo/r_next [2]),
	.I1(\wbuart_ins/rxfifo/r_first [2]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n590_2_COUT ),
	.COUT(\wbuart_ins/rxfifo/n591_2_COUT ),
	.SUM(\wbuart_ins/rxfifo/n591_3 )
);
defparam \wbuart_ins/rxfifo/n591_s1 .ALU_MODE=3;
ALU \wbuart_ins/rxfifo/n592_s2  (
	.I0(\wbuart_ins/rxfifo/r_next [3]),
	.I1(\wbuart_ins/rxfifo/r_first [3]),
	.I3(GND),
	.CIN(\wbuart_ins/rxfifo/n591_2_COUT ),
	.COUT(\wbuart_ins/rxfifo/n725_2 ),
	.SUM(\wbuart_ins/rxfifo/n592_4 )
);
defparam \wbuart_ins/rxfifo/n592_s2 .ALU_MODE=3;
INV \wbuart_ins/rxfifo/w_first_plus_one_0_s5  (
	.I(\wbuart_ins/rxfifo/r_first [0]),
	.O(\wbuart_ins/rxfifo/w_first_plus_one_0_9 )
);
INV \wbuart_ins/rxfifo/n609_s2  (
	.I(\wbuart_ins/rxfifo/r_last [1]),
	.O(\wbuart_ins/rxfifo/n609_5 )
);
LUT4 \wbuart_ins/txfifo/n33_s1  (
	.I0(\wbuart_ins/txfifo/n33_7 ),
	.I1(\wbuart_ins/will_overflow ),
	.I2(\wbuart_ins/txf_wb_write ),
	.I3(\wbuart_ins/n694_5 ),
	.F(\wbuart_ins/txfifo/n33_4 )
);
defparam \wbuart_ins/txfifo/n33_s1 .INIT=16'hC0EF;
LUT4 \wbuart_ins/txfifo/n731_s12  (
	.I0(\wbuart_ins/txfifo/n720_2 ),
	.I1(\wbuart_ins/txfifo/n1107_5 ),
	.I2(\wbuart_ins/txfifo/n731_21 ),
	.I3(\wbuart_ins/txf_wb_write ),
	.F(\wbuart_ins/txfifo/n731_18 )
);
defparam \wbuart_ins/txfifo/n731_s12 .INIT=16'hBBF0;
LUT4 \wbuart_ins/txfifo/n754_s7  (
	.I0(\wbuart_ins/txfifo/n754_16 ),
	.I1(\wbuart_ins/txfifo/n754_19 ),
	.I2(\wbuart_ins/txfifo/n754_17 ),
	.I3(\wbuart_ins/txfifo/n754_21 ),
	.F(\wbuart_ins/txfifo/n754_13 )
);
defparam \wbuart_ins/txfifo/n754_s7 .INIT=16'hF888;
LUT2 \wbuart_ins/txfifo/n755_s6  (
	.I0(\wbuart_ins/txfifo/n755_12 ),
	.I1(\wbuart_ins/txfifo/n754_23 ),
	.F(\wbuart_ins/txfifo/n755_11 )
);
defparam \wbuart_ins/txfifo/n755_s6 .INIT=4'h8;
LUT4 \wbuart_ins/txfifo/n756_s6  (
	.I0(\wbuart_ins/txfifo/n754_19 ),
	.I1(\wbuart_ins/txfifo/n754_21 ),
	.I2(\wbuart_ins/txf_status [2]),
	.I3(\wbuart_ins/txf_status [3]),
	.F(\wbuart_ins/txfifo/n756_11 )
);
defparam \wbuart_ins/txfifo/n756_s6 .INIT=16'hCAAC;
LUT2 \wbuart_ins/txfifo/n757_s6  (
	.I0(\wbuart_ins/txf_status [2]),
	.I1(\wbuart_ins/txfifo/n754_23 ),
	.F(\wbuart_ins/txfifo/n757_11 )
);
defparam \wbuart_ins/txfifo/n757_s6 .INIT=4'h4;
LUT2 \wbuart_ins/txfifo/w_first_plus_one_1_s3  (
	.I0(\wbuart_ins/txfifo/r_first [0]),
	.I1(\wbuart_ins/txfifo/r_first [1]),
	.F(\wbuart_ins/txfifo/w_first_plus_one [1])
);
defparam \wbuart_ins/txfifo/w_first_plus_one_1_s3 .INIT=4'h6;
LUT3 \wbuart_ins/txfifo/w_first_plus_one_2_s3  (
	.I0(\wbuart_ins/txfifo/r_first [0]),
	.I1(\wbuart_ins/txfifo/r_first [1]),
	.I2(\wbuart_ins/txfifo/r_first [2]),
	.F(\wbuart_ins/txfifo/w_first_plus_one [2])
);
defparam \wbuart_ins/txfifo/w_first_plus_one_2_s3 .INIT=8'h78;
LUT4 \wbuart_ins/txfifo/w_first_plus_one_3_s2  (
	.I0(\wbuart_ins/txfifo/r_first [0]),
	.I1(\wbuart_ins/txfifo/r_first [2]),
	.I2(\wbuart_ins/txfifo/r_first [1]),
	.I3(\wbuart_ins/txfifo/r_first [3]),
	.F(\wbuart_ins/txfifo/w_first_plus_one [3])
);
defparam \wbuart_ins/txfifo/w_first_plus_one_3_s2 .INIT=16'h7F80;
LUT4 \wbuart_ins/txfifo/n33_s2  (
	.I0(\wbuart_ins/txfifo/n33_8 ),
	.I1(\wbuart_ins/txfifo/n33_9 ),
	.I2(\wbuart_ins/txf_wb_write ),
	.I3(\wbuart_ins/n694_5 ),
	.F(\wbuart_ins/txfifo/n33_6 )
);
defparam \wbuart_ins/txfifo/n33_s2 .INIT=16'hFFF2;
LUT2 \wbuart_ins/txfifo/n694_s1  (
	.I0(\wbuart_ins/tx_busy ),
	.I1(\wbuart_ins/tx_empty_n ),
	.F(\wbuart_ins/n694_5 )
);
defparam \wbuart_ins/txfifo/n694_s1 .INIT=4'h4;
LUT4 \wbuart_ins/txfifo/n33_s3  (
	.I0(\wbuart_ins/txfifo/n33_10 ),
	.I1(\wbuart_ins/txfifo/r_last [1]),
	.I2(\wbuart_ins/txfifo/r_first [1]),
	.I3(\wbuart_ins/txfifo/n33_11 ),
	.F(\wbuart_ins/txfifo/n33_7 )
);
defparam \wbuart_ins/txfifo/n33_s3 .INIT=16'h0014;
LUT4 \wbuart_ins/txfifo/n754_s10  (
	.I0(\wbuart_ins/txf_status [2]),
	.I1(\wbuart_ins/txf_status [4]),
	.I2(\wbuart_ins/txf_status [3]),
	.I3(\wbuart_ins/txf_status [1]),
	.F(\wbuart_ins/txfifo/n754_16 )
);
defparam \wbuart_ins/txfifo/n754_s10 .INIT=16'h7F80;
LUT4 \wbuart_ins/txfifo/n754_s11  (
	.I0(\wbuart_ins/txf_status [2]),
	.I1(\wbuart_ins/txf_status [4]),
	.I2(\wbuart_ins/txf_status [3]),
	.I3(\wbuart_ins/txf_status [1]),
	.F(\wbuart_ins/txfifo/n754_17 )
);
defparam \wbuart_ins/txfifo/n754_s11 .INIT=16'hFE01;
LUT4 \wbuart_ins/txfifo/n755_s7  (
	.I0(\wbuart_ins/txf_status [2]),
	.I1(\wbuart_ins/txf_status [3]),
	.I2(\wbuart_ins/txfifo/n754_19 ),
	.I3(\wbuart_ins/txf_status [4]),
	.F(\wbuart_ins/txfifo/n755_12 )
);
defparam \wbuart_ins/txfifo/n755_s7 .INIT=16'h7E81;
LUT4 \wbuart_ins/txfifo/n33_s4  (
	.I0(\wbuart_ins/txfifo/r_last [2]),
	.I1(\wbuart_ins/txfifo/w_first_plus_one [2]),
	.I2(\wbuart_ins/txfifo/r_last [3]),
	.I3(\wbuart_ins/txfifo/w_first_plus_one [3]),
	.F(\wbuart_ins/txfifo/n33_8 )
);
defparam \wbuart_ins/txfifo/n33_s4 .INIT=16'h9009;
LUT4 \wbuart_ins/txfifo/n33_s5  (
	.I0(\wbuart_ins/txfifo/r_first [0]),
	.I1(\wbuart_ins/txfifo/r_last [1]),
	.I2(\wbuart_ins/txfifo/r_first [1]),
	.I3(\wbuart_ins/txfifo/r_last [0]),
	.F(\wbuart_ins/txfifo/n33_9 )
);
defparam \wbuart_ins/txfifo/n33_s5 .INIT=16'hBED7;
LUT4 \wbuart_ins/txfifo/n33_s6  (
	.I0(\wbuart_ins/txfifo/r_last [2]),
	.I1(\wbuart_ins/txfifo/r_first [2]),
	.I2(\wbuart_ins/txfifo/r_first [1]),
	.I3(\wbuart_ins/txfifo/n33_12 ),
	.F(\wbuart_ins/txfifo/n33_10 )
);
defparam \wbuart_ins/txfifo/n33_s6 .INIT=16'hBFD6;
LUT2 \wbuart_ins/txfifo/n33_s7  (
	.I0(\wbuart_ins/txfifo/r_first [0]),
	.I1(\wbuart_ins/txfifo/r_last [0]),
	.F(\wbuart_ins/txfifo/n33_11 )
);
defparam \wbuart_ins/txfifo/n33_s7 .INIT=4'h6;
LUT2 \wbuart_ins/txfifo/n33_s8  (
	.I0(\wbuart_ins/txfifo/r_last [3]),
	.I1(\wbuart_ins/txfifo/r_first [3]),
	.F(\wbuart_ins/txfifo/n33_12 )
);
defparam \wbuart_ins/txfifo/n33_s8 .INIT=4'h6;
LUT3 \wbuart_ins/txfifo/n754_s12  (
	.I0(\wbuart_ins/txf_wb_write_reg1 ),
	.I1(\wbuart_ins/txf_wb_write_reg0 ),
	.I2(\wbuart_ins/txfifo/n1107_5 ),
	.F(\wbuart_ins/txfifo/n754_19 )
);
defparam \wbuart_ins/txfifo/n754_s12 .INIT=8'hB0;
LUT4 \wbuart_ins/txfifo/n754_s13  (
	.I0(\wbuart_ins/will_overflow ),
	.I1(\wbuart_ins/txfifo/n1107_5 ),
	.I2(\wbuart_ins/txf_wb_write_reg1 ),
	.I3(\wbuart_ins/txf_wb_write_reg0 ),
	.F(\wbuart_ins/txfifo/n754_21 )
);
defparam \wbuart_ins/txfifo/n754_s13 .INIT=16'h0100;
LUT4 \wbuart_ins/txfifo/n600_s3  (
	.I0(\wbuart_ins/n694_5 ),
	.I1(\wbuart_ins/txfifo/n598_1_COUT ),
	.I2(\wbuart_ins/txf_wb_write_reg1 ),
	.I3(\wbuart_ins/txf_wb_write_reg0 ),
	.F(\wbuart_ins/txfifo/n600_8 )
);
defparam \wbuart_ins/txfifo/n600_s3 .INIT=16'hB0BB;
LUT4 \wbuart_ins/txfifo/r_empty_n_s4  (
	.I0(\wbuart_ins/txf_wb_write_reg1 ),
	.I1(\wbuart_ins/txf_wb_write_reg0 ),
	.I2(\wbuart_ins/txfifo/will_underflow ),
	.I3(\wbuart_ins/n694_5 ),
	.F(\wbuart_ins/txfifo/r_empty_n_8 )
);
defparam \wbuart_ins/txfifo/r_empty_n_s4 .INIT=16'h4FFF;
LUT4 \wbuart_ins/txfifo/will_underflow_s4  (
	.I0(\wbuart_ins/txf_wb_write_reg1 ),
	.I1(\wbuart_ins/txf_wb_write_reg0 ),
	.I2(\wbuart_ins/txfifo/n592_1_COUT ),
	.I3(\wbuart_ins/n694_5 ),
	.F(\wbuart_ins/txfifo/will_underflow_10 )
);
defparam \wbuart_ins/txfifo/will_underflow_s4 .INIT=16'h4FFF;
LUT4 \wbuart_ins/txfifo/r_ovfl_s3  (
	.I0(\wbuart_ins/n694_5 ),
	.I1(\wbuart_ins/txf_wb_write_reg1 ),
	.I2(\wbuart_ins/txf_wb_write_reg0 ),
	.I3(\wbuart_ins/will_overflow ),
	.F(\wbuart_ins/txfifo/r_ovfl_7 )
);
defparam \wbuart_ins/txfifo/r_ovfl_s3 .INIT=16'h1000;
LUT4 \wbuart_ins/txfifo/n974_s1  (
	.I0(\wbuart_ins/n694_5 ),
	.I1(\wbuart_ins/will_overflow ),
	.I2(\wbuart_ins/txf_wb_write_reg1 ),
	.I3(\wbuart_ins/txf_wb_write_reg0 ),
	.F(\wbuart_ins/txfifo/n974_5 )
);
defparam \wbuart_ins/txfifo/n974_s1 .INIT=16'h0B00;
LUT4 \wbuart_ins/txfifo/n731_s14  (
	.I0(\wbuart_ins/txfifo/n725_2 ),
	.I1(\wbuart_ins/txfifo/n720_2 ),
	.I2(\wbuart_ins/tx_busy ),
	.I3(\wbuart_ins/tx_empty_n ),
	.F(\wbuart_ins/txfifo/n731_21 )
);
defparam \wbuart_ins/txfifo/n731_s14 .INIT=16'hCACC;
LUT3 \wbuart_ins/txfifo/n695_s2  (
	.I0(\wbuart_ins/txfifo/n592_1_COUT ),
	.I1(\wbuart_ins/tx_busy ),
	.I2(\wbuart_ins/tx_empty_n ),
	.F(\wbuart_ins/txfifo/n695_6 )
);
defparam \wbuart_ins/txfifo/n695_s2 .INIT=8'hEF;
LUT3 \wbuart_ins/txfifo/n1107_s1  (
	.I0(\wbuart_ins/txfifo/will_underflow ),
	.I1(\wbuart_ins/tx_busy ),
	.I2(\wbuart_ins/tx_empty_n ),
	.F(\wbuart_ins/txfifo/n1107_5 )
);
defparam \wbuart_ins/txfifo/n1107_s1 .INIT=8'h10;
LUT4 \wbuart_ins/txfifo/n754_s14  (
	.I0(\wbuart_ins/txfifo/n754_21 ),
	.I1(\wbuart_ins/txf_wb_write_reg1 ),
	.I2(\wbuart_ins/txf_wb_write_reg0 ),
	.I3(\wbuart_ins/txfifo/n1107_5 ),
	.F(\wbuart_ins/txfifo/n754_23 )
);
defparam \wbuart_ins/txfifo/n754_s14 .INIT=16'hEFAA;
DFFRE \wbuart_ins/txfifo/r_ovfl_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/r_ovfl_7 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txf_err )
);
defparam \wbuart_ins/txfifo/r_ovfl_s0 .INIT=1'b0;
DFFRE \wbuart_ins/txfifo/r_first_3_s0  (
	.D(\wbuart_ins/txfifo/w_first_plus_one [3]),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n974_5 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txfifo/r_first [3])
);
defparam \wbuart_ins/txfifo/r_first_3_s0 .INIT=1'b0;
DFFRE \wbuart_ins/txfifo/r_first_2_s0  (
	.D(\wbuart_ins/txfifo/w_first_plus_one [2]),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n974_5 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txfifo/r_first [2])
);
defparam \wbuart_ins/txfifo/r_first_2_s0 .INIT=1'b0;
DFFRE \wbuart_ins/txfifo/r_first_1_s0  (
	.D(\wbuart_ins/txfifo/w_first_plus_one [1]),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n974_5 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txfifo/r_first [1])
);
defparam \wbuart_ins/txfifo/r_first_1_s0 .INIT=1'b0;
DFFRE \wbuart_ins/txfifo/r_first_0_s0  (
	.D(\wbuart_ins/txfifo/w_first_plus_one_0_9 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n974_5 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txfifo/r_first [0])
);
defparam \wbuart_ins/txfifo/r_first_0_s0 .INIT=1'b0;
DFFRE \wbuart_ins/txfifo/r_last_3_s0  (
	.D(\wbuart_ins/txfifo/r_next [3]),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n1107_5 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txfifo/r_last [3])
);
defparam \wbuart_ins/txfifo/r_last_3_s0 .INIT=1'b0;
DFFRE \wbuart_ins/txfifo/r_last_2_s0  (
	.D(\wbuart_ins/txfifo/r_next [2]),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n1107_5 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txfifo/r_last [2])
);
defparam \wbuart_ins/txfifo/r_last_2_s0 .INIT=1'b0;
DFFRE \wbuart_ins/txfifo/r_last_1_s0  (
	.D(\wbuart_ins/txfifo/r_next [1]),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n1107_5 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txfifo/r_last [1])
);
defparam \wbuart_ins/txfifo/r_last_1_s0 .INIT=1'b0;
DFFRE \wbuart_ins/txfifo/r_last_0_s0  (
	.D(\wbuart_ins/txfifo/r_next [0]),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n1107_5 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txfifo/r_last [0])
);
defparam \wbuart_ins/txfifo/r_last_0_s0 .INIT=1'b0;
DFFRE \wbuart_ins/txfifo/r_next_3_s0  (
	.D(\wbuart_ins/txfifo/n607_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n1107_5 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txfifo/r_next [3])
);
defparam \wbuart_ins/txfifo/r_next_3_s0 .INIT=1'b0;
DFFRE \wbuart_ins/txfifo/r_next_2_s0  (
	.D(\wbuart_ins/txfifo/n608_1 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n1107_5 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txfifo/r_next [2])
);
defparam \wbuart_ins/txfifo/r_next_2_s0 .INIT=1'b0;
DFFRE \wbuart_ins/txfifo/r_next_1_s0  (
	.D(\wbuart_ins/txfifo/n609_5 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n1107_5 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txfifo/r_next [1])
);
defparam \wbuart_ins/txfifo/r_next_1_s0 .INIT=1'b0;
DFFSE \wbuart_ins/txfifo/r_next_0_s0  (
	.D(\wbuart_ins/txfifo/r_last [0]),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n1107_5 ),
	.SET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txfifo/r_next [0])
);
defparam \wbuart_ins/txfifo/r_next_0_s0 .INIT=1'b1;
DFF \wbuart_ins/txfifo/fifo_here_7_s0  (
	.D(\wbuart_ins/txfifo/n643_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here_0 [7])
);
defparam \wbuart_ins/txfifo/fifo_here_7_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_here_6_s0  (
	.D(\wbuart_ins/txfifo/n644_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here_0 [6])
);
defparam \wbuart_ins/txfifo/fifo_here_6_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_here_5_s0  (
	.D(\wbuart_ins/txfifo/n645_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here_0 [5])
);
defparam \wbuart_ins/txfifo/fifo_here_5_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_here_4_s0  (
	.D(\wbuart_ins/txfifo/n646_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here_0 [4])
);
defparam \wbuart_ins/txfifo/fifo_here_4_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_here_3_s0  (
	.D(\wbuart_ins/txfifo/n647_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here_0 [3])
);
defparam \wbuart_ins/txfifo/fifo_here_3_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_here_2_s0  (
	.D(\wbuart_ins/txfifo/n648_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here_0 [2])
);
defparam \wbuart_ins/txfifo/fifo_here_2_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_here_1_s0  (
	.D(\wbuart_ins/txfifo/n649_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here_0 [1])
);
defparam \wbuart_ins/txfifo/fifo_here_1_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_here_0_s0  (
	.D(\wbuart_ins/txfifo/n650_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_here_0 [0])
);
defparam \wbuart_ins/txfifo/fifo_here_0_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_next_7_s0  (
	.D(\wbuart_ins/txfifo/n660_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next_0 [7])
);
defparam \wbuart_ins/txfifo/fifo_next_7_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_next_6_s0  (
	.D(\wbuart_ins/txfifo/n661_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next_0 [6])
);
defparam \wbuart_ins/txfifo/fifo_next_6_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_next_5_s0  (
	.D(\wbuart_ins/txfifo/n662_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next_0 [5])
);
defparam \wbuart_ins/txfifo/fifo_next_5_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_next_4_s0  (
	.D(\wbuart_ins/txfifo/n663_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next_0 [4])
);
defparam \wbuart_ins/txfifo/fifo_next_4_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_next_3_s0  (
	.D(\wbuart_ins/txfifo/n664_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next_0 [3])
);
defparam \wbuart_ins/txfifo/fifo_next_3_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_next_2_s0  (
	.D(\wbuart_ins/txfifo/n665_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next_0 [2])
);
defparam \wbuart_ins/txfifo/fifo_next_2_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_next_1_s0  (
	.D(\wbuart_ins/txfifo/n666_2 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next_0 [1])
);
defparam \wbuart_ins/txfifo/fifo_next_1_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/fifo_next_0_s0  (
	.D(\wbuart_ins/txfifo/n667_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/fifo_next_0 [0])
);
defparam \wbuart_ins/txfifo/fifo_next_0_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/r_data_7_s0  (
	.D(\wbuart_ins/txf_wb_data [7]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data_0 [7])
);
defparam \wbuart_ins/txfifo/r_data_7_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/r_data_6_s0  (
	.D(\wbuart_ins/txf_wb_data [6]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data_0 [6])
);
defparam \wbuart_ins/txfifo/r_data_6_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/r_data_5_s0  (
	.D(\wbuart_ins/txf_wb_data [5]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data_0 [5])
);
defparam \wbuart_ins/txfifo/r_data_5_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/r_data_4_s0  (
	.D(\wbuart_ins/txf_wb_data [4]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data_0 [4])
);
defparam \wbuart_ins/txfifo/r_data_4_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/r_data_3_s0  (
	.D(\wbuart_ins/txf_wb_data [3]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data_0 [3])
);
defparam \wbuart_ins/txfifo/r_data_3_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/r_data_2_s0  (
	.D(\wbuart_ins/txf_wb_data [2]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data_0 [2])
);
defparam \wbuart_ins/txfifo/r_data_2_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/r_data_1_s0  (
	.D(\wbuart_ins/txf_wb_data [1]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data_0 [1])
);
defparam \wbuart_ins/txfifo/r_data_1_s0 .INIT=1'b0;
DFF \wbuart_ins/txfifo/r_data_0_s0  (
	.D(\wbuart_ins/txf_wb_data [0]),
	.CLK(clk_in),
	.Q(\wbuart_ins/r_data_0 [0])
);
defparam \wbuart_ins/txfifo/r_data_0_s0 .INIT=1'b0;
DFFR \wbuart_ins/txfifo/osrc_1_s0  (
	.D(\wbuart_ins/txfifo/n695_6 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/txfifo/will_underflow ),
	.Q(\wbuart_ins/osrc_0 [1])
);
defparam \wbuart_ins/txfifo/osrc_1_s0 .INIT=1'b0;
DFFR \wbuart_ins/txfifo/osrc_0_s0  (
	.D(\wbuart_ins/n694_5 ),
	.CLK(clk_in),
	.RESET(\wbuart_ins/txfifo/will_underflow ),
	.Q(\wbuart_ins/osrc_0 [0])
);
defparam \wbuart_ins/txfifo/osrc_0_s0 .INIT=1'b0;
DFFSE \wbuart_ins/txfifo/will_underflow_s1  (
	.D(\wbuart_ins/txfifo/n600_8 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/will_underflow_10 ),
	.SET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txfifo/will_underflow )
);
defparam \wbuart_ins/txfifo/will_underflow_s1 .INIT=1'b1;
DFFRE \wbuart_ins/txfifo/r_empty_n_s1  (
	.D(\wbuart_ins/txfifo/n731_18 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/r_empty_n_8 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/tx_empty_n )
);
defparam \wbuart_ins/txfifo/r_empty_n_s1 .INIT=1'b0;
DFFSE \wbuart_ins/txfifo/r_fill_3_s1  (
	.D(\wbuart_ins/txfifo/n754_13 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n754_23 ),
	.SET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txf_status [1])
);
defparam \wbuart_ins/txfifo/r_fill_3_s1 .INIT=1'b1;
DFFSE \wbuart_ins/txfifo/r_fill_2_s1  (
	.D(\wbuart_ins/txfifo/n755_11 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n754_23 ),
	.SET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txf_status [4])
);
defparam \wbuart_ins/txfifo/r_fill_2_s1 .INIT=1'b1;
DFFSE \wbuart_ins/txfifo/r_fill_1_s1  (
	.D(\wbuart_ins/txfifo/n756_11 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n754_23 ),
	.SET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txf_status [3])
);
defparam \wbuart_ins/txfifo/r_fill_1_s1 .INIT=1'b1;
DFFSE \wbuart_ins/txfifo/r_fill_0_s1  (
	.D(\wbuart_ins/txfifo/n757_11 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n754_23 ),
	.SET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/txf_status [2])
);
defparam \wbuart_ins/txfifo/r_fill_0_s1 .INIT=1'b1;
DFFRE \wbuart_ins/txfifo/will_overflow_s1  (
	.D(\wbuart_ins/txfifo/n33_4 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/txfifo/n33_6 ),
	.RESET(\wbuart_ins/tx_uart_reset ),
	.Q(\wbuart_ins/will_overflow )
);
defparam \wbuart_ins/txfifo/will_overflow_s1 .INIT=1'b0;
RAM16SDP4 \wbuart_ins/txfifo/n650_s0  (
	.CLK(clk_in),
	.WRE(\wbuart_ins/txf_wb_write ),
	.DI({\wbuart_ins/txf_wb_data [3:0]}),
	.WAD({\wbuart_ins/txfifo/r_first [3:0]}),
	.RAD({\wbuart_ins/txfifo/r_last [3:0]}),
	.DO({\wbuart_ins/txfifo/n647_2 , \wbuart_ins/txfifo/n648_2 , \wbuart_ins/txfifo/n649_2 , \wbuart_ins/txfifo/n650_3 }));
defparam \wbuart_ins/txfifo/n650_s0 .INIT_0=16'h0000;
defparam \wbuart_ins/txfifo/n650_s0 .INIT_1=16'h0000;
defparam \wbuart_ins/txfifo/n650_s0 .INIT_2=16'h0000;
defparam \wbuart_ins/txfifo/n650_s0 .INIT_3=16'h0000;
RAM16SDP4 \wbuart_ins/txfifo/n650_s1  (
	.CLK(clk_in),
	.WRE(\wbuart_ins/txf_wb_write ),
	.DI({\wbuart_ins/txf_wb_data [7:4]}),
	.WAD({\wbuart_ins/txfifo/r_first [3:0]}),
	.RAD({\wbuart_ins/txfifo/r_last [3:0]}),
	.DO({\wbuart_ins/txfifo/n643_2 , \wbuart_ins/txfifo/n644_2 , \wbuart_ins/txfifo/n645_2 , \wbuart_ins/txfifo/n646_2 }));
defparam \wbuart_ins/txfifo/n650_s1 .INIT_0=16'h0000;
defparam \wbuart_ins/txfifo/n650_s1 .INIT_1=16'h0000;
defparam \wbuart_ins/txfifo/n650_s1 .INIT_2=16'h0000;
defparam \wbuart_ins/txfifo/n650_s1 .INIT_3=16'h0000;
RAM16SDP4 \wbuart_ins/txfifo/n667_s0  (
	.CLK(clk_in),
	.WRE(\wbuart_ins/txf_wb_write ),
	.DI({\wbuart_ins/txf_wb_data [3:0]}),
	.WAD({\wbuart_ins/txfifo/r_first [3:0]}),
	.RAD({\wbuart_ins/txfifo/r_next [3:0]}),
	.DO({\wbuart_ins/txfifo/n664_2 , \wbuart_ins/txfifo/n665_2 , \wbuart_ins/txfifo/n666_2 , \wbuart_ins/txfifo/n667_3 }));
defparam \wbuart_ins/txfifo/n667_s0 .INIT_0=16'h0000;
defparam \wbuart_ins/txfifo/n667_s0 .INIT_1=16'h0000;
defparam \wbuart_ins/txfifo/n667_s0 .INIT_2=16'h0000;
defparam \wbuart_ins/txfifo/n667_s0 .INIT_3=16'h0000;
RAM16SDP4 \wbuart_ins/txfifo/n667_s1  (
	.CLK(clk_in),
	.WRE(\wbuart_ins/txf_wb_write ),
	.DI({\wbuart_ins/txf_wb_data [7:4]}),
	.WAD({\wbuart_ins/txfifo/r_first [3:0]}),
	.RAD({\wbuart_ins/txfifo/r_next [3:0]}),
	.DO({\wbuart_ins/txfifo/n660_2 , \wbuart_ins/txfifo/n661_2 , \wbuart_ins/txfifo/n662_2 , \wbuart_ins/txfifo/n663_2 }));
defparam \wbuart_ins/txfifo/n667_s1 .INIT_0=16'h0000;
defparam \wbuart_ins/txfifo/n667_s1 .INIT_1=16'h0000;
defparam \wbuart_ins/txfifo/n667_s1 .INIT_2=16'h0000;
defparam \wbuart_ins/txfifo/n667_s1 .INIT_3=16'h0000;
ALU \wbuart_ins/txfifo/n608_s  (
	.I0(\wbuart_ins/txfifo/r_last [2]),
	.I1(\wbuart_ins/txfifo/r_last [1]),
	.I3(GND),
	.CIN(GND),
	.COUT(\wbuart_ins/txfifo/n608_0_COUT ),
	.SUM(\wbuart_ins/txfifo/n608_1 )
);
defparam \wbuart_ins/txfifo/n608_s .ALU_MODE=0;
ALU \wbuart_ins/txfifo/n607_s  (
	.I0(GND),
	.I1(\wbuart_ins/txfifo/r_last [3]),
	.I3(GND),
	.CIN(\wbuart_ins/txfifo/n608_0_COUT ),
	.COUT(\wbuart_ins/txfifo/n607_0_COUT ),
	.SUM(\wbuart_ins/txfifo/n607_1 )
);
defparam \wbuart_ins/txfifo/n607_s .ALU_MODE=0;
ALU \wbuart_ins/txfifo/n589_s0  (
	.I0(\wbuart_ins/txfifo/r_next [0]),
	.I1(\wbuart_ins/txfifo/r_first [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\wbuart_ins/txfifo/n589_1_COUT ),
	.SUM(\wbuart_ins/txfifo/n589_2 )
);
defparam \wbuart_ins/txfifo/n589_s0 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n590_s0  (
	.I0(\wbuart_ins/txfifo/r_next [1]),
	.I1(\wbuart_ins/txfifo/r_first [1]),
	.I3(GND),
	.CIN(\wbuart_ins/txfifo/n589_1_COUT ),
	.COUT(\wbuart_ins/txfifo/n590_1_COUT ),
	.SUM(\wbuart_ins/txfifo/n590_2 )
);
defparam \wbuart_ins/txfifo/n590_s0 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n591_s0  (
	.I0(\wbuart_ins/txfifo/r_next [2]),
	.I1(\wbuart_ins/txfifo/r_first [2]),
	.I3(GND),
	.CIN(\wbuart_ins/txfifo/n590_1_COUT ),
	.COUT(\wbuart_ins/txfifo/n591_1_COUT ),
	.SUM(\wbuart_ins/txfifo/n591_2 )
);
defparam \wbuart_ins/txfifo/n591_s0 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n592_s0  (
	.I0(\wbuart_ins/txfifo/r_next [3]),
	.I1(\wbuart_ins/txfifo/r_first [3]),
	.I3(GND),
	.CIN(\wbuart_ins/txfifo/n591_1_COUT ),
	.COUT(\wbuart_ins/txfifo/n592_1_COUT ),
	.SUM(\wbuart_ins/txfifo/n592_2 )
);
defparam \wbuart_ins/txfifo/n592_s0 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n20_s0  (
	.I0(\wbuart_ins/txfifo/r_first [0]),
	.I1(\wbuart_ins/txfifo/r_last [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\wbuart_ins/txfifo/n20_1_COUT ),
	.SUM(\wbuart_ins/txfifo/n20_2 )
);
defparam \wbuart_ins/txfifo/n20_s0 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n596_s0  (
	.I0(\wbuart_ins/txfifo/r_last [1]),
	.I1(\wbuart_ins/txfifo/r_first [1]),
	.I3(GND),
	.CIN(\wbuart_ins/txfifo/n20_1_COUT ),
	.COUT(\wbuart_ins/txfifo/n596_1_COUT ),
	.SUM(\wbuart_ins/txfifo/n596_2 )
);
defparam \wbuart_ins/txfifo/n596_s0 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n597_s0  (
	.I0(\wbuart_ins/txfifo/r_last [2]),
	.I1(\wbuart_ins/txfifo/r_first [2]),
	.I3(GND),
	.CIN(\wbuart_ins/txfifo/n596_1_COUT ),
	.COUT(\wbuart_ins/txfifo/n597_1_COUT ),
	.SUM(\wbuart_ins/txfifo/n597_2 )
);
defparam \wbuart_ins/txfifo/n597_s0 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n598_s0  (
	.I0(\wbuart_ins/txfifo/r_last [3]),
	.I1(\wbuart_ins/txfifo/r_first [3]),
	.I3(GND),
	.CIN(\wbuart_ins/txfifo/n597_1_COUT ),
	.COUT(\wbuart_ins/txfifo/n598_1_COUT ),
	.SUM(\wbuart_ins/txfifo/n598_2 )
);
defparam \wbuart_ins/txfifo/n598_s0 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n20_s1  (
	.I0(\wbuart_ins/txfifo/r_first [0]),
	.I1(\wbuart_ins/txfifo/r_last [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\wbuart_ins/txfifo/n20_2_COUT ),
	.SUM(\wbuart_ins/txfifo/n20_3 )
);
defparam \wbuart_ins/txfifo/n20_s1 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n596_s1  (
	.I0(\wbuart_ins/txfifo/r_last [1]),
	.I1(\wbuart_ins/txfifo/r_first [1]),
	.I3(GND),
	.CIN(\wbuart_ins/txfifo/n20_2_COUT ),
	.COUT(\wbuart_ins/txfifo/n596_2_COUT ),
	.SUM(\wbuart_ins/txfifo/n596_3 )
);
defparam \wbuart_ins/txfifo/n596_s1 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n597_s1  (
	.I0(\wbuart_ins/txfifo/r_last [2]),
	.I1(\wbuart_ins/txfifo/r_first [2]),
	.I3(GND),
	.CIN(\wbuart_ins/txfifo/n596_2_COUT ),
	.COUT(\wbuart_ins/txfifo/n597_2_COUT ),
	.SUM(\wbuart_ins/txfifo/n597_3 )
);
defparam \wbuart_ins/txfifo/n597_s1 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n598_s2  (
	.I0(\wbuart_ins/txfifo/r_last [3]),
	.I1(\wbuart_ins/txfifo/r_first [3]),
	.I3(GND),
	.CIN(\wbuart_ins/txfifo/n597_2_COUT ),
	.COUT(\wbuart_ins/txfifo/n720_2 ),
	.SUM(\wbuart_ins/txfifo/n598_4 )
);
defparam \wbuart_ins/txfifo/n598_s2 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n589_s1  (
	.I0(\wbuart_ins/txfifo/r_next [0]),
	.I1(\wbuart_ins/txfifo/r_first [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\wbuart_ins/txfifo/n589_2_COUT ),
	.SUM(\wbuart_ins/txfifo/n589_3 )
);
defparam \wbuart_ins/txfifo/n589_s1 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n590_s1  (
	.I0(\wbuart_ins/txfifo/r_next [1]),
	.I1(\wbuart_ins/txfifo/r_first [1]),
	.I3(GND),
	.CIN(\wbuart_ins/txfifo/n589_2_COUT ),
	.COUT(\wbuart_ins/txfifo/n590_2_COUT ),
	.SUM(\wbuart_ins/txfifo/n590_3 )
);
defparam \wbuart_ins/txfifo/n590_s1 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n591_s1  (
	.I0(\wbuart_ins/txfifo/r_next [2]),
	.I1(\wbuart_ins/txfifo/r_first [2]),
	.I3(GND),
	.CIN(\wbuart_ins/txfifo/n590_2_COUT ),
	.COUT(\wbuart_ins/txfifo/n591_2_COUT ),
	.SUM(\wbuart_ins/txfifo/n591_3 )
);
defparam \wbuart_ins/txfifo/n591_s1 .ALU_MODE=3;
ALU \wbuart_ins/txfifo/n592_s2  (
	.I0(\wbuart_ins/txfifo/r_next [3]),
	.I1(\wbuart_ins/txfifo/r_first [3]),
	.I3(GND),
	.CIN(\wbuart_ins/txfifo/n591_2_COUT ),
	.COUT(\wbuart_ins/txfifo/n725_2 ),
	.SUM(\wbuart_ins/txfifo/n592_4 )
);
defparam \wbuart_ins/txfifo/n592_s2 .ALU_MODE=3;
INV \wbuart_ins/txfifo/w_first_plus_one_0_s5  (
	.I(\wbuart_ins/txfifo/r_first [0]),
	.O(\wbuart_ins/txfifo/w_first_plus_one_0_9 )
);
INV \wbuart_ins/txfifo/n609_s2  (
	.I(\wbuart_ins/txfifo/r_last [1]),
	.O(\wbuart_ins/txfifo/n609_5 )
);
LUT3 \wbuart_ins/tx/n203_s7  (
	.I0(\wbuart_ins/fifo_here_0 [6]),
	.I1(\wbuart_ins/fifo_next_0 [6]),
	.I2(\wbuart_ins/osrc_0 [0]),
	.F(\wbuart_ins/tx/n700_4 )
);
defparam \wbuart_ins/tx/n203_s7 .INIT=8'hCA;
LUT3 \wbuart_ins/tx/n204_s6  (
	.I0(\wbuart_ins/fifo_here_0 [5]),
	.I1(\wbuart_ins/fifo_next_0 [5]),
	.I2(\wbuart_ins/osrc_0 [0]),
	.F(\wbuart_ins/tx/n701_4 )
);
defparam \wbuart_ins/tx/n204_s6 .INIT=8'hCA;
LUT3 \wbuart_ins/tx/n205_s6  (
	.I0(\wbuart_ins/fifo_here_0 [4]),
	.I1(\wbuart_ins/fifo_next_0 [4]),
	.I2(\wbuart_ins/osrc_0 [0]),
	.F(\wbuart_ins/tx/n702_4 )
);
defparam \wbuart_ins/tx/n205_s6 .INIT=8'hCA;
LUT3 \wbuart_ins/tx/n206_s6  (
	.I0(\wbuart_ins/fifo_here_0 [3]),
	.I1(\wbuart_ins/fifo_next_0 [3]),
	.I2(\wbuart_ins/osrc_0 [0]),
	.F(\wbuart_ins/tx/n703_4 )
);
defparam \wbuart_ins/tx/n206_s6 .INIT=8'hCA;
LUT3 \wbuart_ins/tx/n207_s6  (
	.I0(\wbuart_ins/fifo_here_0 [2]),
	.I1(\wbuart_ins/fifo_next_0 [2]),
	.I2(\wbuart_ins/osrc_0 [0]),
	.F(\wbuart_ins/tx/n704_4 )
);
defparam \wbuart_ins/tx/n207_s6 .INIT=8'hCA;
LUT3 \wbuart_ins/tx/n208_s6  (
	.I0(\wbuart_ins/fifo_here_0 [1]),
	.I1(\wbuart_ins/fifo_next_0 [1]),
	.I2(\wbuart_ins/osrc_0 [0]),
	.F(\wbuart_ins/tx/n705_4 )
);
defparam \wbuart_ins/tx/n208_s6 .INIT=8'hCA;
LUT3 \wbuart_ins/tx/n209_s6  (
	.I0(\wbuart_ins/fifo_here_0 [0]),
	.I1(\wbuart_ins/fifo_next_0 [0]),
	.I2(\wbuart_ins/osrc_0 [0]),
	.F(\wbuart_ins/tx/n706_4 )
);
defparam \wbuart_ins/tx/n209_s6 .INIT=8'hCA;
LUT3 \wbuart_ins/tx/n254_s2  (
	.I0(\wbuart_ins/uart_setup [24]),
	.I1(\wbuart_ins/tx/n254_6 ),
	.I2(\wbuart_ins/tx_busy ),
	.F(\wbuart_ins/tx/n254_5 )
);
defparam \wbuart_ins/tx/n254_s2 .INIT=8'hCA;
LUT2 \wbuart_ins/tx/n502_s0  (
	.I0(\wbuart_ins/tx/n502_12 ),
	.I1(\wbuart_ins/tx/n502_5 ),
	.F(\wbuart_ins/tx/n502_3 )
);
defparam \wbuart_ins/tx/n502_s0 .INIT=4'hE;
LUT3 \wbuart_ins/tx/n503_s0  (
	.I0(\wbuart_ins/tx/zero_baud_counter ),
	.I1(\wbuart_ins/tx/n503_4 ),
	.I2(\wbuart_ins/tx/n502_12 ),
	.F(\wbuart_ins/tx/n503_3 )
);
defparam \wbuart_ins/tx/n503_s0 .INIT=8'hF4;
LUT2 \wbuart_ins/tx/n504_s0  (
	.I0(\wbuart_ins/tx/n502_12 ),
	.I1(\wbuart_ins/tx/n504_4 ),
	.F(\wbuart_ins/tx/n504_3 )
);
defparam \wbuart_ins/tx/n504_s0 .INIT=4'hE;
LUT4 \wbuart_ins/tx/n505_s0  (
	.I0(\wbuart_ins/tx/n502_12 ),
	.I1(\wbuart_ins/tx/zero_baud_counter ),
	.I2(\wbuart_ins/tx/baud_counter [24]),
	.I3(\wbuart_ins/tx/n505_4 ),
	.F(\wbuart_ins/tx/n505_3 )
);
defparam \wbuart_ins/tx/n505_s0 .INIT=16'hABBA;
LUT4 \wbuart_ins/tx/n506_s0  (
	.I0(\wbuart_ins/tx/n506_4 ),
	.I1(\wbuart_ins/tx/n506_13 ),
	.I2(\wbuart_ins/tx/n506_6 ),
	.I3(\wbuart_ins/tx/n506_7 ),
	.F(\wbuart_ins/tx/n506_3 )
);
defparam \wbuart_ins/tx/n506_s0 .INIT=16'hFFE0;
LUT4 \wbuart_ins/tx/n509_s0  (
	.I0(\wbuart_ins/tx/n509_4 ),
	.I1(\wbuart_ins/tx/n509_5 ),
	.I2(\wbuart_ins/tx/n506_6 ),
	.I3(\wbuart_ins/tx/n509_6 ),
	.F(\wbuart_ins/tx/n509_3 )
);
defparam \wbuart_ins/tx/n509_s0 .INIT=16'hFFE0;
LUT4 \wbuart_ins/tx/n510_s0  (
	.I0(\wbuart_ins/tx/n510_9 ),
	.I1(\wbuart_ins/tx/n510_5 ),
	.I2(\wbuart_ins/tx/n510_6 ),
	.I3(\wbuart_ins/tx/zero_baud_counter ),
	.F(\wbuart_ins/tx/n510_3 )
);
defparam \wbuart_ins/tx/n510_s0 .INIT=16'h11F0;
LUT2 \wbuart_ins/tx/n511_s0  (
	.I0(\wbuart_ins/tx/n511_4 ),
	.I1(\wbuart_ins/tx/n511_5 ),
	.F(\wbuart_ins/tx/n511_3 )
);
defparam \wbuart_ins/tx/n511_s0 .INIT=4'hE;
LUT4 \wbuart_ins/tx/n512_s0  (
	.I0(\wbuart_ins/tx/n512_4 ),
	.I1(\wbuart_ins/tx/zero_baud_counter ),
	.I2(\wbuart_ins/tx/baud_counter [17]),
	.I3(\wbuart_ins/tx/n512_5 ),
	.F(\wbuart_ins/tx/n512_3 )
);
defparam \wbuart_ins/tx/n512_s0 .INIT=16'hABBA;
LUT4 \wbuart_ins/tx/n514_s0  (
	.I0(\wbuart_ins/tx/n514_4 ),
	.I1(\wbuart_ins/tx/n514_5 ),
	.I2(\wbuart_ins/tx/n506_6 ),
	.I3(\wbuart_ins/tx/n514_6 ),
	.F(\wbuart_ins/tx/n514_3 )
);
defparam \wbuart_ins/tx/n514_s0 .INIT=16'hFFE0;
LUT4 \wbuart_ins/tx/n515_s0  (
	.I0(\wbuart_ins/tx/n510_9 ),
	.I1(\wbuart_ins/tx/n515_4 ),
	.I2(\wbuart_ins/tx/n515_5 ),
	.I3(\wbuart_ins/tx/zero_baud_counter ),
	.F(\wbuart_ins/tx/n515_3 )
);
defparam \wbuart_ins/tx/n515_s0 .INIT=16'h11F0;
LUT2 \wbuart_ins/tx/n516_s0  (
	.I0(\wbuart_ins/tx/n516_4 ),
	.I1(\wbuart_ins/tx/n516_5 ),
	.F(\wbuart_ins/tx/n516_3 )
);
defparam \wbuart_ins/tx/n516_s0 .INIT=4'hE;
LUT4 \wbuart_ins/tx/n517_s0  (
	.I0(\wbuart_ins/tx/n517_4 ),
	.I1(\wbuart_ins/tx/zero_baud_counter ),
	.I2(\wbuart_ins/tx/baud_counter [12]),
	.I3(\wbuart_ins/tx/n517_11 ),
	.F(\wbuart_ins/tx/n517_3 )
);
defparam \wbuart_ins/tx/n517_s0 .INIT=16'hABBA;
LUT4 \wbuart_ins/tx/n518_s0  (
	.I0(\wbuart_ins/tx/n510_9 ),
	.I1(\wbuart_ins/tx/n518_4 ),
	.I2(\wbuart_ins/tx/n518_5 ),
	.I3(\wbuart_ins/tx/zero_baud_counter ),
	.F(\wbuart_ins/tx/n518_3 )
);
defparam \wbuart_ins/tx/n518_s0 .INIT=16'h11F0;
LUT2 \wbuart_ins/tx/n519_s0  (
	.I0(\wbuart_ins/tx/n519_4 ),
	.I1(\wbuart_ins/tx/n519_5_5 ),
	.F(\wbuart_ins/tx/n519_3 )
);
defparam \wbuart_ins/tx/n519_s0 .INIT=4'hE;
LUT4 \wbuart_ins/tx/n520_s0  (
	.I0(\wbuart_ins/tx/n520_4 ),
	.I1(\wbuart_ins/tx/zero_baud_counter ),
	.I2(\wbuart_ins/tx/baud_counter [9]),
	.I3(\wbuart_ins/tx/n520_5 ),
	.F(\wbuart_ins/tx/n520_3 )
);
defparam \wbuart_ins/tx/n520_s0 .INIT=16'hABBA;
LUT4 \wbuart_ins/tx/n523_s0  (
	.I0(\wbuart_ins/tx/n523_4 ),
	.I1(\wbuart_ins/tx/n506_6 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/n523_10 ),
	.F(\wbuart_ins/tx/n523_3 )
);
defparam \wbuart_ins/tx/n523_s0 .INIT=16'h4F44;
LUT4 \wbuart_ins/tx/n526_s0  (
	.I0(\wbuart_ins/tx/n510_9 ),
	.I1(\wbuart_ins/tx/n526_4 ),
	.I2(\wbuart_ins/tx/n526_5 ),
	.I3(\wbuart_ins/tx/zero_baud_counter ),
	.F(\wbuart_ins/tx/n526_3 )
);
defparam \wbuart_ins/tx/n526_s0 .INIT=16'h11F0;
LUT4 \wbuart_ins/tx/n528_s0  (
	.I0(\wbuart_ins/tx/n528_4 ),
	.I1(\wbuart_ins/tx/zero_baud_counter ),
	.I2(\wbuart_ins/tx/baud_counter [1]),
	.I3(\wbuart_ins/tx/baud_counter [0]),
	.F(\wbuart_ins/tx/n528_3 )
);
defparam \wbuart_ins/tx/n528_s0 .INIT=16'hBAAB;
LUT4 \wbuart_ins/tx/n530_s0  (
	.I0(\wbuart_ins/tx/n70_11 ),
	.I1(\wbuart_ins/tx/zero_baud_counter ),
	.I2(\wbuart_ins/tx/n530_4 ),
	.I3(\wbuart_ins/tx/n695_4 ),
	.F(\wbuart_ins/tx/n530_3 )
);
defparam \wbuart_ins/tx/n530_s0 .INIT=16'hFFB0;
LUT4 \wbuart_ins/tx/n596_s0  (
	.I0(\wbuart_ins/tx/state [0]),
	.I1(\wbuart_ins/tx/state [1]),
	.I2(\wbuart_ins/tx/r_setup [27]),
	.I3(\wbuart_ins/tx/n596_4 ),
	.F(\wbuart_ins/tx/n596_3 )
);
defparam \wbuart_ins/tx/n596_s0 .INIT=16'h4200;
LUT4 \wbuart_ins/tx/baud_counter_0_s3  (
	.I0(\wbuart_ins/tx/baud_counter [0]),
	.I1(\wbuart_ins/tx/zero_baud_counter ),
	.I2(\wbuart_ins/tx/baud_counter_0_9 ),
	.I3(n519_5),
	.F(\wbuart_ins/tx/baud_counter_0_8 )
);
defparam \wbuart_ins/tx/baud_counter_0_s3 .INIT=16'h00F1;
LUT4 \wbuart_ins/tx/baud_counter_2_s3  (
	.I0(\wbuart_ins/tx/baud_counter_2_9 ),
	.I1(\wbuart_ins/tx/n506_6 ),
	.I2(\wbuart_ins/tx/baud_counter_2_10 ),
	.I3(n519_5),
	.F(\wbuart_ins/tx/baud_counter_2_8 )
);
defparam \wbuart_ins/tx/baud_counter_2_s3 .INIT=16'h00F8;
LUT4 \wbuart_ins/tx/baud_counter_7_s3  (
	.I0(\wbuart_ins/tx/baud_counter_7_9 ),
	.I1(\wbuart_ins/tx/zero_baud_counter ),
	.I2(\wbuart_ins/tx/baud_counter_7_10 ),
	.I3(n519_5),
	.F(\wbuart_ins/tx/baud_counter_7_8 )
);
defparam \wbuart_ins/tx/baud_counter_7_s3 .INIT=16'hFFF2;
LUT2 \wbuart_ins/tx/ck_cts_s3  (
	.I0(\wbuart_ins/tx/r_setup [30]),
	.I1(\wbuart_ins/tx/qq_cts_n ),
	.F(\wbuart_ins/tx/ck_cts_8 )
);
defparam \wbuart_ins/tx/ck_cts_s3 .INIT=4'hB;
LUT2 \wbuart_ins/tx/lcl_data_0_s4  (
	.I0(\wbuart_ins/tx/zero_baud_counter ),
	.I1(\wbuart_ins/tx_busy ),
	.F(\wbuart_ins/tx/lcl_data_0_10 )
);
defparam \wbuart_ins/tx/lcl_data_0_s4 .INIT=4'hB;
LUT2 \wbuart_ins/tx/calc_parity_s3  (
	.I0(\wbuart_ins/tx/r_setup [25]),
	.I1(\wbuart_ins/tx/calc_parity_9 ),
	.F(\wbuart_ins/tx/calc_parity_8 )
);
defparam \wbuart_ins/tx/calc_parity_s3 .INIT=4'hB;
LUT4 \wbuart_ins/tx/n202_s1  (
	.I0(\wbuart_ins/tx/n202_6 ),
	.I1(\wbuart_ins/r_data_0 [7]),
	.I2(\wbuart_ins/tx_busy ),
	.I3(\wbuart_ins/osrc_0 [1]),
	.F(\wbuart_ins/tx/n202_5 )
);
defparam \wbuart_ins/tx/n202_s1 .INIT=16'h0A0C;
LUT4 \wbuart_ins/tx/n235_s1  (
	.I0(\wbuart_ins/tx/lcl_data [0]),
	.I1(\wbuart_ins/tx/state [3]),
	.I2(\wbuart_ins/n694_5 ),
	.I3(\wbuart_ins/tx/n235_6 ),
	.F(\wbuart_ins/tx/n235_5 )
);
defparam \wbuart_ins/tx/n235_s1 .INIT=16'h000E;
LUT3 \wbuart_ins/tx/n109_s2  (
	.I0(\wbuart_ins/tx/n109_7 ),
	.I1(\wbuart_ins/uart_setup [28]),
	.I2(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/n109_6 )
);
defparam \wbuart_ins/tx/n109_s2 .INIT=8'h5C;
LUT4 \wbuart_ins/tx/n108_s2  (
	.I0(\wbuart_ins/tx/n108_7 ),
	.I1(\wbuart_ins/tx/n108_8 ),
	.I2(\wbuart_ins/tx/state [1]),
	.I3(\wbuart_ins/tx/state [0]),
	.F(\wbuart_ins/tx/n108_6 )
);
defparam \wbuart_ins/tx/n108_s2 .INIT=16'hCFFA;
LUT3 \wbuart_ins/tx/state_3_s4  (
	.I0(\wbuart_ins/tx/state_3_10 ),
	.I1(\wbuart_ins/tx/state [3]),
	.I2(\wbuart_ins/tx/state_2_7 ),
	.F(\wbuart_ins/tx/state_3_9 )
);
defparam \wbuart_ins/tx/state_3_s4 .INIT=8'hE0;
LUT3 \wbuart_ins/tx/n203_s6  (
	.I0(\wbuart_ins/r_data_0 [6]),
	.I1(\wbuart_ins/tx/lcl_data [7]),
	.I2(\wbuart_ins/tx_busy ),
	.F(\wbuart_ins/tx/n203_7 )
);
defparam \wbuart_ins/tx/n203_s6 .INIT=8'hCA;
LUT2 \wbuart_ins/tx/n203_s5  (
	.I0(\wbuart_ins/tx_busy ),
	.I1(\wbuart_ins/osrc_0 [1]),
	.F(\wbuart_ins/tx/n209_8 )
);
defparam \wbuart_ins/tx/n203_s5 .INIT=4'h4;
LUT3 \wbuart_ins/tx/n204_s5  (
	.I0(\wbuart_ins/r_data_0 [5]),
	.I1(\wbuart_ins/tx/lcl_data [6]),
	.I2(\wbuart_ins/tx_busy ),
	.F(\wbuart_ins/tx/n204_7 )
);
defparam \wbuart_ins/tx/n204_s5 .INIT=8'hCA;
LUT3 \wbuart_ins/tx/n205_s5  (
	.I0(\wbuart_ins/r_data_0 [4]),
	.I1(\wbuart_ins/tx/lcl_data [5]),
	.I2(\wbuart_ins/tx_busy ),
	.F(\wbuart_ins/tx/n205_7 )
);
defparam \wbuart_ins/tx/n205_s5 .INIT=8'hCA;
LUT3 \wbuart_ins/tx/n206_s5  (
	.I0(\wbuart_ins/r_data_0 [3]),
	.I1(\wbuart_ins/tx/lcl_data [4]),
	.I2(\wbuart_ins/tx_busy ),
	.F(\wbuart_ins/tx/n206_7 )
);
defparam \wbuart_ins/tx/n206_s5 .INIT=8'hCA;
LUT3 \wbuart_ins/tx/n207_s5  (
	.I0(\wbuart_ins/r_data_0 [2]),
	.I1(\wbuart_ins/tx/lcl_data [3]),
	.I2(\wbuart_ins/tx_busy ),
	.F(\wbuart_ins/tx/n207_7 )
);
defparam \wbuart_ins/tx/n207_s5 .INIT=8'hCA;
LUT3 \wbuart_ins/tx/n208_s5  (
	.I0(\wbuart_ins/r_data_0 [1]),
	.I1(\wbuart_ins/tx/lcl_data [2]),
	.I2(\wbuart_ins/tx_busy ),
	.F(\wbuart_ins/tx/n208_7 )
);
defparam \wbuart_ins/tx/n208_s5 .INIT=8'hCA;
LUT3 \wbuart_ins/tx/n209_s5  (
	.I0(\wbuart_ins/r_data_0 [0]),
	.I1(\wbuart_ins/tx/lcl_data [1]),
	.I2(\wbuart_ins/tx_busy ),
	.F(\wbuart_ins/tx/n209_7 )
);
defparam \wbuart_ins/tx/n209_s5 .INIT=8'hCA;
LUT4 \wbuart_ins/tx/n695_s1  (
	.I0(\wbuart_ins/n694_5 ),
	.I1(\wbuart_ins/tx/n70_11 ),
	.I2(\wbuart_ins/tx/n510_9 ),
	.I3(\wbuart_ins/tx/zero_baud_counter ),
	.F(\wbuart_ins/tx/n695_4 )
);
defparam \wbuart_ins/tx/n695_s1 .INIT=16'hF100;
LUT4 \wbuart_ins/tx/n254_s3  (
	.I0(\wbuart_ins/tx/r_setup [24]),
	.I1(\wbuart_ins/tx/lcl_data [0]),
	.I2(\wbuart_ins/tx/calc_parity ),
	.I3(\wbuart_ins/tx/n254_7 ),
	.F(\wbuart_ins/tx/n254_6 )
);
defparam \wbuart_ins/tx/n254_s3 .INIT=16'h3CAA;
LUT4 \wbuart_ins/tx/n502_s2  (
	.I0(\wbuart_ins/tx/n505_4 ),
	.I1(\wbuart_ins/tx/n502_8 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/baud_counter [27]),
	.F(\wbuart_ins/tx/n502_5 )
);
defparam \wbuart_ins/tx/n502_s2 .INIT=16'h0708;
LUT4 \wbuart_ins/tx/n503_s1  (
	.I0(\wbuart_ins/tx/baud_counter [24]),
	.I1(\wbuart_ins/tx/baud_counter [25]),
	.I2(\wbuart_ins/tx/n505_4 ),
	.I3(\wbuart_ins/tx/baud_counter [26]),
	.F(\wbuart_ins/tx/n503_4 )
);
defparam \wbuart_ins/tx/n503_s1 .INIT=16'hEF10;
LUT4 \wbuart_ins/tx/n504_s1  (
	.I0(\wbuart_ins/tx/baud_counter [24]),
	.I1(\wbuart_ins/tx/n505_4 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/baud_counter [25]),
	.F(\wbuart_ins/tx/n504_4 )
);
defparam \wbuart_ins/tx/n504_s1 .INIT=16'h0B04;
LUT3 \wbuart_ins/tx/n505_s1  (
	.I0(\wbuart_ins/tx/baud_counter [23]),
	.I1(\wbuart_ins/tx/n505_9 ),
	.I2(\wbuart_ins/tx/n505_6 ),
	.F(\wbuart_ins/tx/n505_4 )
);
defparam \wbuart_ins/tx/n505_s1 .INIT=8'h40;
LUT4 \wbuart_ins/tx/n506_s1  (
	.I0(\wbuart_ins/tx/r_setup [22]),
	.I1(\wbuart_ins/tx/n506_8 ),
	.I2(\wbuart_ins/tx/r_setup [23]),
	.I3(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/n506_4 )
);
defparam \wbuart_ins/tx/n506_s1 .INIT=16'hB400;
LUT2 \wbuart_ins/tx/n506_s3  (
	.I0(\wbuart_ins/tx/n510_9 ),
	.I1(\wbuart_ins/tx/zero_baud_counter ),
	.F(\wbuart_ins/tx/n506_6 )
);
defparam \wbuart_ins/tx/n506_s3 .INIT=4'h4;
LUT4 \wbuart_ins/tx/n506_s4  (
	.I0(\wbuart_ins/tx/n505_9 ),
	.I1(\wbuart_ins/tx/n505_6 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/baud_counter [23]),
	.F(\wbuart_ins/tx/n506_7 )
);
defparam \wbuart_ins/tx/n506_s4 .INIT=16'h0708;
LUT4 \wbuart_ins/tx/n507_s1  (
	.I0(\wbuart_ins/tx/n70_11 ),
	.I1(\wbuart_ins/tx/r_setup [22]),
	.I2(\wbuart_ins/tx/n506_8 ),
	.I3(\wbuart_ins/tx/n507_6 ),
	.F(\wbuart_ins/tx/n507_4 )
);
defparam \wbuart_ins/tx/n507_s1 .INIT=16'h00D7;
LUT4 \wbuart_ins/tx/n507_s2  (
	.I0(\wbuart_ins/tx/baud_counter [21]),
	.I1(\wbuart_ins/tx/n507_7 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/baud_counter [22]),
	.F(\wbuart_ins/tx/n507_5 )
);
defparam \wbuart_ins/tx/n507_s2 .INIT=16'h0B04;
LUT4 \wbuart_ins/tx/n508_s1  (
	.I0(\wbuart_ins/tx/n508_6 ),
	.I1(\wbuart_ins/n694_5 ),
	.I2(\wbuart_ins/tx/n508_7 ),
	.I3(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/n508_4 )
);
defparam \wbuart_ins/tx/n508_s1 .INIT=16'h0F77;
LUT4 \wbuart_ins/tx/n509_s1  (
	.I0(\wbuart_ins/uart_setup [19]),
	.I1(\wbuart_ins/tx/n509_7 ),
	.I2(\wbuart_ins/uart_setup [20]),
	.I3(\wbuart_ins/tx/n506_15 ),
	.F(\wbuart_ins/tx/n509_4 )
);
defparam \wbuart_ins/tx/n509_s1 .INIT=16'hB400;
LUT4 \wbuart_ins/tx/n509_s2  (
	.I0(\wbuart_ins/tx/r_setup [19]),
	.I1(\wbuart_ins/tx/n509_8 ),
	.I2(\wbuart_ins/tx/r_setup [20]),
	.I3(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/n509_5 )
);
defparam \wbuart_ins/tx/n509_s2 .INIT=16'hB400;
LUT3 \wbuart_ins/tx/n509_s3  (
	.I0(\wbuart_ins/tx/zero_baud_counter ),
	.I1(\wbuart_ins/tx/baud_counter [20]),
	.I2(\wbuart_ins/tx/n505_9 ),
	.F(\wbuart_ins/tx/n509_6 )
);
defparam \wbuart_ins/tx/n509_s3 .INIT=8'h14;
LUT4 \wbuart_ins/tx/n510_s2  (
	.I0(\wbuart_ins/tx/n70_11 ),
	.I1(\wbuart_ins/tx/r_setup [19]),
	.I2(\wbuart_ins/tx/n509_8 ),
	.I3(\wbuart_ins/tx/n510_7 ),
	.F(\wbuart_ins/tx/n510_5 )
);
defparam \wbuart_ins/tx/n510_s2 .INIT=16'h00D7;
LUT4 \wbuart_ins/tx/n510_s3  (
	.I0(\wbuart_ins/tx/baud_counter [17]),
	.I1(\wbuart_ins/tx/baud_counter [18]),
	.I2(\wbuart_ins/tx/n512_5 ),
	.I3(\wbuart_ins/tx/baud_counter [19]),
	.F(\wbuart_ins/tx/n510_6 )
);
defparam \wbuart_ins/tx/n510_s3 .INIT=16'hEF10;
LUT4 \wbuart_ins/tx/n511_s1  (
	.I0(\wbuart_ins/tx/n511_6 ),
	.I1(\wbuart_ins/tx/n511_7 ),
	.I2(\wbuart_ins/tx/n70_11 ),
	.I3(\wbuart_ins/tx/n506_6 ),
	.F(\wbuart_ins/tx/n511_4 )
);
defparam \wbuart_ins/tx/n511_s1 .INIT=16'hCA00;
LUT4 \wbuart_ins/tx/n511_s2  (
	.I0(\wbuart_ins/tx/baud_counter [17]),
	.I1(\wbuart_ins/tx/n512_5 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/baud_counter [18]),
	.F(\wbuart_ins/tx/n511_5 )
);
defparam \wbuart_ins/tx/n511_s2 .INIT=16'h0B04;
LUT4 \wbuart_ins/tx/n512_s1  (
	.I0(\wbuart_ins/tx/n512_10 ),
	.I1(\wbuart_ins/tx/n512_7 ),
	.I2(\wbuart_ins/tx/n70_11 ),
	.I3(\wbuart_ins/tx/n506_6 ),
	.F(\wbuart_ins/tx/n512_4 )
);
defparam \wbuart_ins/tx/n512_s1 .INIT=16'hCA00;
LUT3 \wbuart_ins/tx/n512_s2  (
	.I0(\wbuart_ins/tx/baud_counter [16]),
	.I1(\wbuart_ins/tx/n517_11 ),
	.I2(\wbuart_ins/tx/n512_8 ),
	.F(\wbuart_ins/tx/n512_5 )
);
defparam \wbuart_ins/tx/n512_s2 .INIT=8'h40;
LUT4 \wbuart_ins/tx/n513_s1  (
	.I0(\wbuart_ins/tx/n70_11 ),
	.I1(\wbuart_ins/tx/r_setup [16]),
	.I2(\wbuart_ins/tx/n513_6 ),
	.I3(\wbuart_ins/tx/n513_12 ),
	.F(\wbuart_ins/tx/n513_4 )
);
defparam \wbuart_ins/tx/n513_s1 .INIT=16'h00D7;
LUT4 \wbuart_ins/tx/n513_s2  (
	.I0(\wbuart_ins/tx/n517_11 ),
	.I1(\wbuart_ins/tx/n512_8 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/baud_counter [16]),
	.F(\wbuart_ins/tx/n513_5 )
);
defparam \wbuart_ins/tx/n513_s2 .INIT=16'h0708;
LUT4 \wbuart_ins/tx/n514_s1  (
	.I0(\wbuart_ins/tx/r_setup [14]),
	.I1(\wbuart_ins/tx/n514_7 ),
	.I2(\wbuart_ins/tx/r_setup [15]),
	.I3(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/n514_4 )
);
defparam \wbuart_ins/tx/n514_s1 .INIT=16'hB400;
LUT4 \wbuart_ins/tx/n514_s2  (
	.I0(\wbuart_ins/uart_setup [14]),
	.I1(\wbuart_ins/tx/n514_8 ),
	.I2(\wbuart_ins/uart_setup [15]),
	.I3(\wbuart_ins/tx/n506_15 ),
	.F(\wbuart_ins/tx/n514_5 )
);
defparam \wbuart_ins/tx/n514_s2 .INIT=16'hB400;
LUT4 \wbuart_ins/tx/n514_s3  (
	.I0(\wbuart_ins/tx/n517_11 ),
	.I1(\wbuart_ins/tx/n514_9 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/baud_counter [15]),
	.F(\wbuart_ins/tx/n514_6 )
);
defparam \wbuart_ins/tx/n514_s3 .INIT=16'h0708;
LUT4 \wbuart_ins/tx/n515_s1  (
	.I0(\wbuart_ins/tx/n70_11 ),
	.I1(\wbuart_ins/tx/r_setup [14]),
	.I2(\wbuart_ins/tx/n514_7 ),
	.I3(\wbuart_ins/tx/n515_6 ),
	.F(\wbuart_ins/tx/n515_4 )
);
defparam \wbuart_ins/tx/n515_s1 .INIT=16'h00D7;
LUT4 \wbuart_ins/tx/n515_s2  (
	.I0(\wbuart_ins/tx/baud_counter [12]),
	.I1(\wbuart_ins/tx/baud_counter [13]),
	.I2(\wbuart_ins/tx/n517_11 ),
	.I3(\wbuart_ins/tx/baud_counter [14]),
	.F(\wbuart_ins/tx/n515_5 )
);
defparam \wbuart_ins/tx/n515_s2 .INIT=16'hEF10;
LUT4 \wbuart_ins/tx/n516_s1  (
	.I0(\wbuart_ins/tx/baud_counter [12]),
	.I1(\wbuart_ins/tx/n517_11 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/baud_counter [13]),
	.F(\wbuart_ins/tx/n516_4 )
);
defparam \wbuart_ins/tx/n516_s1 .INIT=16'h0B04;
LUT4 \wbuart_ins/tx/n516_s2  (
	.I0(\wbuart_ins/tx/n516_6 ),
	.I1(\wbuart_ins/tx/n516_7 ),
	.I2(\wbuart_ins/tx/n70_11 ),
	.I3(\wbuart_ins/tx/n506_6 ),
	.F(\wbuart_ins/tx/n516_5 )
);
defparam \wbuart_ins/tx/n516_s2 .INIT=16'hCA00;
LUT4 \wbuart_ins/tx/n517_s1  (
	.I0(\wbuart_ins/tx/n517_6 ),
	.I1(\wbuart_ins/tx/n506_15 ),
	.I2(\wbuart_ins/tx/n517_7 ),
	.I3(\wbuart_ins/tx/n506_6 ),
	.F(\wbuart_ins/tx/n517_4 )
);
defparam \wbuart_ins/tx/n517_s1 .INIT=16'hF800;
LUT4 \wbuart_ins/tx/n518_s1  (
	.I0(\wbuart_ins/tx/n70_11 ),
	.I1(\wbuart_ins/tx/r_setup [11]),
	.I2(\wbuart_ins/tx/n518_6 ),
	.I3(\wbuart_ins/tx/n518_7 ),
	.F(\wbuart_ins/tx/n518_4 )
);
defparam \wbuart_ins/tx/n518_s1 .INIT=16'h00D7;
LUT4 \wbuart_ins/tx/n518_s2  (
	.I0(\wbuart_ins/tx/baud_counter [9]),
	.I1(\wbuart_ins/tx/baud_counter [10]),
	.I2(\wbuart_ins/tx/n520_5 ),
	.I3(\wbuart_ins/tx/baud_counter [11]),
	.F(\wbuart_ins/tx/n518_5 )
);
defparam \wbuart_ins/tx/n518_s2 .INIT=16'hEF10;
LUT4 \wbuart_ins/tx/n519_s1  (
	.I0(\wbuart_ins/tx/baud_counter [9]),
	.I1(\wbuart_ins/tx/n520_5 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/baud_counter [10]),
	.F(\wbuart_ins/tx/n519_4 )
);
defparam \wbuart_ins/tx/n519_s1 .INIT=16'h0B04;
LUT4 \wbuart_ins/tx/n519_s2  (
	.I0(\wbuart_ins/tx/n519_9 ),
	.I1(\wbuart_ins/tx/n519_7 ),
	.I2(\wbuart_ins/tx/n70_11 ),
	.I3(\wbuart_ins/tx/n506_6 ),
	.F(\wbuart_ins/tx/n519_5_5 )
);
defparam \wbuart_ins/tx/n519_s2 .INIT=16'hCA00;
LUT4 \wbuart_ins/tx/n520_s1  (
	.I0(\wbuart_ins/tx/n520_6 ),
	.I1(\wbuart_ins/tx/n506_15 ),
	.I2(\wbuart_ins/tx/n520_7 ),
	.I3(\wbuart_ins/tx/n506_6 ),
	.F(\wbuart_ins/tx/n520_4 )
);
defparam \wbuart_ins/tx/n520_s1 .INIT=16'hF800;
LUT3 \wbuart_ins/tx/n520_s2  (
	.I0(\wbuart_ins/tx/baud_counter [8]),
	.I1(\wbuart_ins/tx/n520_8 ),
	.I2(\wbuart_ins/tx/n520_12 ),
	.F(\wbuart_ins/tx/n520_5 )
);
defparam \wbuart_ins/tx/n520_s2 .INIT=8'h40;
LUT4 \wbuart_ins/tx/n523_s1  (
	.I0(\wbuart_ins/tx/n523_6 ),
	.I1(\wbuart_ins/n694_5 ),
	.I2(\wbuart_ins/tx/n523_7 ),
	.I3(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/n523_4 )
);
defparam \wbuart_ins/tx/n523_s1 .INIT=16'h0F77;
LUT4 \wbuart_ins/tx/n524_s1  (
	.I0(\wbuart_ins/tx/n524_6 ),
	.I1(\wbuart_ins/tx/n524_7 ),
	.I2(\wbuart_ins/tx/r_setup [5]),
	.I3(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/n524_4 )
);
defparam \wbuart_ins/tx/n524_s1 .INIT=16'h3CAA;
LUT4 \wbuart_ins/tx/n524_s2  (
	.I0(\wbuart_ins/tx/baud_counter [4]),
	.I1(\wbuart_ins/tx/n520_8 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/baud_counter [5]),
	.F(\wbuart_ins/tx/n524_5 )
);
defparam \wbuart_ins/tx/n524_s2 .INIT=16'h0B04;
LUT4 \wbuart_ins/tx/n526_s1  (
	.I0(\wbuart_ins/tx/n526_6 ),
	.I1(\wbuart_ins/n694_5 ),
	.I2(\wbuart_ins/tx/n526_7 ),
	.I3(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/n526_4 )
);
defparam \wbuart_ins/tx/n526_s1 .INIT=16'h0F77;
LUT4 \wbuart_ins/tx/n526_s2  (
	.I0(\wbuart_ins/tx/baud_counter [0]),
	.I1(\wbuart_ins/tx/baud_counter [1]),
	.I2(\wbuart_ins/tx/baud_counter [2]),
	.I3(\wbuart_ins/tx/baud_counter [3]),
	.F(\wbuart_ins/tx/n526_5 )
);
defparam \wbuart_ins/tx/n526_s2 .INIT=16'hFE01;
LUT4 \wbuart_ins/tx/n528_s1  (
	.I0(\wbuart_ins/tx/n528_8 ),
	.I1(\wbuart_ins/tx/n528_6 ),
	.I2(\wbuart_ins/tx/n70_11 ),
	.I3(\wbuart_ins/tx/n506_6 ),
	.F(\wbuart_ins/tx/n528_4 )
);
defparam \wbuart_ins/tx/n528_s1 .INIT=16'h3A00;
LUT4 \wbuart_ins/tx/n530_s1  (
	.I0(\wbuart_ins/tx/n520_12 ),
	.I1(\wbuart_ins/tx/n517_8 ),
	.I2(\wbuart_ins/tx/n530_5 ),
	.I3(\wbuart_ins/tx/n530_6 ),
	.F(\wbuart_ins/tx/n530_4 )
);
defparam \wbuart_ins/tx/n530_s1 .INIT=16'h8000;
LUT2 \wbuart_ins/tx/n596_s1  (
	.I0(\wbuart_ins/tx/state [2]),
	.I1(\wbuart_ins/tx/state [3]),
	.F(\wbuart_ins/tx/n596_4 )
);
defparam \wbuart_ins/tx/n596_s1 .INIT=4'h4;
LUT4 \wbuart_ins/tx/baud_counter_0_s4  (
	.I0(\wbuart_ins/uart_setup [0]),
	.I1(\wbuart_ins/tx/n506_15 ),
	.I2(\wbuart_ins/tx/baud_counter_0_10 ),
	.I3(\wbuart_ins/tx/n506_6 ),
	.F(\wbuart_ins/tx/baud_counter_0_9 )
);
defparam \wbuart_ins/tx/baud_counter_0_s4 .INIT=16'hF400;
LUT3 \wbuart_ins/tx/baud_counter_2_s4  (
	.I0(\wbuart_ins/tx/baud_counter_2_11 ),
	.I1(\wbuart_ins/tx/baud_counter_2_12 ),
	.I2(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/baud_counter_2_9 )
);
defparam \wbuart_ins/tx/baud_counter_2_s4 .INIT=8'hCA;
LUT4 \wbuart_ins/tx/baud_counter_2_s5  (
	.I0(\wbuart_ins/tx/baud_counter [0]),
	.I1(\wbuart_ins/tx/baud_counter [1]),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/baud_counter [2]),
	.F(\wbuart_ins/tx/baud_counter_2_10 )
);
defparam \wbuart_ins/tx/baud_counter_2_s5 .INIT=16'h0E01;
LUT4 \wbuart_ins/tx/baud_counter_4_s4  (
	.I0(\wbuart_ins/tx/n506_15 ),
	.I1(\wbuart_ins/tx/baud_counter_4_11 ),
	.I2(\wbuart_ins/uart_setup [4]),
	.I3(\wbuart_ins/tx/baud_counter_4_12 ),
	.F(\wbuart_ins/tx/baud_counter_4_9 )
);
defparam \wbuart_ins/tx/baud_counter_4_s4 .INIT=16'h00D7;
LUT4 \wbuart_ins/tx/baud_counter_4_s5  (
	.I0(\wbuart_ins/tx/zero_baud_counter ),
	.I1(\wbuart_ins/tx/baud_counter [4]),
	.I2(\wbuart_ins/tx/n520_8 ),
	.I3(n519_5),
	.F(\wbuart_ins/tx/baud_counter_4_10 )
);
defparam \wbuart_ins/tx/baud_counter_4_s5 .INIT=16'h00EB;
LUT4 \wbuart_ins/tx/baud_counter_7_s4  (
	.I0(\wbuart_ins/tx/baud_counter [6]),
	.I1(\wbuart_ins/tx/n520_8 ),
	.I2(\wbuart_ins/tx/n523_8 ),
	.I3(\wbuart_ins/tx/baud_counter [7]),
	.F(\wbuart_ins/tx/baud_counter_7_9 )
);
defparam \wbuart_ins/tx/baud_counter_7_s4 .INIT=16'hBF40;
LUT4 \wbuart_ins/tx/baud_counter_7_s5  (
	.I0(\wbuart_ins/tx/baud_counter_7_14 ),
	.I1(\wbuart_ins/tx/baud_counter_7_12 ),
	.I2(\wbuart_ins/tx/n70_11 ),
	.I3(\wbuart_ins/tx/n506_6 ),
	.F(\wbuart_ins/tx/baud_counter_7_10 )
);
defparam \wbuart_ins/tx/baud_counter_7_s5 .INIT=16'hCA00;
LUT4 \wbuart_ins/tx/baud_counter_8_s4  (
	.I0(\wbuart_ins/tx/baud_counter_8_11 ),
	.I1(\wbuart_ins/tx/baud_counter_8_12 ),
	.I2(\wbuart_ins/tx/r_setup [8]),
	.I3(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/baud_counter_8_9 )
);
defparam \wbuart_ins/tx/baud_counter_8_s4 .INIT=16'h3CAA;
LUT4 \wbuart_ins/tx/baud_counter_8_s5  (
	.I0(\wbuart_ins/tx/zero_baud_counter ),
	.I1(\wbuart_ins/tx/baud_counter [8]),
	.I2(\wbuart_ins/tx/n517_9 ),
	.I3(n519_5),
	.F(\wbuart_ins/tx/baud_counter_8_10 )
);
defparam \wbuart_ins/tx/baud_counter_8_s5 .INIT=16'h00EB;
LUT4 \wbuart_ins/tx/calc_parity_s4  (
	.I0(\wbuart_ins/tx/state_3_10 ),
	.I1(\wbuart_ins/tx/state [3]),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx_busy ),
	.F(\wbuart_ins/tx/calc_parity_9 )
);
defparam \wbuart_ins/tx/calc_parity_s4 .INIT=16'h4F00;
LUT3 \wbuart_ins/tx/n202_s2  (
	.I0(\wbuart_ins/fifo_next_0 [7]),
	.I1(\wbuart_ins/fifo_here_0 [7]),
	.I2(\wbuart_ins/osrc_0 [0]),
	.F(\wbuart_ins/tx/n202_6 )
);
defparam \wbuart_ins/tx/n202_s2 .INIT=8'hAC;
LUT4 \wbuart_ins/tx/n235_s2  (
	.I0(\wbuart_ins/tx/state [0]),
	.I1(\wbuart_ins/tx/state [1]),
	.I2(\wbuart_ins/tx/calc_parity ),
	.I3(\wbuart_ins/tx/n596_4 ),
	.F(\wbuart_ins/tx/n235_6 )
);
defparam \wbuart_ins/tx/n235_s2 .INIT=16'h0100;
LUT3 \wbuart_ins/tx/n109_s3  (
	.I0(\wbuart_ins/tx/n86_7 ),
	.I1(\wbuart_ins/tx/n109_8 ),
	.I2(\wbuart_ins/tx/state [0]),
	.F(\wbuart_ins/tx/n109_7 )
);
defparam \wbuart_ins/tx/n109_s3 .INIT=8'hE0;
LUT2 \wbuart_ins/tx/n108_s3  (
	.I0(\wbuart_ins/tx/state [2]),
	.I1(\wbuart_ins/tx/state [3]),
	.F(\wbuart_ins/tx/n108_7 )
);
defparam \wbuart_ins/tx/n108_s3 .INIT=4'h8;
LUT3 \wbuart_ins/tx/n108_s4  (
	.I0(\wbuart_ins/uart_setup [29]),
	.I1(\wbuart_ins/tx/state [2]),
	.I2(\wbuart_ins/tx/state [3]),
	.F(\wbuart_ins/tx/n108_8 )
);
defparam \wbuart_ins/tx/n108_s4 .INIT=8'hB0;
LUT3 \wbuart_ins/tx/n86_s3  (
	.I0(\wbuart_ins/tx/state [1]),
	.I1(\wbuart_ins/tx/state [2]),
	.I2(\wbuart_ins/tx/r_setup [27]),
	.F(\wbuart_ins/tx/n86_7 )
);
defparam \wbuart_ins/tx/n86_s3 .INIT=8'h10;
LUT4 \wbuart_ins/tx/n86_s4  (
	.I0(\wbuart_ins/n694_5 ),
	.I1(\wbuart_ins/tx/state [1]),
	.I2(\wbuart_ins/tx/n86_9 ),
	.I3(\wbuart_ins/tx/state [3]),
	.F(\wbuart_ins/tx/n86_8 )
);
defparam \wbuart_ins/tx/n86_s4 .INIT=16'h0B3C;
LUT3 \wbuart_ins/tx/state_3_s5  (
	.I0(\wbuart_ins/tx/state [0]),
	.I1(\wbuart_ins/tx/state [1]),
	.I2(\wbuart_ins/tx/state [2]),
	.F(\wbuart_ins/tx/state_3_10 )
);
defparam \wbuart_ins/tx/state_3_s5 .INIT=8'h80;
LUT3 \wbuart_ins/tx/n254_s4  (
	.I0(\wbuart_ins/tx/state [3]),
	.I1(\wbuart_ins/tx/r_setup [25]),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.F(\wbuart_ins/tx/n254_7 )
);
defparam \wbuart_ins/tx/n254_s4 .INIT=8'h10;
LUT4 \wbuart_ins/tx/n502_s4  (
	.I0(\wbuart_ins/tx/r_setup [22]),
	.I1(\wbuart_ins/tx/r_setup [23]),
	.I2(\wbuart_ins/tx/n70_11 ),
	.I3(\wbuart_ins/tx/n506_8 ),
	.F(\wbuart_ins/tx/n502_7 )
);
defparam \wbuart_ins/tx/n502_s4 .INIT=16'h1000;
LUT3 \wbuart_ins/tx/n502_s5  (
	.I0(\wbuart_ins/tx/baud_counter [24]),
	.I1(\wbuart_ins/tx/baud_counter [25]),
	.I2(\wbuart_ins/tx/baud_counter [26]),
	.F(\wbuart_ins/tx/n502_8 )
);
defparam \wbuart_ins/tx/n502_s5 .INIT=8'h01;
LUT3 \wbuart_ins/tx/n505_s3  (
	.I0(\wbuart_ins/tx/baud_counter [20]),
	.I1(\wbuart_ins/tx/baud_counter [21]),
	.I2(\wbuart_ins/tx/baud_counter [22]),
	.F(\wbuart_ins/tx/n505_6 )
);
defparam \wbuart_ins/tx/n505_s3 .INIT=8'h01;
LUT4 \wbuart_ins/tx/n506_s5  (
	.I0(\wbuart_ins/tx/r_setup [19]),
	.I1(\wbuart_ins/tx/r_setup [20]),
	.I2(\wbuart_ins/tx/r_setup [21]),
	.I3(\wbuart_ins/tx/n509_8 ),
	.F(\wbuart_ins/tx/n506_8 )
);
defparam \wbuart_ins/tx/n506_s5 .INIT=16'h0100;
LUT3 \wbuart_ins/tx/n507_s3  (
	.I0(\wbuart_ins/uart_setup [22]),
	.I1(\wbuart_ins/tx/n506_11 ),
	.I2(\wbuart_ins/tx/n506_15 ),
	.F(\wbuart_ins/tx/n507_6 )
);
defparam \wbuart_ins/tx/n507_s3 .INIT=8'h60;
LUT2 \wbuart_ins/tx/n507_s4  (
	.I0(\wbuart_ins/tx/baud_counter [20]),
	.I1(\wbuart_ins/tx/n505_9 ),
	.F(\wbuart_ins/tx/n507_7 )
);
defparam \wbuart_ins/tx/n507_s4 .INIT=4'h4;
LUT4 \wbuart_ins/tx/n508_s3  (
	.I0(\wbuart_ins/uart_setup [20]),
	.I1(\wbuart_ins/uart_setup [19]),
	.I2(\wbuart_ins/tx/n509_7 ),
	.I3(\wbuart_ins/uart_setup [21]),
	.F(\wbuart_ins/tx/n508_6 )
);
defparam \wbuart_ins/tx/n508_s3 .INIT=16'hEF10;
LUT4 \wbuart_ins/tx/n508_s4  (
	.I0(\wbuart_ins/tx/r_setup [19]),
	.I1(\wbuart_ins/tx/r_setup [20]),
	.I2(\wbuart_ins/tx/n509_8 ),
	.I3(\wbuart_ins/tx/r_setup [21]),
	.F(\wbuart_ins/tx/n508_7 )
);
defparam \wbuart_ins/tx/n508_s4 .INIT=16'hEF10;
LUT3 \wbuart_ins/tx/n509_s4  (
	.I0(\wbuart_ins/uart_setup [18]),
	.I1(\wbuart_ins/uart_setup [17]),
	.I2(\wbuart_ins/tx/n509_9 ),
	.F(\wbuart_ins/tx/n509_7 )
);
defparam \wbuart_ins/tx/n509_s4 .INIT=8'h10;
LUT4 \wbuart_ins/tx/n509_s5  (
	.I0(\wbuart_ins/tx/r_setup [16]),
	.I1(\wbuart_ins/tx/r_setup [17]),
	.I2(\wbuart_ins/tx/r_setup [18]),
	.I3(\wbuart_ins/tx/n513_6 ),
	.F(\wbuart_ins/tx/n509_8 )
);
defparam \wbuart_ins/tx/n509_s5 .INIT=16'h0100;
LUT3 \wbuart_ins/tx/n510_s4  (
	.I0(\wbuart_ins/uart_setup [19]),
	.I1(\wbuart_ins/tx/n509_7 ),
	.I2(\wbuart_ins/tx/n506_15 ),
	.F(\wbuart_ins/tx/n510_7 )
);
defparam \wbuart_ins/tx/n510_s4 .INIT=8'h60;
LUT4 \wbuart_ins/tx/n511_s3  (
	.I0(\wbuart_ins/uart_setup [17]),
	.I1(\wbuart_ins/tx/n509_9 ),
	.I2(\wbuart_ins/uart_setup [18]),
	.I3(\wbuart_ins/n694_5 ),
	.F(\wbuart_ins/tx/n511_6 )
);
defparam \wbuart_ins/tx/n511_s3 .INIT=16'hB400;
LUT4 \wbuart_ins/tx/n511_s4  (
	.I0(\wbuart_ins/tx/r_setup [16]),
	.I1(\wbuart_ins/tx/r_setup [17]),
	.I2(\wbuart_ins/tx/n513_6 ),
	.I3(\wbuart_ins/tx/r_setup [18]),
	.F(\wbuart_ins/tx/n511_7 )
);
defparam \wbuart_ins/tx/n511_s4 .INIT=16'hEF10;
LUT3 \wbuart_ins/tx/n512_s4  (
	.I0(\wbuart_ins/tx/r_setup [16]),
	.I1(\wbuart_ins/tx/n513_6 ),
	.I2(\wbuart_ins/tx/r_setup [17]),
	.F(\wbuart_ins/tx/n512_7 )
);
defparam \wbuart_ins/tx/n512_s4 .INIT=8'hB4;
LUT4 \wbuart_ins/tx/n512_s5  (
	.I0(\wbuart_ins/tx/baud_counter [12]),
	.I1(\wbuart_ins/tx/baud_counter [13]),
	.I2(\wbuart_ins/tx/baud_counter [14]),
	.I3(\wbuart_ins/tx/baud_counter [15]),
	.F(\wbuart_ins/tx/n512_8 )
);
defparam \wbuart_ins/tx/n512_s5 .INIT=16'h0001;
LUT3 \wbuart_ins/tx/n513_s3  (
	.I0(\wbuart_ins/tx/r_setup [14]),
	.I1(\wbuart_ins/tx/r_setup [15]),
	.I2(\wbuart_ins/tx/n514_7 ),
	.F(\wbuart_ins/tx/n513_6 )
);
defparam \wbuart_ins/tx/n513_s3 .INIT=8'h10;
LUT4 \wbuart_ins/tx/n514_s4  (
	.I0(\wbuart_ins/tx/r_setup [11]),
	.I1(\wbuart_ins/tx/r_setup [12]),
	.I2(\wbuart_ins/tx/r_setup [13]),
	.I3(\wbuart_ins/tx/n518_6 ),
	.F(\wbuart_ins/tx/n514_7 )
);
defparam \wbuart_ins/tx/n514_s4 .INIT=16'h0100;
LUT3 \wbuart_ins/tx/n514_s5  (
	.I0(\wbuart_ins/uart_setup [13]),
	.I1(\wbuart_ins/tx/n514_10 ),
	.I2(\wbuart_ins/tx/n514_11 ),
	.F(\wbuart_ins/tx/n514_8 )
);
defparam \wbuart_ins/tx/n514_s5 .INIT=8'h40;
LUT3 \wbuart_ins/tx/n514_s6  (
	.I0(\wbuart_ins/tx/baud_counter [12]),
	.I1(\wbuart_ins/tx/baud_counter [13]),
	.I2(\wbuart_ins/tx/baud_counter [14]),
	.F(\wbuart_ins/tx/n514_9 )
);
defparam \wbuart_ins/tx/n514_s6 .INIT=8'h01;
LUT3 \wbuart_ins/tx/n515_s3  (
	.I0(\wbuart_ins/uart_setup [14]),
	.I1(\wbuart_ins/tx/n514_8 ),
	.I2(\wbuart_ins/tx/n506_15 ),
	.F(\wbuart_ins/tx/n515_6 )
);
defparam \wbuart_ins/tx/n515_s3 .INIT=8'h60;
LUT4 \wbuart_ins/tx/n516_s3  (
	.I0(\wbuart_ins/tx/n514_10 ),
	.I1(\wbuart_ins/tx/n514_11 ),
	.I2(\wbuart_ins/uart_setup [13]),
	.I3(\wbuart_ins/n694_5 ),
	.F(\wbuart_ins/tx/n516_6 )
);
defparam \wbuart_ins/tx/n516_s3 .INIT=16'h7800;
LUT4 \wbuart_ins/tx/n516_s4  (
	.I0(\wbuart_ins/tx/r_setup [11]),
	.I1(\wbuart_ins/tx/r_setup [12]),
	.I2(\wbuart_ins/tx/n518_6 ),
	.I3(\wbuart_ins/tx/r_setup [13]),
	.F(\wbuart_ins/tx/n516_7 )
);
defparam \wbuart_ins/tx/n516_s4 .INIT=16'hEF10;
LUT4 \wbuart_ins/tx/n517_s3  (
	.I0(\wbuart_ins/uart_setup [11]),
	.I1(\wbuart_ins/uart_setup [10]),
	.I2(\wbuart_ins/tx/n514_10 ),
	.I3(\wbuart_ins/uart_setup [12]),
	.F(\wbuart_ins/tx/n517_6 )
);
defparam \wbuart_ins/tx/n517_s3 .INIT=16'hEF10;
LUT4 \wbuart_ins/tx/n517_s4  (
	.I0(\wbuart_ins/tx/r_setup [11]),
	.I1(\wbuart_ins/tx/n518_6 ),
	.I2(\wbuart_ins/tx/r_setup [12]),
	.I3(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/n517_7 )
);
defparam \wbuart_ins/tx/n517_s4 .INIT=16'hB400;
LUT4 \wbuart_ins/tx/n517_s5  (
	.I0(\wbuart_ins/tx/baud_counter [8]),
	.I1(\wbuart_ins/tx/baud_counter [9]),
	.I2(\wbuart_ins/tx/baud_counter [10]),
	.I3(\wbuart_ins/tx/baud_counter [11]),
	.F(\wbuart_ins/tx/n517_8 )
);
defparam \wbuart_ins/tx/n517_s5 .INIT=16'h0001;
LUT2 \wbuart_ins/tx/n517_s6  (
	.I0(\wbuart_ins/tx/n520_8 ),
	.I1(\wbuart_ins/tx/n520_12 ),
	.F(\wbuart_ins/tx/n517_9 )
);
defparam \wbuart_ins/tx/n517_s6 .INIT=4'h8;
LUT4 \wbuart_ins/tx/n518_s3  (
	.I0(\wbuart_ins/tx/r_setup [8]),
	.I1(\wbuart_ins/tx/r_setup [9]),
	.I2(\wbuart_ins/tx/r_setup [10]),
	.I3(\wbuart_ins/tx/baud_counter_8_12 ),
	.F(\wbuart_ins/tx/n518_6 )
);
defparam \wbuart_ins/tx/n518_s3 .INIT=16'h0100;
LUT4 \wbuart_ins/tx/n518_s4  (
	.I0(\wbuart_ins/uart_setup [10]),
	.I1(\wbuart_ins/tx/n514_10 ),
	.I2(\wbuart_ins/uart_setup [11]),
	.I3(\wbuart_ins/tx/n506_15 ),
	.F(\wbuart_ins/tx/n518_7 )
);
defparam \wbuart_ins/tx/n518_s4 .INIT=16'hB400;
LUT4 \wbuart_ins/tx/n519_s4  (
	.I0(\wbuart_ins/tx/r_setup [8]),
	.I1(\wbuart_ins/tx/r_setup [9]),
	.I2(\wbuart_ins/tx/baud_counter_8_12 ),
	.I3(\wbuart_ins/tx/r_setup [10]),
	.F(\wbuart_ins/tx/n519_7 )
);
defparam \wbuart_ins/tx/n519_s4 .INIT=16'hEF10;
LUT4 \wbuart_ins/tx/n520_s3  (
	.I0(\wbuart_ins/uart_setup [8]),
	.I1(\wbuart_ins/uart_setup [7]),
	.I2(\wbuart_ins/tx/n520_10 ),
	.I3(\wbuart_ins/uart_setup [9]),
	.F(\wbuart_ins/tx/n520_6 )
);
defparam \wbuart_ins/tx/n520_s3 .INIT=16'hEF10;
LUT4 \wbuart_ins/tx/n520_s4  (
	.I0(\wbuart_ins/tx/r_setup [8]),
	.I1(\wbuart_ins/tx/baud_counter_8_12 ),
	.I2(\wbuart_ins/tx/r_setup [9]),
	.I3(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/n520_7 )
);
defparam \wbuart_ins/tx/n520_s4 .INIT=16'hB400;
LUT4 \wbuart_ins/tx/n520_s5  (
	.I0(\wbuart_ins/tx/baud_counter [0]),
	.I1(\wbuart_ins/tx/baud_counter [1]),
	.I2(\wbuart_ins/tx/baud_counter [2]),
	.I3(\wbuart_ins/tx/baud_counter [3]),
	.F(\wbuart_ins/tx/n520_8 )
);
defparam \wbuart_ins/tx/n520_s5 .INIT=16'h0001;
LUT4 \wbuart_ins/tx/n523_s3  (
	.I0(\wbuart_ins/uart_setup [5]),
	.I1(\wbuart_ins/uart_setup [4]),
	.I2(\wbuart_ins/tx/baud_counter_4_11 ),
	.I3(\wbuart_ins/uart_setup [6]),
	.F(\wbuart_ins/tx/n523_6 )
);
defparam \wbuart_ins/tx/n523_s3 .INIT=16'hEF10;
LUT3 \wbuart_ins/tx/n523_s4  (
	.I0(\wbuart_ins/tx/r_setup [5]),
	.I1(\wbuart_ins/tx/n524_7 ),
	.I2(\wbuart_ins/tx/r_setup [6]),
	.F(\wbuart_ins/tx/n523_7 )
);
defparam \wbuart_ins/tx/n523_s4 .INIT=8'hB4;
LUT2 \wbuart_ins/tx/n523_s5  (
	.I0(\wbuart_ins/tx/baud_counter [4]),
	.I1(\wbuart_ins/tx/baud_counter [5]),
	.F(\wbuart_ins/tx/n523_8 )
);
defparam \wbuart_ins/tx/n523_s5 .INIT=4'h1;
LUT4 \wbuart_ins/tx/n524_s3  (
	.I0(\wbuart_ins/uart_setup [4]),
	.I1(\wbuart_ins/tx/baud_counter_4_11 ),
	.I2(\wbuart_ins/uart_setup [5]),
	.I3(\wbuart_ins/n694_5 ),
	.F(\wbuart_ins/tx/n524_6 )
);
defparam \wbuart_ins/tx/n524_s3 .INIT=16'hB400;
LUT3 \wbuart_ins/tx/n524_s4  (
	.I0(\wbuart_ins/tx/r_setup [3]),
	.I1(\wbuart_ins/tx/r_setup [4]),
	.I2(\wbuart_ins/tx/n524_8 ),
	.F(\wbuart_ins/tx/n524_7 )
);
defparam \wbuart_ins/tx/n524_s4 .INIT=8'h10;
LUT4 \wbuart_ins/tx/n526_s3  (
	.I0(\wbuart_ins/uart_setup [2]),
	.I1(\wbuart_ins/uart_setup [1]),
	.I2(\wbuart_ins/uart_setup [0]),
	.I3(\wbuart_ins/uart_setup [3]),
	.F(\wbuart_ins/tx/n526_6 )
);
defparam \wbuart_ins/tx/n526_s3 .INIT=16'hFE01;
LUT2 \wbuart_ins/tx/n526_s4  (
	.I0(\wbuart_ins/tx/r_setup [3]),
	.I1(\wbuart_ins/tx/n524_8 ),
	.F(\wbuart_ins/tx/n526_7 )
);
defparam \wbuart_ins/tx/n526_s4 .INIT=4'h6;
LUT3 \wbuart_ins/tx/n528_s3  (
	.I0(\wbuart_ins/tx/last_state ),
	.I1(\wbuart_ins/tx/r_setup [0]),
	.I2(\wbuart_ins/tx/r_setup [1]),
	.F(\wbuart_ins/tx/n528_6 )
);
defparam \wbuart_ins/tx/n528_s3 .INIT=8'hB4;
LUT4 \wbuart_ins/tx/n530_s2  (
	.I0(\wbuart_ins/tx/baud_counter [1]),
	.I1(\wbuart_ins/tx/baud_counter [2]),
	.I2(\wbuart_ins/tx/baud_counter [0]),
	.I3(\wbuart_ins/tx/n530_7 ),
	.F(\wbuart_ins/tx/n530_5 )
);
defparam \wbuart_ins/tx/n530_s2 .INIT=16'h1000;
LUT4 \wbuart_ins/tx/n530_s3  (
	.I0(\wbuart_ins/tx/n512_8 ),
	.I1(\wbuart_ins/tx/n505_7 ),
	.I2(\wbuart_ins/tx/n505_6 ),
	.I3(\wbuart_ins/tx/n502_8 ),
	.F(\wbuart_ins/tx/n530_6 )
);
defparam \wbuart_ins/tx/n530_s3 .INIT=16'h8000;
LUT3 \wbuart_ins/tx/baud_counter_0_s5  (
	.I0(\wbuart_ins/tx/last_state ),
	.I1(\wbuart_ins/tx/r_setup [0]),
	.I2(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/baud_counter_0_10 )
);
defparam \wbuart_ins/tx/baud_counter_0_s5 .INIT=8'h90;
LUT4 \wbuart_ins/tx/baud_counter_2_s6  (
	.I0(\wbuart_ins/uart_setup [1]),
	.I1(\wbuart_ins/uart_setup [0]),
	.I2(\wbuart_ins/uart_setup [2]),
	.I3(\wbuart_ins/n694_5 ),
	.F(\wbuart_ins/tx/baud_counter_2_11 )
);
defparam \wbuart_ins/tx/baud_counter_2_s6 .INIT=16'hE100;
LUT4 \wbuart_ins/tx/baud_counter_2_s7  (
	.I0(\wbuart_ins/tx/last_state ),
	.I1(\wbuart_ins/tx/r_setup [0]),
	.I2(\wbuart_ins/tx/r_setup [1]),
	.I3(\wbuart_ins/tx/r_setup [2]),
	.F(\wbuart_ins/tx/baud_counter_2_12 )
);
defparam \wbuart_ins/tx/baud_counter_2_s7 .INIT=16'hF40B;
LUT4 \wbuart_ins/tx/baud_counter_4_s6  (
	.I0(\wbuart_ins/uart_setup [3]),
	.I1(\wbuart_ins/uart_setup [2]),
	.I2(\wbuart_ins/uart_setup [1]),
	.I3(\wbuart_ins/uart_setup [0]),
	.F(\wbuart_ins/tx/baud_counter_4_11 )
);
defparam \wbuart_ins/tx/baud_counter_4_s6 .INIT=16'h0001;
LUT4 \wbuart_ins/tx/baud_counter_4_s7  (
	.I0(\wbuart_ins/tx/r_setup [3]),
	.I1(\wbuart_ins/tx/n524_8 ),
	.I2(\wbuart_ins/tx/r_setup [4]),
	.I3(\wbuart_ins/tx/n70_11 ),
	.F(\wbuart_ins/tx/baud_counter_4_12 )
);
defparam \wbuart_ins/tx/baud_counter_4_s7 .INIT=16'hB400;
LUT4 \wbuart_ins/tx/baud_counter_7_s7  (
	.I0(\wbuart_ins/tx/r_setup [5]),
	.I1(\wbuart_ins/tx/r_setup [6]),
	.I2(\wbuart_ins/tx/n524_7 ),
	.I3(\wbuart_ins/tx/r_setup [7]),
	.F(\wbuart_ins/tx/baud_counter_7_12 )
);
defparam \wbuart_ins/tx/baud_counter_7_s7 .INIT=16'hEF10;
LUT4 \wbuart_ins/tx/baud_counter_8_s6  (
	.I0(\wbuart_ins/uart_setup [7]),
	.I1(\wbuart_ins/tx/n520_10 ),
	.I2(\wbuart_ins/uart_setup [8]),
	.I3(\wbuart_ins/n694_5 ),
	.F(\wbuart_ins/tx/baud_counter_8_11 )
);
defparam \wbuart_ins/tx/baud_counter_8_s6 .INIT=16'hB400;
LUT4 \wbuart_ins/tx/baud_counter_8_s7  (
	.I0(\wbuart_ins/tx/r_setup [5]),
	.I1(\wbuart_ins/tx/r_setup [6]),
	.I2(\wbuart_ins/tx/r_setup [7]),
	.I3(\wbuart_ins/tx/n524_7 ),
	.F(\wbuart_ins/tx/baud_counter_8_12 )
);
defparam \wbuart_ins/tx/baud_counter_8_s7 .INIT=16'h0100;
LUT4 \wbuart_ins/tx/n109_s4  (
	.I0(\wbuart_ins/tx/r_setup [26]),
	.I1(\wbuart_ins/tx/state [1]),
	.I2(\wbuart_ins/tx/state [2]),
	.I3(\wbuart_ins/tx/state [3]),
	.F(\wbuart_ins/tx/n109_8 )
);
defparam \wbuart_ins/tx/n109_s4 .INIT=16'h00BF;
LUT4 \wbuart_ins/tx/n86_s5  (
	.I0(\wbuart_ins/tx/state [0]),
	.I1(\wbuart_ins/tx/state [3]),
	.I2(\wbuart_ins/tx/state [2]),
	.I3(\wbuart_ins/tx/state [1]),
	.F(\wbuart_ins/tx/n86_9 )
);
defparam \wbuart_ins/tx/n86_s5 .INIT=16'h5ECB;
LUT3 \wbuart_ins/tx/n505_s4  (
	.I0(\wbuart_ins/tx/baud_counter [17]),
	.I1(\wbuart_ins/tx/baud_counter [18]),
	.I2(\wbuart_ins/tx/baud_counter [19]),
	.F(\wbuart_ins/tx/n505_7 )
);
defparam \wbuart_ins/tx/n505_s4 .INIT=8'h01;
LUT4 \wbuart_ins/tx/n506_s8  (
	.I0(\wbuart_ins/uart_setup [21]),
	.I1(\wbuart_ins/uart_setup [20]),
	.I2(\wbuart_ins/uart_setup [19]),
	.I3(\wbuart_ins/tx/n509_7 ),
	.F(\wbuart_ins/tx/n506_11 )
);
defparam \wbuart_ins/tx/n506_s8 .INIT=16'h0100;
LUT4 \wbuart_ins/tx/n509_s6  (
	.I0(\wbuart_ins/uart_setup [14]),
	.I1(\wbuart_ins/uart_setup [16]),
	.I2(\wbuart_ins/uart_setup [15]),
	.I3(\wbuart_ins/tx/n514_8 ),
	.F(\wbuart_ins/tx/n509_9 )
);
defparam \wbuart_ins/tx/n509_s6 .INIT=16'h0100;
LUT4 \wbuart_ins/tx/n513_s5  (
	.I0(\wbuart_ins/uart_setup [14]),
	.I1(\wbuart_ins/uart_setup [15]),
	.I2(\wbuart_ins/tx/n514_8 ),
	.I3(\wbuart_ins/uart_setup [16]),
	.F(\wbuart_ins/tx/n513_8 )
);
defparam \wbuart_ins/tx/n513_s5 .INIT=16'hEF10;
LUT4 \wbuart_ins/tx/n514_s7  (
	.I0(\wbuart_ins/uart_setup [8]),
	.I1(\wbuart_ins/uart_setup [7]),
	.I2(\wbuart_ins/uart_setup [9]),
	.I3(\wbuart_ins/tx/n520_10 ),
	.F(\wbuart_ins/tx/n514_10 )
);
defparam \wbuart_ins/tx/n514_s7 .INIT=16'h0100;
LUT3 \wbuart_ins/tx/n514_s8  (
	.I0(\wbuart_ins/uart_setup [12]),
	.I1(\wbuart_ins/uart_setup [11]),
	.I2(\wbuart_ins/uart_setup [10]),
	.F(\wbuart_ins/tx/n514_11 )
);
defparam \wbuart_ins/tx/n514_s8 .INIT=8'h01;
LUT4 \wbuart_ins/tx/n520_s7  (
	.I0(\wbuart_ins/uart_setup [6]),
	.I1(\wbuart_ins/uart_setup [5]),
	.I2(\wbuart_ins/uart_setup [4]),
	.I3(\wbuart_ins/tx/baud_counter_4_11 ),
	.F(\wbuart_ins/tx/n520_10 )
);
defparam \wbuart_ins/tx/n520_s7 .INIT=16'h0100;
LUT4 \wbuart_ins/tx/n524_s5  (
	.I0(\wbuart_ins/tx/r_setup [0]),
	.I1(\wbuart_ins/tx/last_state ),
	.I2(\wbuart_ins/tx/r_setup [1]),
	.I3(\wbuart_ins/tx/r_setup [2]),
	.F(\wbuart_ins/tx/n524_8 )
);
defparam \wbuart_ins/tx/n524_s5 .INIT=16'h000D;
LUT4 \wbuart_ins/tx/n530_s4  (
	.I0(\wbuart_ins/tx/baud_counter [3]),
	.I1(\wbuart_ins/tx/baud_counter [16]),
	.I2(\wbuart_ins/tx/baud_counter [23]),
	.I3(\wbuart_ins/tx/baud_counter [27]),
	.F(\wbuart_ins/tx/n530_7 )
);
defparam \wbuart_ins/tx/n530_s4 .INIT=16'h0001;
LUT4 \wbuart_ins/tx/n510_s5  (
	.I0(\wbuart_ins/tx/state [0]),
	.I1(\wbuart_ins/tx/state [1]),
	.I2(\wbuart_ins/tx/state [2]),
	.I3(\wbuart_ins/tx/state [3]),
	.F(\wbuart_ins/tx/n510_9 )
);
defparam \wbuart_ins/tx/n510_s5 .INIT=16'h4000;
LUT4 \wbuart_ins/tx/n505_s5  (
	.I0(\wbuart_ins/tx/n512_5 ),
	.I1(\wbuart_ins/tx/baud_counter [17]),
	.I2(\wbuart_ins/tx/baud_counter [18]),
	.I3(\wbuart_ins/tx/baud_counter [19]),
	.F(\wbuart_ins/tx/n505_9 )
);
defparam \wbuart_ins/tx/n505_s5 .INIT=16'h0002;
LUT4 \wbuart_ins/tx/n502_s6  (
	.I0(\wbuart_ins/uart_setup [23]),
	.I1(\wbuart_ins/uart_setup [22]),
	.I2(\wbuart_ins/tx/n506_11 ),
	.I3(\wbuart_ins/tx/n506_15 ),
	.F(\wbuart_ins/tx/n502_10 )
);
defparam \wbuart_ins/tx/n502_s6 .INIT=16'h1000;
LUT4 \wbuart_ins/tx/n506_s9  (
	.I0(\wbuart_ins/uart_setup [23]),
	.I1(\wbuart_ins/uart_setup [22]),
	.I2(\wbuart_ins/tx/n506_11 ),
	.I3(\wbuart_ins/tx/n506_15 ),
	.F(\wbuart_ins/tx/n506_13 )
);
defparam \wbuart_ins/tx/n506_s9 .INIT=16'h9A00;
LUT4 \wbuart_ins/tx/n508_s5  (
	.I0(\wbuart_ins/tx/zero_baud_counter ),
	.I1(\wbuart_ins/tx/baud_counter [21]),
	.I2(\wbuart_ins/tx/baud_counter [20]),
	.I3(\wbuart_ins/tx/n505_9 ),
	.F(\wbuart_ins/tx/n508_9 )
);
defparam \wbuart_ins/tx/n508_s5 .INIT=16'h4144;
LUT4 \wbuart_ins/tx/n86_s6  (
	.I0(\wbuart_ins/tx/state [1]),
	.I1(\wbuart_ins/tx/state [2]),
	.I2(\wbuart_ins/tx/r_setup [27]),
	.I3(\wbuart_ins/tx/n86_8 ),
	.F(\wbuart_ins/tx/n86_11 )
);
defparam \wbuart_ins/tx/n86_s6 .INIT=16'h00EF;
LUT4 \wbuart_ins/tx/n520_s8  (
	.I0(\wbuart_ins/tx/baud_counter [6]),
	.I1(\wbuart_ins/tx/baud_counter [7]),
	.I2(\wbuart_ins/tx/baud_counter [4]),
	.I3(\wbuart_ins/tx/baud_counter [5]),
	.F(\wbuart_ins/tx/n520_12 )
);
defparam \wbuart_ins/tx/n520_s8 .INIT=16'h0001;
LUT4 \wbuart_ins/tx/n523_s6  (
	.I0(\wbuart_ins/tx/n520_8 ),
	.I1(\wbuart_ins/tx/baud_counter [4]),
	.I2(\wbuart_ins/tx/baud_counter [5]),
	.I3(\wbuart_ins/tx/baud_counter [6]),
	.F(\wbuart_ins/tx/n523_10 )
);
defparam \wbuart_ins/tx/n523_s6 .INIT=16'hFD02;
LUT4 \wbuart_ins/tx/n70_s5  (
	.I0(\wbuart_ins/tx/state [3]),
	.I1(\wbuart_ins/tx/state [0]),
	.I2(\wbuart_ins/tx/state [1]),
	.I3(\wbuart_ins/tx/state [2]),
	.F(\wbuart_ins/tx/n70_11 )
);
defparam \wbuart_ins/tx/n70_s5 .INIT=16'h7FFF;
LUT4 \wbuart_ins/tx/n502_s7  (
	.I0(\wbuart_ins/tx/n502_10 ),
	.I1(\wbuart_ins/tx/n502_7 ),
	.I2(\wbuart_ins/tx/n510_9 ),
	.I3(\wbuart_ins/tx/zero_baud_counter ),
	.F(\wbuart_ins/tx/n502_12 )
);
defparam \wbuart_ins/tx/n502_s7 .INIT=16'h0E00;
LUT4 \wbuart_ins/tx/baud_counter_8_s8  (
	.I0(\wbuart_ins/tx/baud_counter_8_9 ),
	.I1(\wbuart_ins/tx/n510_9 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/baud_counter_8_10 ),
	.F(\wbuart_ins/tx/baud_counter_8_14 )
);
defparam \wbuart_ins/tx/baud_counter_8_s8 .INIT=16'h20FF;
LUT4 \wbuart_ins/tx/baud_counter_4_s8  (
	.I0(\wbuart_ins/tx/baud_counter_4_9 ),
	.I1(\wbuart_ins/tx/n510_9 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/baud_counter_4_10 ),
	.F(\wbuart_ins/tx/baud_counter_4_14 )
);
defparam \wbuart_ins/tx/baud_counter_4_s8 .INIT=16'h10FF;
LUT4 \wbuart_ins/tx/n524_s6  (
	.I0(\wbuart_ins/tx/n524_4 ),
	.I1(\wbuart_ins/tx/n510_9 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/n524_5 ),
	.F(\wbuart_ins/tx/n524_10 )
);
defparam \wbuart_ins/tx/n524_s6 .INIT=16'hFF20;
LUT4 \wbuart_ins/tx/n513_s6  (
	.I0(\wbuart_ins/tx/n513_4 ),
	.I1(\wbuart_ins/tx/n510_9 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/n513_5 ),
	.F(\wbuart_ins/tx/n513_10 )
);
defparam \wbuart_ins/tx/n513_s6 .INIT=16'hFF10;
LUT4 \wbuart_ins/tx/n508_s6  (
	.I0(\wbuart_ins/tx/n508_4 ),
	.I1(\wbuart_ins/tx/n510_9 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/n508_9 ),
	.F(\wbuart_ins/tx/n508_11 )
);
defparam \wbuart_ins/tx/n508_s6 .INIT=16'hFF10;
LUT4 \wbuart_ins/tx/n507_s5  (
	.I0(\wbuart_ins/tx/n507_4 ),
	.I1(\wbuart_ins/tx/n510_9 ),
	.I2(\wbuart_ins/tx/zero_baud_counter ),
	.I3(\wbuart_ins/tx/n507_5 ),
	.F(\wbuart_ins/tx/n507_9 )
);
defparam \wbuart_ins/tx/n507_s5 .INIT=16'hFF10;
LUT4 \wbuart_ins/tx/baud_counter_7_s8  (
	.I0(\wbuart_ins/uart_setup [7]),
	.I1(\wbuart_ins/tx/n520_10 ),
	.I2(\wbuart_ins/tx_busy ),
	.I3(\wbuart_ins/tx_empty_n ),
	.F(\wbuart_ins/tx/baud_counter_7_14 )
);
defparam \wbuart_ins/tx/baud_counter_7_s8 .INIT=16'h0600;
LUT4 \wbuart_ins/tx/n528_s4  (
	.I0(\wbuart_ins/uart_setup [1]),
	.I1(\wbuart_ins/uart_setup [0]),
	.I2(\wbuart_ins/tx_busy ),
	.I3(\wbuart_ins/tx_empty_n ),
	.F(\wbuart_ins/tx/n528_8 )
);
defparam \wbuart_ins/tx/n528_s4 .INIT=16'h0900;
LUT4 \wbuart_ins/tx/n519_s5  (
	.I0(\wbuart_ins/uart_setup [10]),
	.I1(\wbuart_ins/tx/n514_10 ),
	.I2(\wbuart_ins/tx_busy ),
	.I3(\wbuart_ins/tx_empty_n ),
	.F(\wbuart_ins/tx/n519_9 )
);
defparam \wbuart_ins/tx/n519_s5 .INIT=16'h0600;
LUT4 \wbuart_ins/tx/n512_s6  (
	.I0(\wbuart_ins/uart_setup [17]),
	.I1(\wbuart_ins/tx/n509_9 ),
	.I2(\wbuart_ins/tx_busy ),
	.I3(\wbuart_ins/tx_empty_n ),
	.F(\wbuart_ins/tx/n512_10 )
);
defparam \wbuart_ins/tx/n512_s6 .INIT=16'h0600;
LUT3 \wbuart_ins/tx/n506_s10  (
	.I0(\wbuart_ins/tx/n70_11 ),
	.I1(\wbuart_ins/tx_busy ),
	.I2(\wbuart_ins/tx_empty_n ),
	.F(\wbuart_ins/tx/n506_15 )
);
defparam \wbuart_ins/tx/n506_s10 .INIT=8'h10;
LUT3 \wbuart_ins/tx/o_uart_tx_s4  (
	.I0(\wbuart_ins/tx/zero_baud_counter ),
	.I1(\wbuart_ins/tx_busy ),
	.I2(\wbuart_ins/tx_empty_n ),
	.F(\wbuart_ins/tx/o_uart_tx_7 )
);
defparam \wbuart_ins/tx/o_uart_tx_s4 .INIT=8'hBA;
LUT4 \wbuart_ins/tx/state_2_s2  (
	.I0(\wbuart_ins/tx/n70_11 ),
	.I1(\wbuart_ins/tx_busy ),
	.I2(\wbuart_ins/tx_empty_n ),
	.I3(\wbuart_ins/tx/zero_baud_counter ),
	.F(\wbuart_ins/tx/state_2_7 )
);
defparam \wbuart_ins/tx/state_2_s2 .INIT=16'hBA00;
LUT3 \wbuart_ins/tx/n695_s2  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(\wbuart_ins/tx/n695_4 ),
	.F(\wbuart_ins/tx/n695_6 )
);
defparam \wbuart_ins/tx/n695_s2 .INIT=8'h7F;
LUT3 \wbuart_ins/tx/n517_s7  (
	.I0(\wbuart_ins/tx/n517_8 ),
	.I1(\wbuart_ins/tx/n520_8 ),
	.I2(\wbuart_ins/tx/n520_12 ),
	.F(\wbuart_ins/tx/n517_11 )
);
defparam \wbuart_ins/tx/n517_s7 .INIT=8'h80;
LUT4 \wbuart_ins/tx/n513_s7  (
	.I0(\wbuart_ins/tx/n513_8 ),
	.I1(\wbuart_ins/tx/n70_11 ),
	.I2(\wbuart_ins/tx_busy ),
	.I3(\wbuart_ins/tx_empty_n ),
	.F(\wbuart_ins/tx/n513_12 )
);
defparam \wbuart_ins/tx/n513_s7 .INIT=16'h0200;
DFFS \wbuart_ins/tx/r_busy_s0  (
	.D(\wbuart_ins/tx/n125_5 ),
	.CLK(clk_in),
	.SET(\wbuart_ins/tx/n695_6 ),
	.Q(\wbuart_ins/tx_busy )
);
defparam \wbuart_ins/tx/r_busy_s0 .INIT=1'b1;
DFFSE \wbuart_ins/tx/state_3_s0  (
	.D(\wbuart_ins/tx/n70_11 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/state_3_9 ),
	.SET(n519_5),
	.Q(\wbuart_ins/tx/state [3])
);
defparam \wbuart_ins/tx/state_3_s0 .INIT=1'b1;
DFFSE \wbuart_ins/tx/state_2_s0  (
	.D(\wbuart_ins/tx/n86_11 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/state_2_7 ),
	.SET(n519_5),
	.Q(\wbuart_ins/tx/state [2])
);
defparam \wbuart_ins/tx/state_2_s0 .INIT=1'b1;
DFFSE \wbuart_ins/tx/state_1_s0  (
	.D(\wbuart_ins/tx/n108_6 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/state_2_7 ),
	.SET(n519_5),
	.Q(\wbuart_ins/tx/state [1])
);
defparam \wbuart_ins/tx/state_1_s0 .INIT=1'b1;
DFFSE \wbuart_ins/tx/state_0_s0  (
	.D(\wbuart_ins/tx/n109_6 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/state_2_7 ),
	.SET(n519_5),
	.Q(\wbuart_ins/tx/state [0])
);
defparam \wbuart_ins/tx/state_0_s0 .INIT=1'b1;
DFFE \wbuart_ins/tx/r_setup_30_s0  (
	.D(\wbuart_ins/uart_setup [30]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [30])
);
defparam \wbuart_ins/tx/r_setup_30_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_27_s0  (
	.D(\wbuart_ins/uart_setup [27]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [27])
);
defparam \wbuart_ins/tx/r_setup_27_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_26_s0  (
	.D(\wbuart_ins/uart_setup [26]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [26])
);
defparam \wbuart_ins/tx/r_setup_26_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_25_s0  (
	.D(\wbuart_ins/uart_setup [25]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [25])
);
defparam \wbuart_ins/tx/r_setup_25_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_24_s0  (
	.D(\wbuart_ins/uart_setup [24]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [24])
);
defparam \wbuart_ins/tx/r_setup_24_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_23_s0  (
	.D(\wbuart_ins/uart_setup [23]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [23])
);
defparam \wbuart_ins/tx/r_setup_23_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_22_s0  (
	.D(\wbuart_ins/uart_setup [22]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [22])
);
defparam \wbuart_ins/tx/r_setup_22_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_21_s0  (
	.D(\wbuart_ins/uart_setup [21]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [21])
);
defparam \wbuart_ins/tx/r_setup_21_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_20_s0  (
	.D(\wbuart_ins/uart_setup [20]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [20])
);
defparam \wbuart_ins/tx/r_setup_20_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_19_s0  (
	.D(\wbuart_ins/uart_setup [19]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [19])
);
defparam \wbuart_ins/tx/r_setup_19_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_18_s0  (
	.D(\wbuart_ins/uart_setup [18]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [18])
);
defparam \wbuart_ins/tx/r_setup_18_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_17_s0  (
	.D(\wbuart_ins/uart_setup [17]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [17])
);
defparam \wbuart_ins/tx/r_setup_17_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_16_s0  (
	.D(\wbuart_ins/uart_setup [16]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [16])
);
defparam \wbuart_ins/tx/r_setup_16_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_15_s0  (
	.D(\wbuart_ins/uart_setup [15]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [15])
);
defparam \wbuart_ins/tx/r_setup_15_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_14_s0  (
	.D(\wbuart_ins/uart_setup [14]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [14])
);
defparam \wbuart_ins/tx/r_setup_14_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_13_s0  (
	.D(\wbuart_ins/uart_setup [13]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [13])
);
defparam \wbuart_ins/tx/r_setup_13_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_12_s0  (
	.D(\wbuart_ins/uart_setup [12]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [12])
);
defparam \wbuart_ins/tx/r_setup_12_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_11_s0  (
	.D(\wbuart_ins/uart_setup [11]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [11])
);
defparam \wbuart_ins/tx/r_setup_11_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_10_s0  (
	.D(\wbuart_ins/uart_setup [10]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [10])
);
defparam \wbuart_ins/tx/r_setup_10_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_9_s0  (
	.D(\wbuart_ins/uart_setup [9]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [9])
);
defparam \wbuart_ins/tx/r_setup_9_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_8_s0  (
	.D(\wbuart_ins/uart_setup [8]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [8])
);
defparam \wbuart_ins/tx/r_setup_8_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_7_s0  (
	.D(\wbuart_ins/uart_setup [7]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [7])
);
defparam \wbuart_ins/tx/r_setup_7_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_6_s0  (
	.D(\wbuart_ins/uart_setup [6]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [6])
);
defparam \wbuart_ins/tx/r_setup_6_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_5_s0  (
	.D(\wbuart_ins/uart_setup [5]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [5])
);
defparam \wbuart_ins/tx/r_setup_5_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_2_s0  (
	.D(\wbuart_ins/uart_setup [2]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [2])
);
defparam \wbuart_ins/tx/r_setup_2_s0 .INIT=1'b0;
DFFE \wbuart_ins/tx/r_setup_1_s0  (
	.D(\wbuart_ins/uart_setup [1]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.Q(\wbuart_ins/tx/r_setup [1])
);
defparam \wbuart_ins/tx/r_setup_1_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/zero_baud_counter_s0  (
	.D(\wbuart_ins/tx/n530_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/zero_baud_counter )
);
defparam \wbuart_ins/tx/zero_baud_counter_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_27_s0  (
	.D(\wbuart_ins/tx/n502_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [27])
);
defparam \wbuart_ins/tx/baud_counter_27_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_26_s0  (
	.D(\wbuart_ins/tx/n503_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [26])
);
defparam \wbuart_ins/tx/baud_counter_26_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_25_s0  (
	.D(\wbuart_ins/tx/n504_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [25])
);
defparam \wbuart_ins/tx/baud_counter_25_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_24_s0  (
	.D(\wbuart_ins/tx/n505_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [24])
);
defparam \wbuart_ins/tx/baud_counter_24_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_23_s0  (
	.D(\wbuart_ins/tx/n506_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [23])
);
defparam \wbuart_ins/tx/baud_counter_23_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_22_s0  (
	.D(\wbuart_ins/tx/n507_9 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [22])
);
defparam \wbuart_ins/tx/baud_counter_22_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_21_s0  (
	.D(\wbuart_ins/tx/n508_11 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [21])
);
defparam \wbuart_ins/tx/baud_counter_21_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_20_s0  (
	.D(\wbuart_ins/tx/n509_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [20])
);
defparam \wbuart_ins/tx/baud_counter_20_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_19_s0  (
	.D(\wbuart_ins/tx/n510_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [19])
);
defparam \wbuart_ins/tx/baud_counter_19_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_18_s0  (
	.D(\wbuart_ins/tx/n511_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [18])
);
defparam \wbuart_ins/tx/baud_counter_18_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_17_s0  (
	.D(\wbuart_ins/tx/n512_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [17])
);
defparam \wbuart_ins/tx/baud_counter_17_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_16_s0  (
	.D(\wbuart_ins/tx/n513_10 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [16])
);
defparam \wbuart_ins/tx/baud_counter_16_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_15_s0  (
	.D(\wbuart_ins/tx/n514_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [15])
);
defparam \wbuart_ins/tx/baud_counter_15_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_14_s0  (
	.D(\wbuart_ins/tx/n515_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [14])
);
defparam \wbuart_ins/tx/baud_counter_14_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_13_s0  (
	.D(\wbuart_ins/tx/n516_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [13])
);
defparam \wbuart_ins/tx/baud_counter_13_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_12_s0  (
	.D(\wbuart_ins/tx/n517_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [12])
);
defparam \wbuart_ins/tx/baud_counter_12_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_11_s0  (
	.D(\wbuart_ins/tx/n518_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [11])
);
defparam \wbuart_ins/tx/baud_counter_11_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_10_s0  (
	.D(\wbuart_ins/tx/n519_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [10])
);
defparam \wbuart_ins/tx/baud_counter_10_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_9_s0  (
	.D(\wbuart_ins/tx/n520_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [9])
);
defparam \wbuart_ins/tx/baud_counter_9_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_6_s0  (
	.D(\wbuart_ins/tx/n523_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [6])
);
defparam \wbuart_ins/tx/baud_counter_6_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_5_s0  (
	.D(\wbuart_ins/tx/n524_10 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [5])
);
defparam \wbuart_ins/tx/baud_counter_5_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_3_s0  (
	.D(\wbuart_ins/tx/n526_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [3])
);
defparam \wbuart_ins/tx/baud_counter_3_s0 .INIT=1'b0;
DFFR \wbuart_ins/tx/baud_counter_1_s0  (
	.D(\wbuart_ins/tx/n528_3 ),
	.CLK(clk_in),
	.RESET(n519_5),
	.Q(\wbuart_ins/tx/baud_counter [1])
);
defparam \wbuart_ins/tx/baud_counter_1_s0 .INIT=1'b0;
DFF \wbuart_ins/tx/last_state_s0  (
	.D(\wbuart_ins/tx/n596_3 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/tx/last_state )
);
defparam \wbuart_ins/tx/last_state_s0 .INIT=1'b0;
DFFS \wbuart_ins/tx/q_cts_n_s1  (
	.D(GND),
	.CLK(clk_in),
	.SET(GND),
	.Q(\wbuart_ins/tx/q_cts_n )
);
defparam \wbuart_ins/tx/q_cts_n_s1 .INIT=1'b1;
DFFS \wbuart_ins/tx/baud_counter_0_s1  (
	.D(\wbuart_ins/tx/baud_counter_0_8 ),
	.CLK(clk_in),
	.SET(GND),
	.Q(\wbuart_ins/tx/baud_counter [0])
);
defparam \wbuart_ins/tx/baud_counter_0_s1 .INIT=1'b1;
DFFS \wbuart_ins/tx/baud_counter_2_s1  (
	.D(\wbuart_ins/tx/baud_counter_2_8 ),
	.CLK(clk_in),
	.SET(GND),
	.Q(\wbuart_ins/tx/baud_counter [2])
);
defparam \wbuart_ins/tx/baud_counter_2_s1 .INIT=1'b1;
DFF \wbuart_ins/tx/baud_counter_4_s1  (
	.D(\wbuart_ins/tx/baud_counter_4_14 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/tx/baud_counter [4])
);
defparam \wbuart_ins/tx/baud_counter_4_s1 .INIT=1'b0;
DFF \wbuart_ins/tx/baud_counter_7_s1  (
	.D(\wbuart_ins/tx/baud_counter_7_8 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/tx/baud_counter [7])
);
defparam \wbuart_ins/tx/baud_counter_7_s1 .INIT=1'b0;
DFF \wbuart_ins/tx/baud_counter_8_s1  (
	.D(\wbuart_ins/tx/baud_counter_8_14 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/tx/baud_counter [8])
);
defparam \wbuart_ins/tx/baud_counter_8_s1 .INIT=1'b0;
DFFSE \wbuart_ins/tx/r_setup_0_s2  (
	.D(\wbuart_ins/uart_setup [0]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.SET(GND),
	.Q(\wbuart_ins/tx/r_setup [0])
);
defparam \wbuart_ins/tx/r_setup_0_s2 .INIT=1'b1;
DFFSE \wbuart_ins/tx/r_setup_3_s2  (
	.D(\wbuart_ins/uart_setup [3]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.SET(GND),
	.Q(\wbuart_ins/tx/r_setup [3])
);
defparam \wbuart_ins/tx/r_setup_3_s2 .INIT=1'b1;
DFFSE \wbuart_ins/tx/r_setup_4_s2  (
	.D(\wbuart_ins/uart_setup [4]),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/r_setup_30_7 ),
	.SET(GND),
	.Q(\wbuart_ins/tx/r_setup [4])
);
defparam \wbuart_ins/tx/r_setup_4_s2 .INIT=1'b1;
DFF \wbuart_ins/tx/ck_cts_s1  (
	.D(\wbuart_ins/tx/ck_cts_8 ),
	.CLK(clk_in),
	.Q(\wbuart_ins/tx/ck_cts )
);
defparam \wbuart_ins/tx/ck_cts_s1 .INIT=1'b0;
DFFS \wbuart_ins/tx/qq_cts_n_s1  (
	.D(\wbuart_ins/tx/q_cts_n ),
	.CLK(clk_in),
	.SET(GND),
	.Q(\wbuart_ins/tx/qq_cts_n )
);
defparam \wbuart_ins/tx/qq_cts_n_s1 .INIT=1'b1;
DFFSE \wbuart_ins/tx/o_uart_tx_s1  (
	.D(\wbuart_ins/tx/n235_5 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/o_uart_tx_7 ),
	.SET(n519_5),
	.Q(wbuart_tx)
);
defparam \wbuart_ins/tx/o_uart_tx_s1 .INIT=1'b1;
DFFSE \wbuart_ins/tx/lcl_data_0_s2  (
	.D(\wbuart_ins/tx/n209_5 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/lcl_data_0_10 ),
	.SET(GND),
	.Q(\wbuart_ins/tx/lcl_data [0])
);
defparam \wbuart_ins/tx/lcl_data_0_s2 .INIT=1'b1;
DFFSE \wbuart_ins/tx/lcl_data_1_s2  (
	.D(\wbuart_ins/tx/n208_5 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/lcl_data_0_10 ),
	.SET(GND),
	.Q(\wbuart_ins/tx/lcl_data [1])
);
defparam \wbuart_ins/tx/lcl_data_1_s2 .INIT=1'b1;
DFFSE \wbuart_ins/tx/lcl_data_2_s2  (
	.D(\wbuart_ins/tx/n207_5 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/lcl_data_0_10 ),
	.SET(GND),
	.Q(\wbuart_ins/tx/lcl_data [2])
);
defparam \wbuart_ins/tx/lcl_data_2_s2 .INIT=1'b1;
DFFSE \wbuart_ins/tx/lcl_data_3_s2  (
	.D(\wbuart_ins/tx/n206_5 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/lcl_data_0_10 ),
	.SET(GND),
	.Q(\wbuart_ins/tx/lcl_data [3])
);
defparam \wbuart_ins/tx/lcl_data_3_s2 .INIT=1'b1;
DFFSE \wbuart_ins/tx/lcl_data_4_s2  (
	.D(\wbuart_ins/tx/n205_5 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/lcl_data_0_10 ),
	.SET(GND),
	.Q(\wbuart_ins/tx/lcl_data [4])
);
defparam \wbuart_ins/tx/lcl_data_4_s2 .INIT=1'b1;
DFFSE \wbuart_ins/tx/lcl_data_5_s2  (
	.D(\wbuart_ins/tx/n204_5 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/lcl_data_0_10 ),
	.SET(GND),
	.Q(\wbuart_ins/tx/lcl_data [5])
);
defparam \wbuart_ins/tx/lcl_data_5_s2 .INIT=1'b1;
DFFSE \wbuart_ins/tx/lcl_data_6_s2  (
	.D(\wbuart_ins/tx/n203_5 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/lcl_data_0_10 ),
	.SET(GND),
	.Q(\wbuart_ins/tx/lcl_data [6])
);
defparam \wbuart_ins/tx/lcl_data_6_s2 .INIT=1'b1;
DFFSE \wbuart_ins/tx/lcl_data_7_s2  (
	.D(\wbuart_ins/tx/n202_5 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/lcl_data_0_10 ),
	.SET(GND),
	.Q(\wbuart_ins/tx/lcl_data [7])
);
defparam \wbuart_ins/tx/lcl_data_7_s2 .INIT=1'b1;
DFFE \wbuart_ins/tx/calc_parity_s1  (
	.D(\wbuart_ins/tx/n254_5 ),
	.CLK(clk_in),
	.CE(\wbuart_ins/tx/calc_parity_8 ),
	.Q(\wbuart_ins/tx/calc_parity )
);
defparam \wbuart_ins/tx/calc_parity_s1 .INIT=1'b0;
MUX2_LUT5 \wbuart_ins/tx/n203_s3  (
	.I0(\wbuart_ins/tx/n203_7 ),
	.I1(\wbuart_ins/tx/n700_4 ),
	.S0(\wbuart_ins/tx/n209_8 ),
	.O(\wbuart_ins/tx/n203_5 )
);
MUX2_LUT5 \wbuart_ins/tx/n204_s3  (
	.I0(\wbuart_ins/tx/n204_7 ),
	.I1(\wbuart_ins/tx/n701_4 ),
	.S0(\wbuart_ins/tx/n209_8 ),
	.O(\wbuart_ins/tx/n204_5 )
);
MUX2_LUT5 \wbuart_ins/tx/n205_s3  (
	.I0(\wbuart_ins/tx/n205_7 ),
	.I1(\wbuart_ins/tx/n702_4 ),
	.S0(\wbuart_ins/tx/n209_8 ),
	.O(\wbuart_ins/tx/n205_5 )
);
MUX2_LUT5 \wbuart_ins/tx/n206_s3  (
	.I0(\wbuart_ins/tx/n206_7 ),
	.I1(\wbuart_ins/tx/n703_4 ),
	.S0(\wbuart_ins/tx/n209_8 ),
	.O(\wbuart_ins/tx/n206_5 )
);
MUX2_LUT5 \wbuart_ins/tx/n207_s3  (
	.I0(\wbuart_ins/tx/n207_7 ),
	.I1(\wbuart_ins/tx/n704_4 ),
	.S0(\wbuart_ins/tx/n209_8 ),
	.O(\wbuart_ins/tx/n207_5 )
);
MUX2_LUT5 \wbuart_ins/tx/n208_s3  (
	.I0(\wbuart_ins/tx/n208_7 ),
	.I1(\wbuart_ins/tx/n705_4 ),
	.S0(\wbuart_ins/tx/n209_8 ),
	.O(\wbuart_ins/tx/n208_5 )
);
MUX2_LUT5 \wbuart_ins/tx/n209_s3  (
	.I0(\wbuart_ins/tx/n209_7 ),
	.I1(\wbuart_ins/tx/n706_4 ),
	.S0(\wbuart_ins/tx/n209_8 ),
	.O(\wbuart_ins/tx/n209_5 )
);
INV \wbuart_ins/tx/n125_s2  (
	.I(\wbuart_ins/tx/ck_cts ),
	.O(\wbuart_ins/tx/n125_5 )
);
INV \wbuart_ins/tx/r_setup_30_s3  (
	.I(\wbuart_ins/tx_busy ),
	.O(\wbuart_ins/tx/r_setup_30_7 )
);
LUT3 \wbgpio_ins/n109_s9  (
	.I0(\wbgpio_ins/cfg_r [31]),
	.I1(\wbgpio_ins/ie_r [31]),
	.I2(wb_gpio_adr_i[2]),
	.F(\wbgpio_ins/n109_13 )
);
defparam \wbgpio_ins/n109_s9 .INIT=8'hCA;
LUT3 \wbgpio_ins/n109_s10  (
	.I0(\wbgpio_ins/dir_r [31]),
	.I1(out_r[31]),
	.I2(wb_gpio_adr_i[3]),
	.F(\wbgpio_ins/n109_14 )
);
defparam \wbgpio_ins/n109_s10 .INIT=8'hCA;
LUT3 \wbgpio_ins/n1076_s0  (
	.I0(wbm_adr_o_Z[2]),
	.I1(\wbgpio_ins/n1076_9 ),
	.I2(\wbgpio_ins/n1076_7 ),
	.F(\wbgpio_ins/n1076_3 )
);
defparam \wbgpio_ins/n1076_s0 .INIT=8'h40;
LUT3 \wbgpio_ins/n1107_s0  (
	.I0(wbm_adr_o_Z[2]),
	.I1(\wbgpio_ins/n1076_9 ),
	.I2(\wbgpio_ins/n1076_7 ),
	.F(\wbgpio_ins/n1107_3 )
);
defparam \wbgpio_ins/n1107_s0 .INIT=8'h80;
LUT3 \wbgpio_ins/n1139_s0  (
	.I0(wbm_adr_o_Z[2]),
	.I1(\wbgpio_ins/n1076_7 ),
	.I2(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n1139_3 )
);
defparam \wbgpio_ins/n1139_s0 .INIT=8'h40;
LUT4 \wbgpio_ins/n110_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[30]),
	.I2(\wbgpio_ins/n110_17 ),
	.I3(\wbgpio_ins/n110_18 ),
	.F(\wbgpio_ins/n110_16 )
);
defparam \wbgpio_ins/n110_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n111_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[29]),
	.I2(\wbgpio_ins/n111_17 ),
	.I3(\wbgpio_ins/n111_18 ),
	.F(\wbgpio_ins/n111_16 )
);
defparam \wbgpio_ins/n111_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n112_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[28]),
	.I2(\wbgpio_ins/n112_17 ),
	.I3(\wbgpio_ins/n112_18 ),
	.F(\wbgpio_ins/n112_16 )
);
defparam \wbgpio_ins/n112_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n113_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[27]),
	.I2(\wbgpio_ins/n113_17 ),
	.I3(\wbgpio_ins/n113_18 ),
	.F(\wbgpio_ins/n113_16 )
);
defparam \wbgpio_ins/n113_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n114_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[26]),
	.I2(\wbgpio_ins/n114_17 ),
	.I3(\wbgpio_ins/n114_18 ),
	.F(\wbgpio_ins/n114_16 )
);
defparam \wbgpio_ins/n114_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n115_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[25]),
	.I2(\wbgpio_ins/n115_17 ),
	.I3(\wbgpio_ins/n115_18 ),
	.F(\wbgpio_ins/n115_16 )
);
defparam \wbgpio_ins/n115_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n116_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[24]),
	.I2(\wbgpio_ins/n116_17 ),
	.I3(\wbgpio_ins/n116_18 ),
	.F(\wbgpio_ins/n116_16 )
);
defparam \wbgpio_ins/n116_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n117_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[23]),
	.I2(\wbgpio_ins/n117_17 ),
	.I3(\wbgpio_ins/n117_18 ),
	.F(\wbgpio_ins/n117_16 )
);
defparam \wbgpio_ins/n117_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n118_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[22]),
	.I2(\wbgpio_ins/n118_17 ),
	.I3(\wbgpio_ins/n118_18 ),
	.F(\wbgpio_ins/n118_16 )
);
defparam \wbgpio_ins/n118_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n119_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[21]),
	.I2(\wbgpio_ins/n119_17 ),
	.I3(\wbgpio_ins/n119_18 ),
	.F(\wbgpio_ins/n119_16 )
);
defparam \wbgpio_ins/n119_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n120_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[20]),
	.I2(\wbgpio_ins/n120_17 ),
	.I3(\wbgpio_ins/n120_18 ),
	.F(\wbgpio_ins/n120_16 )
);
defparam \wbgpio_ins/n120_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n121_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[19]),
	.I2(\wbgpio_ins/n121_17 ),
	.I3(\wbgpio_ins/n121_18 ),
	.F(\wbgpio_ins/n121_16 )
);
defparam \wbgpio_ins/n121_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n122_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[18]),
	.I2(\wbgpio_ins/n122_17 ),
	.I3(\wbgpio_ins/n122_18 ),
	.F(\wbgpio_ins/n122_16 )
);
defparam \wbgpio_ins/n122_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n123_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[17]),
	.I2(\wbgpio_ins/n123_17 ),
	.I3(\wbgpio_ins/n123_18 ),
	.F(\wbgpio_ins/n123_16 )
);
defparam \wbgpio_ins/n123_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n124_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[16]),
	.I2(\wbgpio_ins/n124_17 ),
	.I3(\wbgpio_ins/n124_18 ),
	.F(\wbgpio_ins/n124_16 )
);
defparam \wbgpio_ins/n124_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n125_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[15]),
	.I2(\wbgpio_ins/n125_17 ),
	.I3(\wbgpio_ins/n125_18 ),
	.F(\wbgpio_ins/n125_16 )
);
defparam \wbgpio_ins/n125_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n126_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[14]),
	.I2(\wbgpio_ins/n126_17 ),
	.I3(\wbgpio_ins/n126_18 ),
	.F(\wbgpio_ins/n126_16 )
);
defparam \wbgpio_ins/n126_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n127_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[13]),
	.I2(\wbgpio_ins/n127_17 ),
	.I3(\wbgpio_ins/n127_18 ),
	.F(\wbgpio_ins/n127_16 )
);
defparam \wbgpio_ins/n127_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n128_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[12]),
	.I2(\wbgpio_ins/n128_17 ),
	.I3(\wbgpio_ins/n128_18 ),
	.F(\wbgpio_ins/n128_16 )
);
defparam \wbgpio_ins/n128_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n129_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[11]),
	.I2(\wbgpio_ins/n129_17 ),
	.I3(\wbgpio_ins/n129_18 ),
	.F(\wbgpio_ins/n129_16 )
);
defparam \wbgpio_ins/n129_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n130_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[10]),
	.I2(\wbgpio_ins/n130_17 ),
	.I3(\wbgpio_ins/n130_18 ),
	.F(\wbgpio_ins/n130_16 )
);
defparam \wbgpio_ins/n130_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n131_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[9]),
	.I2(\wbgpio_ins/n131_17 ),
	.I3(\wbgpio_ins/n131_18 ),
	.F(\wbgpio_ins/n131_16 )
);
defparam \wbgpio_ins/n131_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n132_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[8]),
	.I2(\wbgpio_ins/n132_17 ),
	.I3(\wbgpio_ins/n132_18 ),
	.F(\wbgpio_ins/n132_16 )
);
defparam \wbgpio_ins/n132_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n133_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[7]),
	.I2(\wbgpio_ins/n133_17 ),
	.I3(\wbgpio_ins/n133_18 ),
	.F(\wbgpio_ins/n133_16 )
);
defparam \wbgpio_ins/n133_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n134_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[6]),
	.I2(\wbgpio_ins/n134_17 ),
	.I3(\wbgpio_ins/n134_18 ),
	.F(\wbgpio_ins/n134_16 )
);
defparam \wbgpio_ins/n134_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n135_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[5]),
	.I2(\wbgpio_ins/n135_17 ),
	.I3(\wbgpio_ins/n135_18 ),
	.F(\wbgpio_ins/n135_16 )
);
defparam \wbgpio_ins/n135_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n136_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[4]),
	.I2(\wbgpio_ins/n136_17 ),
	.I3(\wbgpio_ins/n136_18 ),
	.F(\wbgpio_ins/n136_16 )
);
defparam \wbgpio_ins/n136_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n137_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[3]),
	.I2(\wbgpio_ins/n137_17 ),
	.I3(\wbgpio_ins/n137_18 ),
	.F(\wbgpio_ins/n137_16 )
);
defparam \wbgpio_ins/n137_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n138_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[2]),
	.I2(\wbgpio_ins/n138_17 ),
	.I3(\wbgpio_ins/n138_18 ),
	.F(\wbgpio_ins/n138_16 )
);
defparam \wbgpio_ins/n138_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n139_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[1]),
	.I2(\wbgpio_ins/n139_17 ),
	.I3(\wbgpio_ins/n139_18 ),
	.F(\wbgpio_ins/n139_16 )
);
defparam \wbgpio_ins/n139_s10 .INIT=16'hFFF8;
LUT4 \wbgpio_ins/n140_s10  (
	.I0(\wbgpio_ins/n1171_4 ),
	.I1(out_r[0]),
	.I2(\wbgpio_ins/n140_17 ),
	.I3(\wbgpio_ins/n140_18 ),
	.F(\wbgpio_ins/n140_16 )
);
defparam \wbgpio_ins/n140_s10 .INIT=16'hFFF8;
LUT3 \wbgpio_ins/n109_s12  (
	.I0(wb_gpio_adr_i[3]),
	.I1(wbm_adr_o_Z[2]),
	.I2(wb_gpio_adr_i[4]),
	.F(\wbgpio_ins/n109_18 )
);
defparam \wbgpio_ins/n109_s12 .INIT=8'h35;
LUT3 \wbgpio_ins/n1171_s1  (
	.I0(wbm_adr_o_Z[2]),
	.I1(wbm_adr_o_Z[3]),
	.I2(wb_gpio_adr_i[4]),
	.F(\wbgpio_ins/n1171_4 )
);
defparam \wbgpio_ins/n1171_s1 .INIT=8'h40;
LUT4 \wbgpio_ins/n110_s11  (
	.I0(\wbgpio_ins/ie_r [30]),
	.I1(\wbgpio_ins/cfg_r [30]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n110_17 )
);
defparam \wbgpio_ins/n110_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n110_s12  (
	.I0(\wbgpio_ins/in_r [30]),
	.I1(\wbgpio_ins/dir_r [30]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n110_18 )
);
defparam \wbgpio_ins/n110_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n111_s11  (
	.I0(\wbgpio_ins/ie_r [29]),
	.I1(\wbgpio_ins/cfg_r [29]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n111_17 )
);
defparam \wbgpio_ins/n111_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n111_s12  (
	.I0(\wbgpio_ins/in_r [29]),
	.I1(\wbgpio_ins/dir_r [29]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n111_18 )
);
defparam \wbgpio_ins/n111_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n112_s11  (
	.I0(\wbgpio_ins/ie_r [28]),
	.I1(\wbgpio_ins/cfg_r [28]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n112_17 )
);
defparam \wbgpio_ins/n112_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n112_s12  (
	.I0(\wbgpio_ins/in_r [28]),
	.I1(\wbgpio_ins/dir_r [28]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n112_18 )
);
defparam \wbgpio_ins/n112_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n113_s11  (
	.I0(\wbgpio_ins/ie_r [27]),
	.I1(\wbgpio_ins/cfg_r [27]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n113_17 )
);
defparam \wbgpio_ins/n113_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n113_s12  (
	.I0(\wbgpio_ins/in_r [27]),
	.I1(\wbgpio_ins/dir_r [27]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n113_18 )
);
defparam \wbgpio_ins/n113_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n114_s11  (
	.I0(\wbgpio_ins/ie_r [26]),
	.I1(\wbgpio_ins/cfg_r [26]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n114_17 )
);
defparam \wbgpio_ins/n114_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n114_s12  (
	.I0(\wbgpio_ins/in_r [26]),
	.I1(\wbgpio_ins/dir_r [26]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n114_18 )
);
defparam \wbgpio_ins/n114_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n115_s11  (
	.I0(\wbgpio_ins/ie_r [25]),
	.I1(\wbgpio_ins/cfg_r [25]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n115_17 )
);
defparam \wbgpio_ins/n115_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n115_s12  (
	.I0(\wbgpio_ins/in_r [25]),
	.I1(\wbgpio_ins/dir_r [25]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n115_18 )
);
defparam \wbgpio_ins/n115_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n116_s11  (
	.I0(\wbgpio_ins/ie_r [24]),
	.I1(\wbgpio_ins/cfg_r [24]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n116_17 )
);
defparam \wbgpio_ins/n116_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n116_s12  (
	.I0(\wbgpio_ins/in_r [24]),
	.I1(\wbgpio_ins/dir_r [24]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n116_18 )
);
defparam \wbgpio_ins/n116_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n117_s11  (
	.I0(\wbgpio_ins/ie_r [23]),
	.I1(\wbgpio_ins/cfg_r [23]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n117_17 )
);
defparam \wbgpio_ins/n117_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n117_s12  (
	.I0(\wbgpio_ins/in_r [23]),
	.I1(\wbgpio_ins/dir_r [23]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n117_18 )
);
defparam \wbgpio_ins/n117_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n118_s11  (
	.I0(\wbgpio_ins/ie_r [22]),
	.I1(\wbgpio_ins/cfg_r [22]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n118_17 )
);
defparam \wbgpio_ins/n118_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n118_s12  (
	.I0(\wbgpio_ins/in_r [22]),
	.I1(\wbgpio_ins/dir_r [22]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n118_18 )
);
defparam \wbgpio_ins/n118_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n119_s11  (
	.I0(\wbgpio_ins/ie_r [21]),
	.I1(\wbgpio_ins/cfg_r [21]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n119_17 )
);
defparam \wbgpio_ins/n119_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n119_s12  (
	.I0(\wbgpio_ins/in_r [21]),
	.I1(\wbgpio_ins/dir_r [21]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n119_18 )
);
defparam \wbgpio_ins/n119_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n120_s11  (
	.I0(\wbgpio_ins/ie_r [20]),
	.I1(\wbgpio_ins/cfg_r [20]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n120_17 )
);
defparam \wbgpio_ins/n120_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n120_s12  (
	.I0(\wbgpio_ins/in_r [20]),
	.I1(\wbgpio_ins/dir_r [20]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n120_18 )
);
defparam \wbgpio_ins/n120_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n121_s11  (
	.I0(\wbgpio_ins/ie_r [19]),
	.I1(\wbgpio_ins/cfg_r [19]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n121_17 )
);
defparam \wbgpio_ins/n121_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n121_s12  (
	.I0(\wbgpio_ins/in_r [19]),
	.I1(\wbgpio_ins/dir_r [19]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n121_18 )
);
defparam \wbgpio_ins/n121_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n122_s11  (
	.I0(\wbgpio_ins/ie_r [18]),
	.I1(\wbgpio_ins/cfg_r [18]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n122_17 )
);
defparam \wbgpio_ins/n122_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n122_s12  (
	.I0(\wbgpio_ins/in_r [18]),
	.I1(\wbgpio_ins/dir_r [18]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n122_18 )
);
defparam \wbgpio_ins/n122_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n123_s11  (
	.I0(\wbgpio_ins/ie_r [17]),
	.I1(\wbgpio_ins/cfg_r [17]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n123_17 )
);
defparam \wbgpio_ins/n123_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n123_s12  (
	.I0(\wbgpio_ins/in_r [17]),
	.I1(\wbgpio_ins/dir_r [17]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n123_18 )
);
defparam \wbgpio_ins/n123_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n124_s11  (
	.I0(\wbgpio_ins/ie_r [16]),
	.I1(\wbgpio_ins/cfg_r [16]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n124_17 )
);
defparam \wbgpio_ins/n124_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n124_s12  (
	.I0(\wbgpio_ins/in_r [16]),
	.I1(\wbgpio_ins/dir_r [16]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n124_18 )
);
defparam \wbgpio_ins/n124_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n125_s11  (
	.I0(\wbgpio_ins/ie_r [15]),
	.I1(\wbgpio_ins/cfg_r [15]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n125_17 )
);
defparam \wbgpio_ins/n125_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n125_s12  (
	.I0(\wbgpio_ins/in_r [15]),
	.I1(\wbgpio_ins/dir_r [15]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n125_18 )
);
defparam \wbgpio_ins/n125_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n126_s11  (
	.I0(\wbgpio_ins/ie_r [14]),
	.I1(\wbgpio_ins/cfg_r [14]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n126_17 )
);
defparam \wbgpio_ins/n126_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n126_s12  (
	.I0(\wbgpio_ins/in_r [14]),
	.I1(\wbgpio_ins/dir_r [14]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n126_18 )
);
defparam \wbgpio_ins/n126_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n127_s11  (
	.I0(\wbgpio_ins/ie_r [13]),
	.I1(\wbgpio_ins/cfg_r [13]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n127_17 )
);
defparam \wbgpio_ins/n127_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n127_s12  (
	.I0(\wbgpio_ins/in_r [13]),
	.I1(\wbgpio_ins/dir_r [13]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n127_18 )
);
defparam \wbgpio_ins/n127_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n128_s11  (
	.I0(\wbgpio_ins/ie_r [12]),
	.I1(\wbgpio_ins/cfg_r [12]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n128_17 )
);
defparam \wbgpio_ins/n128_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n128_s12  (
	.I0(\wbgpio_ins/in_r [12]),
	.I1(\wbgpio_ins/dir_r [12]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n128_18 )
);
defparam \wbgpio_ins/n128_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n129_s11  (
	.I0(\wbgpio_ins/ie_r [11]),
	.I1(\wbgpio_ins/cfg_r [11]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n129_17 )
);
defparam \wbgpio_ins/n129_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n129_s12  (
	.I0(\wbgpio_ins/in_r [11]),
	.I1(\wbgpio_ins/dir_r [11]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n129_18 )
);
defparam \wbgpio_ins/n129_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n130_s11  (
	.I0(\wbgpio_ins/ie_r [10]),
	.I1(\wbgpio_ins/cfg_r [10]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n130_17 )
);
defparam \wbgpio_ins/n130_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n130_s12  (
	.I0(\wbgpio_ins/in_r [10]),
	.I1(\wbgpio_ins/dir_r [10]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n130_18 )
);
defparam \wbgpio_ins/n130_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n131_s11  (
	.I0(\wbgpio_ins/ie_r [9]),
	.I1(\wbgpio_ins/cfg_r [9]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n131_17 )
);
defparam \wbgpio_ins/n131_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n131_s12  (
	.I0(\wbgpio_ins/in_r [9]),
	.I1(\wbgpio_ins/dir_r [9]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n131_18 )
);
defparam \wbgpio_ins/n131_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n132_s11  (
	.I0(\wbgpio_ins/ie_r [8]),
	.I1(\wbgpio_ins/cfg_r [8]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n132_17 )
);
defparam \wbgpio_ins/n132_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n132_s12  (
	.I0(\wbgpio_ins/in_r [8]),
	.I1(\wbgpio_ins/dir_r [8]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n132_18 )
);
defparam \wbgpio_ins/n132_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n133_s11  (
	.I0(\wbgpio_ins/ie_r [7]),
	.I1(\wbgpio_ins/cfg_r [7]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n133_17 )
);
defparam \wbgpio_ins/n133_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n133_s12  (
	.I0(\wbgpio_ins/in_r [7]),
	.I1(\wbgpio_ins/dir_r [7]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n133_18 )
);
defparam \wbgpio_ins/n133_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n134_s11  (
	.I0(\wbgpio_ins/ie_r [6]),
	.I1(\wbgpio_ins/cfg_r [6]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n134_17 )
);
defparam \wbgpio_ins/n134_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n134_s12  (
	.I0(\wbgpio_ins/in_r [6]),
	.I1(\wbgpio_ins/dir_r [6]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n134_18 )
);
defparam \wbgpio_ins/n134_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n135_s11  (
	.I0(\wbgpio_ins/ie_r [5]),
	.I1(\wbgpio_ins/cfg_r [5]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n135_17 )
);
defparam \wbgpio_ins/n135_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n135_s12  (
	.I0(\wbgpio_ins/in_r [5]),
	.I1(\wbgpio_ins/dir_r [5]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n135_18 )
);
defparam \wbgpio_ins/n135_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n136_s11  (
	.I0(\wbgpio_ins/ie_r [4]),
	.I1(\wbgpio_ins/cfg_r [4]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n136_17 )
);
defparam \wbgpio_ins/n136_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n136_s12  (
	.I0(\wbgpio_ins/in_r [4]),
	.I1(\wbgpio_ins/dir_r [4]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n136_18 )
);
defparam \wbgpio_ins/n136_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n137_s11  (
	.I0(\wbgpio_ins/ie_r [3]),
	.I1(\wbgpio_ins/cfg_r [3]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n137_17 )
);
defparam \wbgpio_ins/n137_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n137_s12  (
	.I0(\wbgpio_ins/in_r [3]),
	.I1(\wbgpio_ins/dir_r [3]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n137_18 )
);
defparam \wbgpio_ins/n137_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n138_s11  (
	.I0(\wbgpio_ins/ie_r [2]),
	.I1(\wbgpio_ins/cfg_r [2]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n138_17 )
);
defparam \wbgpio_ins/n138_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n138_s12  (
	.I0(\wbgpio_ins/in_r [2]),
	.I1(\wbgpio_ins/dir_r [2]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n138_18 )
);
defparam \wbgpio_ins/n138_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n139_s11  (
	.I0(\wbgpio_ins/ie_r [1]),
	.I1(\wbgpio_ins/cfg_r [1]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n139_17 )
);
defparam \wbgpio_ins/n139_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n139_s12  (
	.I0(\wbgpio_ins/in_r [1]),
	.I1(\wbgpio_ins/dir_r [1]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n139_18 )
);
defparam \wbgpio_ins/n139_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n140_s11  (
	.I0(\wbgpio_ins/ie_r [0]),
	.I1(\wbgpio_ins/cfg_r [0]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1076_9 ),
	.F(\wbgpio_ins/n140_17 )
);
defparam \wbgpio_ins/n140_s11 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n140_s12  (
	.I0(\wbgpio_ins/in_r [0]),
	.I1(\wbgpio_ins/dir_r [0]),
	.I2(wb_gpio_adr_i[2]),
	.I3(\wbgpio_ins/n1139_6 ),
	.F(\wbgpio_ins/n140_18 )
);
defparam \wbgpio_ins/n140_s12 .INIT=16'hAC00;
LUT4 \wbgpio_ins/n1076_s3  (
	.I0(wbm_we_o_Z),
	.I1(wbm_stb_o_Z),
	.I2(wbm_adr_o_Z[12]),
	.I3(slv0_adr_o_3_8),
	.F(\wbgpio_ins/n1076_7 )
);
defparam \wbgpio_ins/n1076_s3 .INIT=16'h8000;
LUT4 \wbgpio_ins/n1076_s4  (
	.I0(wbm_adr_o_Z[3]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.I3(wb_gpio_adr_i[4]),
	.F(\wbgpio_ins/n1076_9 )
);
defparam \wbgpio_ins/n1076_s4 .INIT=16'h007F;
LUT4 \wbgpio_ins/n1139_s2  (
	.I0(wbm_adr_o_Z[3]),
	.I1(wbm_adr_o_Z[4]),
	.I2(wbm_adr_o_Z[12]),
	.I3(slv0_adr_o_3_8),
	.F(\wbgpio_ins/n1139_6 )
);
defparam \wbgpio_ins/n1139_s2 .INIT=16'h4000;
LUT3 \wbgpio_ins/wb_dat_o_31_s4  (
	.I0(\wbgpio_ins/n109_13 ),
	.I1(\wbgpio_ins/n109_14 ),
	.I2(wb_gpio_adr_i[4]),
	.F(\wbgpio_ins/wb_dat_o_31_7 )
);
defparam \wbgpio_ins/wb_dat_o_31_s4 .INIT=8'h35;
LUT4 \wbgpio_ins/n1171_s2  (
	.I0(\wbgpio_ins/n1076_7 ),
	.I1(wbm_adr_o_Z[2]),
	.I2(wbm_adr_o_Z[3]),
	.I3(wb_gpio_adr_i[4]),
	.F(\wbgpio_ins/n1171_6 )
);
defparam \wbgpio_ins/n1171_s2 .INIT=16'h2000;
DFF \wbgpio_ins/wb_dat_o_30_s0  (
	.D(\wbgpio_ins/n110_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[30])
);
defparam \wbgpio_ins/wb_dat_o_30_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_29_s0  (
	.D(\wbgpio_ins/n111_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[29])
);
defparam \wbgpio_ins/wb_dat_o_29_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_28_s0  (
	.D(\wbgpio_ins/n112_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[28])
);
defparam \wbgpio_ins/wb_dat_o_28_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_27_s0  (
	.D(\wbgpio_ins/n113_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[27])
);
defparam \wbgpio_ins/wb_dat_o_27_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_26_s0  (
	.D(\wbgpio_ins/n114_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[26])
);
defparam \wbgpio_ins/wb_dat_o_26_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_25_s0  (
	.D(\wbgpio_ins/n115_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[25])
);
defparam \wbgpio_ins/wb_dat_o_25_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_24_s0  (
	.D(\wbgpio_ins/n116_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[24])
);
defparam \wbgpio_ins/wb_dat_o_24_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_23_s0  (
	.D(\wbgpio_ins/n117_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[23])
);
defparam \wbgpio_ins/wb_dat_o_23_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_22_s0  (
	.D(\wbgpio_ins/n118_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[22])
);
defparam \wbgpio_ins/wb_dat_o_22_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_21_s0  (
	.D(\wbgpio_ins/n119_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[21])
);
defparam \wbgpio_ins/wb_dat_o_21_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_20_s0  (
	.D(\wbgpio_ins/n120_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[20])
);
defparam \wbgpio_ins/wb_dat_o_20_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_19_s0  (
	.D(\wbgpio_ins/n121_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[19])
);
defparam \wbgpio_ins/wb_dat_o_19_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_18_s0  (
	.D(\wbgpio_ins/n122_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[18])
);
defparam \wbgpio_ins/wb_dat_o_18_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_17_s0  (
	.D(\wbgpio_ins/n123_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[17])
);
defparam \wbgpio_ins/wb_dat_o_17_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_16_s0  (
	.D(\wbgpio_ins/n124_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[16])
);
defparam \wbgpio_ins/wb_dat_o_16_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_15_s0  (
	.D(\wbgpio_ins/n125_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[15])
);
defparam \wbgpio_ins/wb_dat_o_15_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_14_s0  (
	.D(\wbgpio_ins/n126_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[14])
);
defparam \wbgpio_ins/wb_dat_o_14_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_13_s0  (
	.D(\wbgpio_ins/n127_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[13])
);
defparam \wbgpio_ins/wb_dat_o_13_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_12_s0  (
	.D(\wbgpio_ins/n128_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[12])
);
defparam \wbgpio_ins/wb_dat_o_12_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_11_s0  (
	.D(\wbgpio_ins/n129_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[11])
);
defparam \wbgpio_ins/wb_dat_o_11_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_10_s0  (
	.D(\wbgpio_ins/n130_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[10])
);
defparam \wbgpio_ins/wb_dat_o_10_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_9_s0  (
	.D(\wbgpio_ins/n131_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[9])
);
defparam \wbgpio_ins/wb_dat_o_9_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_8_s0  (
	.D(\wbgpio_ins/n132_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[8])
);
defparam \wbgpio_ins/wb_dat_o_8_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_7_s0  (
	.D(\wbgpio_ins/n133_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[7])
);
defparam \wbgpio_ins/wb_dat_o_7_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_6_s0  (
	.D(\wbgpio_ins/n134_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[6])
);
defparam \wbgpio_ins/wb_dat_o_6_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_5_s0  (
	.D(\wbgpio_ins/n135_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[5])
);
defparam \wbgpio_ins/wb_dat_o_5_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_4_s0  (
	.D(\wbgpio_ins/n136_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[4])
);
defparam \wbgpio_ins/wb_dat_o_4_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_3_s0  (
	.D(\wbgpio_ins/n137_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[3])
);
defparam \wbgpio_ins/wb_dat_o_3_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_2_s0  (
	.D(\wbgpio_ins/n138_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[2])
);
defparam \wbgpio_ins/wb_dat_o_2_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_1_s0  (
	.D(\wbgpio_ins/n139_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[1])
);
defparam \wbgpio_ins/wb_dat_o_1_s0 .INIT=1'b0;
DFF \wbgpio_ins/wb_dat_o_0_s0  (
	.D(\wbgpio_ins/n140_16 ),
	.CLK(clk_in),
	.Q(wb_gpio_dat_o[0])
);
defparam \wbgpio_ins/wb_dat_o_0_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_31_s0  (
	.D(wb_gpio_dat_i[31]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [31])
);
defparam \wbgpio_ins/cfg_r_31_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_30_s0  (
	.D(wb_gpio_dat_i[30]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [30])
);
defparam \wbgpio_ins/cfg_r_30_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_29_s0  (
	.D(wb_gpio_dat_i[29]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [29])
);
defparam \wbgpio_ins/cfg_r_29_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_28_s0  (
	.D(wb_gpio_dat_i[28]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [28])
);
defparam \wbgpio_ins/cfg_r_28_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_27_s0  (
	.D(wb_gpio_dat_i[27]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [27])
);
defparam \wbgpio_ins/cfg_r_27_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_26_s0  (
	.D(wb_gpio_dat_i[26]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [26])
);
defparam \wbgpio_ins/cfg_r_26_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_25_s0  (
	.D(wb_gpio_dat_i[25]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [25])
);
defparam \wbgpio_ins/cfg_r_25_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_24_s0  (
	.D(wb_gpio_dat_i[24]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [24])
);
defparam \wbgpio_ins/cfg_r_24_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_23_s0  (
	.D(wb_gpio_dat_i[23]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [23])
);
defparam \wbgpio_ins/cfg_r_23_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_22_s0  (
	.D(wb_gpio_dat_i[22]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [22])
);
defparam \wbgpio_ins/cfg_r_22_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_21_s0  (
	.D(wb_gpio_dat_i[21]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [21])
);
defparam \wbgpio_ins/cfg_r_21_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_20_s0  (
	.D(wb_gpio_dat_i[20]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [20])
);
defparam \wbgpio_ins/cfg_r_20_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_19_s0  (
	.D(wb_gpio_dat_i[19]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [19])
);
defparam \wbgpio_ins/cfg_r_19_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_18_s0  (
	.D(wb_gpio_dat_i[18]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [18])
);
defparam \wbgpio_ins/cfg_r_18_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_17_s0  (
	.D(wb_gpio_dat_i[17]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [17])
);
defparam \wbgpio_ins/cfg_r_17_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_16_s0  (
	.D(wb_gpio_dat_i[16]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [16])
);
defparam \wbgpio_ins/cfg_r_16_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_15_s0  (
	.D(wb_gpio_dat_i[15]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [15])
);
defparam \wbgpio_ins/cfg_r_15_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_14_s0  (
	.D(wb_gpio_dat_i[14]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [14])
);
defparam \wbgpio_ins/cfg_r_14_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_13_s0  (
	.D(wb_gpio_dat_i[13]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [13])
);
defparam \wbgpio_ins/cfg_r_13_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_12_s0  (
	.D(wb_gpio_dat_i[12]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [12])
);
defparam \wbgpio_ins/cfg_r_12_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_11_s0  (
	.D(wb_gpio_dat_i[11]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [11])
);
defparam \wbgpio_ins/cfg_r_11_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_10_s0  (
	.D(wb_gpio_dat_i[10]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [10])
);
defparam \wbgpio_ins/cfg_r_10_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_9_s0  (
	.D(wb_gpio_dat_i[9]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [9])
);
defparam \wbgpio_ins/cfg_r_9_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_8_s0  (
	.D(wb_gpio_dat_i[8]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [8])
);
defparam \wbgpio_ins/cfg_r_8_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_7_s0  (
	.D(wb_gpio_dat_i[7]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [7])
);
defparam \wbgpio_ins/cfg_r_7_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_6_s0  (
	.D(wb_gpio_dat_i[6]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [6])
);
defparam \wbgpio_ins/cfg_r_6_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_5_s0  (
	.D(wb_gpio_dat_i[5]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [5])
);
defparam \wbgpio_ins/cfg_r_5_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_4_s0  (
	.D(wb_gpio_dat_i[4]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [4])
);
defparam \wbgpio_ins/cfg_r_4_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_3_s0  (
	.D(wb_gpio_dat_i[3]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [3])
);
defparam \wbgpio_ins/cfg_r_3_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_2_s0  (
	.D(wb_gpio_dat_i[2]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [2])
);
defparam \wbgpio_ins/cfg_r_2_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_1_s0  (
	.D(wb_gpio_dat_i[1]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [1])
);
defparam \wbgpio_ins/cfg_r_1_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/cfg_r_0_s0  (
	.D(wb_gpio_dat_i[0]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1076_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/cfg_r [0])
);
defparam \wbgpio_ins/cfg_r_0_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_31_s0  (
	.D(wb_gpio_dat_i[31]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [31])
);
defparam \wbgpio_ins/ie_r_31_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_30_s0  (
	.D(wb_gpio_dat_i[30]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [30])
);
defparam \wbgpio_ins/ie_r_30_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_29_s0  (
	.D(wb_gpio_dat_i[29]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [29])
);
defparam \wbgpio_ins/ie_r_29_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_28_s0  (
	.D(wb_gpio_dat_i[28]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [28])
);
defparam \wbgpio_ins/ie_r_28_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_27_s0  (
	.D(wb_gpio_dat_i[27]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [27])
);
defparam \wbgpio_ins/ie_r_27_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_26_s0  (
	.D(wb_gpio_dat_i[26]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [26])
);
defparam \wbgpio_ins/ie_r_26_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_25_s0  (
	.D(wb_gpio_dat_i[25]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [25])
);
defparam \wbgpio_ins/ie_r_25_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_24_s0  (
	.D(wb_gpio_dat_i[24]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [24])
);
defparam \wbgpio_ins/ie_r_24_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_23_s0  (
	.D(wb_gpio_dat_i[23]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [23])
);
defparam \wbgpio_ins/ie_r_23_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_22_s0  (
	.D(wb_gpio_dat_i[22]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [22])
);
defparam \wbgpio_ins/ie_r_22_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_21_s0  (
	.D(wb_gpio_dat_i[21]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [21])
);
defparam \wbgpio_ins/ie_r_21_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_20_s0  (
	.D(wb_gpio_dat_i[20]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [20])
);
defparam \wbgpio_ins/ie_r_20_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_19_s0  (
	.D(wb_gpio_dat_i[19]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [19])
);
defparam \wbgpio_ins/ie_r_19_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_18_s0  (
	.D(wb_gpio_dat_i[18]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [18])
);
defparam \wbgpio_ins/ie_r_18_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_17_s0  (
	.D(wb_gpio_dat_i[17]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [17])
);
defparam \wbgpio_ins/ie_r_17_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_16_s0  (
	.D(wb_gpio_dat_i[16]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [16])
);
defparam \wbgpio_ins/ie_r_16_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_15_s0  (
	.D(wb_gpio_dat_i[15]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [15])
);
defparam \wbgpio_ins/ie_r_15_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_14_s0  (
	.D(wb_gpio_dat_i[14]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [14])
);
defparam \wbgpio_ins/ie_r_14_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_13_s0  (
	.D(wb_gpio_dat_i[13]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [13])
);
defparam \wbgpio_ins/ie_r_13_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_12_s0  (
	.D(wb_gpio_dat_i[12]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [12])
);
defparam \wbgpio_ins/ie_r_12_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_11_s0  (
	.D(wb_gpio_dat_i[11]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [11])
);
defparam \wbgpio_ins/ie_r_11_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_10_s0  (
	.D(wb_gpio_dat_i[10]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [10])
);
defparam \wbgpio_ins/ie_r_10_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_9_s0  (
	.D(wb_gpio_dat_i[9]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [9])
);
defparam \wbgpio_ins/ie_r_9_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_8_s0  (
	.D(wb_gpio_dat_i[8]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [8])
);
defparam \wbgpio_ins/ie_r_8_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_7_s0  (
	.D(wb_gpio_dat_i[7]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [7])
);
defparam \wbgpio_ins/ie_r_7_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_6_s0  (
	.D(wb_gpio_dat_i[6]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [6])
);
defparam \wbgpio_ins/ie_r_6_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_5_s0  (
	.D(wb_gpio_dat_i[5]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [5])
);
defparam \wbgpio_ins/ie_r_5_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_4_s0  (
	.D(wb_gpio_dat_i[4]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [4])
);
defparam \wbgpio_ins/ie_r_4_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_3_s0  (
	.D(wb_gpio_dat_i[3]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [3])
);
defparam \wbgpio_ins/ie_r_3_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_2_s0  (
	.D(wb_gpio_dat_i[2]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [2])
);
defparam \wbgpio_ins/ie_r_2_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_1_s0  (
	.D(wb_gpio_dat_i[1]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [1])
);
defparam \wbgpio_ins/ie_r_1_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/ie_r_0_s0  (
	.D(wb_gpio_dat_i[0]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1107_3 ),
	.RESET(n519_5),
	.Q(\wbgpio_ins/ie_r [0])
);
defparam \wbgpio_ins/ie_r_0_s0 .INIT=1'b0;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_31_s0  (
	.D(wb_gpio_dat_i[31]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [31])
);
defparam \wbgpio_ins/dir_r_31_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_30_s0  (
	.D(wb_gpio_dat_i[30]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [30])
);
defparam \wbgpio_ins/dir_r_30_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_29_s0  (
	.D(wb_gpio_dat_i[29]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [29])
);
defparam \wbgpio_ins/dir_r_29_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_28_s0  (
	.D(wb_gpio_dat_i[28]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [28])
);
defparam \wbgpio_ins/dir_r_28_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_27_s0  (
	.D(wb_gpio_dat_i[27]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [27])
);
defparam \wbgpio_ins/dir_r_27_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_26_s0  (
	.D(wb_gpio_dat_i[26]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [26])
);
defparam \wbgpio_ins/dir_r_26_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_25_s0  (
	.D(wb_gpio_dat_i[25]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [25])
);
defparam \wbgpio_ins/dir_r_25_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_24_s0  (
	.D(wb_gpio_dat_i[24]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [24])
);
defparam \wbgpio_ins/dir_r_24_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_23_s0  (
	.D(wb_gpio_dat_i[23]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [23])
);
defparam \wbgpio_ins/dir_r_23_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_22_s0  (
	.D(wb_gpio_dat_i[22]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [22])
);
defparam \wbgpio_ins/dir_r_22_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_21_s0  (
	.D(wb_gpio_dat_i[21]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [21])
);
defparam \wbgpio_ins/dir_r_21_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_20_s0  (
	.D(wb_gpio_dat_i[20]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [20])
);
defparam \wbgpio_ins/dir_r_20_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_19_s0  (
	.D(wb_gpio_dat_i[19]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [19])
);
defparam \wbgpio_ins/dir_r_19_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_18_s0  (
	.D(wb_gpio_dat_i[18]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [18])
);
defparam \wbgpio_ins/dir_r_18_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_17_s0  (
	.D(wb_gpio_dat_i[17]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [17])
);
defparam \wbgpio_ins/dir_r_17_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_16_s0  (
	.D(wb_gpio_dat_i[16]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [16])
);
defparam \wbgpio_ins/dir_r_16_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_15_s0  (
	.D(wb_gpio_dat_i[15]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [15])
);
defparam \wbgpio_ins/dir_r_15_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_14_s0  (
	.D(wb_gpio_dat_i[14]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [14])
);
defparam \wbgpio_ins/dir_r_14_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_13_s0  (
	.D(wb_gpio_dat_i[13]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [13])
);
defparam \wbgpio_ins/dir_r_13_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_12_s0  (
	.D(wb_gpio_dat_i[12]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [12])
);
defparam \wbgpio_ins/dir_r_12_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_11_s0  (
	.D(wb_gpio_dat_i[11]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [11])
);
defparam \wbgpio_ins/dir_r_11_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_10_s0  (
	.D(wb_gpio_dat_i[10]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [10])
);
defparam \wbgpio_ins/dir_r_10_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_9_s0  (
	.D(wb_gpio_dat_i[9]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [9])
);
defparam \wbgpio_ins/dir_r_9_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_8_s0  (
	.D(wb_gpio_dat_i[8]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [8])
);
defparam \wbgpio_ins/dir_r_8_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_7_s0  (
	.D(wb_gpio_dat_i[7]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [7])
);
defparam \wbgpio_ins/dir_r_7_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_6_s0  (
	.D(wb_gpio_dat_i[6]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [6])
);
defparam \wbgpio_ins/dir_r_6_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_5_s0  (
	.D(wb_gpio_dat_i[5]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [5])
);
defparam \wbgpio_ins/dir_r_5_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_4_s0  (
	.D(wb_gpio_dat_i[4]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [4])
);
defparam \wbgpio_ins/dir_r_4_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_3_s0  (
	.D(wb_gpio_dat_i[3]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [3])
);
defparam \wbgpio_ins/dir_r_3_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_2_s0  (
	.D(wb_gpio_dat_i[2]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [2])
);
defparam \wbgpio_ins/dir_r_2_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_1_s0  (
	.D(wb_gpio_dat_i[1]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [1])
);
defparam \wbgpio_ins/dir_r_1_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFSE \wbgpio_ins/dir_r_0_s0  (
	.D(wb_gpio_dat_i[0]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1139_3 ),
	.SET(n519_5),
	.Q(\wbgpio_ins/dir_r [0])
);
defparam \wbgpio_ins/dir_r_0_s0 .INIT=1'b1;
DFFRE \wbgpio_ins/out_r_31_s0  (
	.D(wb_gpio_dat_i[31]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[31])
);
defparam \wbgpio_ins/out_r_31_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_30_s0  (
	.D(wb_gpio_dat_i[30]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[30])
);
defparam \wbgpio_ins/out_r_30_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_29_s0  (
	.D(wb_gpio_dat_i[29]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[29])
);
defparam \wbgpio_ins/out_r_29_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_28_s0  (
	.D(wb_gpio_dat_i[28]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[28])
);
defparam \wbgpio_ins/out_r_28_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_27_s0  (
	.D(wb_gpio_dat_i[27]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[27])
);
defparam \wbgpio_ins/out_r_27_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_26_s0  (
	.D(wb_gpio_dat_i[26]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[26])
);
defparam \wbgpio_ins/out_r_26_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_25_s0  (
	.D(wb_gpio_dat_i[25]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[25])
);
defparam \wbgpio_ins/out_r_25_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_24_s0  (
	.D(wb_gpio_dat_i[24]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[24])
);
defparam \wbgpio_ins/out_r_24_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_23_s0  (
	.D(wb_gpio_dat_i[23]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[23])
);
defparam \wbgpio_ins/out_r_23_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_22_s0  (
	.D(wb_gpio_dat_i[22]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[22])
);
defparam \wbgpio_ins/out_r_22_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_21_s0  (
	.D(wb_gpio_dat_i[21]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[21])
);
defparam \wbgpio_ins/out_r_21_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_20_s0  (
	.D(wb_gpio_dat_i[20]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[20])
);
defparam \wbgpio_ins/out_r_20_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_19_s0  (
	.D(wb_gpio_dat_i[19]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[19])
);
defparam \wbgpio_ins/out_r_19_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_18_s0  (
	.D(wb_gpio_dat_i[18]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[18])
);
defparam \wbgpio_ins/out_r_18_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_17_s0  (
	.D(wb_gpio_dat_i[17]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[17])
);
defparam \wbgpio_ins/out_r_17_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_16_s0  (
	.D(wb_gpio_dat_i[16]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[16])
);
defparam \wbgpio_ins/out_r_16_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_15_s0  (
	.D(wb_gpio_dat_i[15]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[15])
);
defparam \wbgpio_ins/out_r_15_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_14_s0  (
	.D(wb_gpio_dat_i[14]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[14])
);
defparam \wbgpio_ins/out_r_14_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_13_s0  (
	.D(wb_gpio_dat_i[13]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[13])
);
defparam \wbgpio_ins/out_r_13_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_12_s0  (
	.D(wb_gpio_dat_i[12]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[12])
);
defparam \wbgpio_ins/out_r_12_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_11_s0  (
	.D(wb_gpio_dat_i[11]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[11])
);
defparam \wbgpio_ins/out_r_11_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_10_s0  (
	.D(wb_gpio_dat_i[10]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[10])
);
defparam \wbgpio_ins/out_r_10_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_9_s0  (
	.D(wb_gpio_dat_i[9]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[9])
);
defparam \wbgpio_ins/out_r_9_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_8_s0  (
	.D(wb_gpio_dat_i[8]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[8])
);
defparam \wbgpio_ins/out_r_8_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_7_s0  (
	.D(wb_gpio_dat_i[7]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[7])
);
defparam \wbgpio_ins/out_r_7_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_6_s0  (
	.D(wb_gpio_dat_i[6]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[6])
);
defparam \wbgpio_ins/out_r_6_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_5_s0  (
	.D(wb_gpio_dat_i[5]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[5])
);
defparam \wbgpio_ins/out_r_5_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_4_s0  (
	.D(wb_gpio_dat_i[4]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[4])
);
defparam \wbgpio_ins/out_r_4_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_3_s0  (
	.D(wb_gpio_dat_i[3]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[3])
);
defparam \wbgpio_ins/out_r_3_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_2_s0  (
	.D(wb_gpio_dat_i[2]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[2])
);
defparam \wbgpio_ins/out_r_2_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_1_s0  (
	.D(wb_gpio_dat_i[1]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[1])
);
defparam \wbgpio_ins/out_r_1_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/out_r_0_s0  (
	.D(wb_gpio_dat_i[0]),
	.CLK(clk_in),
	.CE(\wbgpio_ins/n1171_6 ),
	.RESET(n519_5),
	.Q(out_r[0])
);
defparam \wbgpio_ins/out_r_0_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_0_s0  (
	.D(gpio_io_31_1),
	.CLK(clk_in),
	.CE(IO_0_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [0])
);
defparam \wbgpio_ins/in_r_0_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_1_s0  (
	.D(gpio_io_31_2),
	.CLK(clk_in),
	.CE(IO_1_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [1])
);
defparam \wbgpio_ins/in_r_1_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_2_s0  (
	.D(gpio_io_31_3),
	.CLK(clk_in),
	.CE(IO_2_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [2])
);
defparam \wbgpio_ins/in_r_2_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_3_s0  (
	.D(gpio_io_31_4),
	.CLK(clk_in),
	.CE(IO_3_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [3])
);
defparam \wbgpio_ins/in_r_3_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_4_s0  (
	.D(gpio_io_31_5),
	.CLK(clk_in),
	.CE(IO_4_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [4])
);
defparam \wbgpio_ins/in_r_4_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_5_s0  (
	.D(gpio_io_31_6),
	.CLK(clk_in),
	.CE(IO_5_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [5])
);
defparam \wbgpio_ins/in_r_5_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_6_s0  (
	.D(gpio_io_31_7),
	.CLK(clk_in),
	.CE(IO_6_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [6])
);
defparam \wbgpio_ins/in_r_6_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_7_s0  (
	.D(gpio_io_31_8),
	.CLK(clk_in),
	.CE(IO_7_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [7])
);
defparam \wbgpio_ins/in_r_7_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_8_s0  (
	.D(gpio_io_31_9),
	.CLK(clk_in),
	.CE(IO_8_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [8])
);
defparam \wbgpio_ins/in_r_8_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_9_s0  (
	.D(gpio_io_31_10),
	.CLK(clk_in),
	.CE(IO_9_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [9])
);
defparam \wbgpio_ins/in_r_9_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_10_s0  (
	.D(gpio_io_31_11),
	.CLK(clk_in),
	.CE(IO_10_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [10])
);
defparam \wbgpio_ins/in_r_10_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_11_s0  (
	.D(gpio_io_31_12),
	.CLK(clk_in),
	.CE(IO_11_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [11])
);
defparam \wbgpio_ins/in_r_11_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_12_s0  (
	.D(gpio_io_31_13),
	.CLK(clk_in),
	.CE(IO_12_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [12])
);
defparam \wbgpio_ins/in_r_12_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_13_s0  (
	.D(gpio_io_31_14),
	.CLK(clk_in),
	.CE(IO_13_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [13])
);
defparam \wbgpio_ins/in_r_13_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_14_s0  (
	.D(gpio_io_31_15),
	.CLK(clk_in),
	.CE(IO_14_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [14])
);
defparam \wbgpio_ins/in_r_14_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_15_s0  (
	.D(gpio_io_31_16),
	.CLK(clk_in),
	.CE(IO_15_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [15])
);
defparam \wbgpio_ins/in_r_15_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_16_s0  (
	.D(gpio_io_31_17),
	.CLK(clk_in),
	.CE(IO_16_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [16])
);
defparam \wbgpio_ins/in_r_16_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_17_s0  (
	.D(gpio_io_31_18),
	.CLK(clk_in),
	.CE(IO_17_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [17])
);
defparam \wbgpio_ins/in_r_17_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_18_s0  (
	.D(gpio_io_31_19),
	.CLK(clk_in),
	.CE(IO_18_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [18])
);
defparam \wbgpio_ins/in_r_18_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_19_s0  (
	.D(gpio_io_31_20),
	.CLK(clk_in),
	.CE(IO_19_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [19])
);
defparam \wbgpio_ins/in_r_19_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_20_s0  (
	.D(gpio_io_31_21),
	.CLK(clk_in),
	.CE(IO_20_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [20])
);
defparam \wbgpio_ins/in_r_20_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_21_s0  (
	.D(gpio_io_31_22),
	.CLK(clk_in),
	.CE(IO_21_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [21])
);
defparam \wbgpio_ins/in_r_21_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_22_s0  (
	.D(gpio_io_31_23),
	.CLK(clk_in),
	.CE(IO_22_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [22])
);
defparam \wbgpio_ins/in_r_22_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_23_s0  (
	.D(gpio_io_31_24),
	.CLK(clk_in),
	.CE(IO_23_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [23])
);
defparam \wbgpio_ins/in_r_23_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_24_s0  (
	.D(gpio_io_31_25),
	.CLK(clk_in),
	.CE(IO_24_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [24])
);
defparam \wbgpio_ins/in_r_24_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_25_s0  (
	.D(gpio_io_31_26),
	.CLK(clk_in),
	.CE(IO_25_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [25])
);
defparam \wbgpio_ins/in_r_25_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_26_s0  (
	.D(gpio_io_31_27),
	.CLK(clk_in),
	.CE(IO_26_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [26])
);
defparam \wbgpio_ins/in_r_26_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_27_s0  (
	.D(gpio_io_31_28),
	.CLK(clk_in),
	.CE(IO_27_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [27])
);
defparam \wbgpio_ins/in_r_27_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_28_s0  (
	.D(gpio_io_31_29),
	.CLK(clk_in),
	.CE(IO_28_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [28])
);
defparam \wbgpio_ins/in_r_28_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_29_s0  (
	.D(gpio_io_31_30),
	.CLK(clk_in),
	.CE(IO_29_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [29])
);
defparam \wbgpio_ins/in_r_29_s0 .INIT=1'b0;
DFFRE \wbgpio_ins/in_r_30_s0  (
	.D(gpio_io_31_31),
	.CLK(clk_in),
	.CE(IO_30_6),
	.RESET(n519_5),
	.Q(\wbgpio_ins/in_r [30])
);
defparam \wbgpio_ins/in_r_30_s0 .INIT=1'b0;
DFFR \wbgpio_ins/wb_ack_o_s0  (
	.D(wb_gpio_stb_i),
	.CLK(clk_in),
	.RESET(wb_gpio_ack_o),
	.Q(wb_gpio_ack_o)
);
defparam \wbgpio_ins/wb_ack_o_s0 .INIT=1'b0;
DFFR \wbgpio_ins/wb_dat_o_31_s1  (
	.D(\wbgpio_ins/n109_18 ),
	.CLK(clk_in),
	.RESET(\wbgpio_ins/wb_dat_o_31_7 ),
	.Q(wb_gpio_dat_o[31])
);
defparam \wbgpio_ins/wb_dat_o_31_s1 .INIT=1'b0;
INV \wbgpio_ins/ins0/IO_0_s3  (
	.I(\wbgpio_ins/dir_r [0]),
	.O(IO_0_6)
);
INV \wbgpio_ins/ins0/IO_1_s3  (
	.I(\wbgpio_ins/dir_r [1]),
	.O(IO_1_6)
);
INV \wbgpio_ins/ins0/IO_2_s3  (
	.I(\wbgpio_ins/dir_r [2]),
	.O(IO_2_6)
);
INV \wbgpio_ins/ins0/IO_3_s3  (
	.I(\wbgpio_ins/dir_r [3]),
	.O(IO_3_6)
);
INV \wbgpio_ins/ins0/IO_4_s3  (
	.I(\wbgpio_ins/dir_r [4]),
	.O(IO_4_6)
);
INV \wbgpio_ins/ins0/IO_5_s3  (
	.I(\wbgpio_ins/dir_r [5]),
	.O(IO_5_6)
);
INV \wbgpio_ins/ins0/IO_6_s3  (
	.I(\wbgpio_ins/dir_r [6]),
	.O(IO_6_6)
);
INV \wbgpio_ins/ins0/IO_7_s3  (
	.I(\wbgpio_ins/dir_r [7]),
	.O(IO_7_6)
);
INV \wbgpio_ins/ins0/IO_8_s3  (
	.I(\wbgpio_ins/dir_r [8]),
	.O(IO_8_6)
);
INV \wbgpio_ins/ins0/IO_9_s3  (
	.I(\wbgpio_ins/dir_r [9]),
	.O(IO_9_6)
);
INV \wbgpio_ins/ins0/IO_10_s3  (
	.I(\wbgpio_ins/dir_r [10]),
	.O(IO_10_6)
);
INV \wbgpio_ins/ins0/IO_11_s3  (
	.I(\wbgpio_ins/dir_r [11]),
	.O(IO_11_6)
);
INV \wbgpio_ins/ins0/IO_12_s3  (
	.I(\wbgpio_ins/dir_r [12]),
	.O(IO_12_6)
);
INV \wbgpio_ins/ins0/IO_13_s3  (
	.I(\wbgpio_ins/dir_r [13]),
	.O(IO_13_6)
);
INV \wbgpio_ins/ins0/IO_14_s3  (
	.I(\wbgpio_ins/dir_r [14]),
	.O(IO_14_6)
);
INV \wbgpio_ins/ins0/IO_15_s3  (
	.I(\wbgpio_ins/dir_r [15]),
	.O(IO_15_6)
);
INV \wbgpio_ins/ins0/IO_16_s3  (
	.I(\wbgpio_ins/dir_r [16]),
	.O(IO_16_6)
);
INV \wbgpio_ins/ins0/IO_17_s3  (
	.I(\wbgpio_ins/dir_r [17]),
	.O(IO_17_6)
);
INV \wbgpio_ins/ins0/IO_18_s3  (
	.I(\wbgpio_ins/dir_r [18]),
	.O(IO_18_6)
);
INV \wbgpio_ins/ins0/IO_19_s3  (
	.I(\wbgpio_ins/dir_r [19]),
	.O(IO_19_6)
);
INV \wbgpio_ins/ins0/IO_20_s3  (
	.I(\wbgpio_ins/dir_r [20]),
	.O(IO_20_6)
);
INV \wbgpio_ins/ins0/IO_21_s3  (
	.I(\wbgpio_ins/dir_r [21]),
	.O(IO_21_6)
);
INV \wbgpio_ins/ins0/IO_22_s3  (
	.I(\wbgpio_ins/dir_r [22]),
	.O(IO_22_6)
);
INV \wbgpio_ins/ins0/IO_23_s3  (
	.I(\wbgpio_ins/dir_r [23]),
	.O(IO_23_6)
);
INV \wbgpio_ins/ins0/IO_24_s3  (
	.I(\wbgpio_ins/dir_r [24]),
	.O(IO_24_6)
);
INV \wbgpio_ins/ins0/IO_25_s3  (
	.I(\wbgpio_ins/dir_r [25]),
	.O(IO_25_6)
);
INV \wbgpio_ins/ins0/IO_26_s3  (
	.I(\wbgpio_ins/dir_r [26]),
	.O(IO_26_6)
);
INV \wbgpio_ins/ins0/IO_27_s3  (
	.I(\wbgpio_ins/dir_r [27]),
	.O(IO_27_6)
);
INV \wbgpio_ins/ins0/IO_28_s3  (
	.I(\wbgpio_ins/dir_r [28]),
	.O(IO_28_6)
);
INV \wbgpio_ins/ins0/IO_29_s3  (
	.I(\wbgpio_ins/dir_r [29]),
	.O(IO_29_6)
);
INV \wbgpio_ins/ins0/IO_30_s3  (
	.I(\wbgpio_ins/dir_r [30]),
	.O(IO_30_6)
);
INV \wbgpio_ins/ins0/IO_31_s3  (
	.I(\wbgpio_ins/dir_r [31]),
	.O(IO_31_6)
);
LUT4 \u_dm/n403_s0  (
	.I0(\u_dm/dm_hartid_r [0]),
	.I1(\u_dm/n403_4 ),
	.I2(ram_dout[2]),
	.I3(\u_dm/n334_4 ),
	.F(\u_dm/n403_3 )
);
defparam \u_dm/n403_s0 .INIT=16'hF888;
LUT3 \u_dm/n433_s0  (
	.I0(\u_dm/dm_hartid_r [0]),
	.I1(\u_dm/n433_6 ),
	.I2(\u_dm/dm_haltnot_r ),
	.F(\u_dm/n433_3 )
);
defparam \u_dm/n433_s0 .INIT=8'h10;
LUT3 \u_dm/n434_s0  (
	.I0(\u_dm/dm_hartid_r [0]),
	.I1(\u_dm/n433_6 ),
	.I2(dbg_irq),
	.F(\u_dm/n434_3 )
);
defparam \u_dm/n434_s0 .INIT=8'h10;
LUT3 \u_dm/dtm_resp_bits_data_5_s0  (
	.I0(\u_dm/n334_4 ),
	.I1(ram_dout[5]),
	.I2(\u_dm/dtm_resp_bits_data_5_4 ),
	.F(\u_dm/dtm_resp_bits_data [5])
);
defparam \u_dm/dtm_resp_bits_data_5_s0 .INIT=8'hF8;
LUT3 \u_dm/dtm_resp_bits_data_11_s0  (
	.I0(\u_dm/n334_4 ),
	.I1(ram_dout[11]),
	.I2(\u_dm/dtm_resp_bits_data_5_4 ),
	.F(\u_dm/dtm_resp_bits_data [11])
);
defparam \u_dm/dtm_resp_bits_data_11_s0 .INIT=8'hF8;
LUT3 \u_dm/dtm_resp_bits_data_12_s0  (
	.I0(\u_dm/n334_4 ),
	.I1(ram_dout[12]),
	.I2(\u_dm/dtm_resp_bits_data_5_4 ),
	.F(\u_dm/dtm_resp_bits_data [12])
);
defparam \u_dm/dtm_resp_bits_data_12_s0 .INIT=8'hF8;
LUT4 \u_dm/dtm_resp_bits_data_0_s0  (
	.I0(\u_dm/dtm_resp_bits_data_0_4 ),
	.I1(\u_dm/dtm_resp_bits_data_0_5 ),
	.I2(ram_dout[0]),
	.I3(\u_dm/n334_4 ),
	.F(\u_dm/dtm_resp_bits_data [0])
);
defparam \u_dm/dtm_resp_bits_data_0_s0 .INIT=16'hF444;
LUT4 \u_dm/dtm_wr_hartid_ena_s0  (
	.I0(\u_dm/i_dtm_req_bits [0]),
	.I1(\u_dm/i_dtm_req_bits [1]),
	.I2(\u_dm/n403_4 ),
	.I3(\u_dm/vld_set ),
	.F(\u_dm/dtm_wr_hartid_ena )
);
defparam \u_dm/dtm_wr_hartid_ena_s0 .INIT=16'h4000;
LUT3 \u_dm/ram_addr_2_s0  (
	.I0(\u_dm/i_dtm_req_bits [38]),
	.I1(mem_addr_Z[4]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_addr [2])
);
defparam \u_dm/ram_addr_2_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_addr_1_s0  (
	.I0(\u_dm/i_dtm_req_bits [37]),
	.I1(mem_addr_Z[3]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_addr [1])
);
defparam \u_dm/ram_addr_1_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_addr_0_s0  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_addr [0])
);
defparam \u_dm/ram_addr_0_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_31_s  (
	.I0(\u_dm/i_dtm_req_bits [33]),
	.I1(mem_wdata_Z[31]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [31])
);
defparam \u_dm/ram_wdat_Z_31_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_30_s  (
	.I0(\u_dm/i_dtm_req_bits [32]),
	.I1(mem_wdata_Z[30]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [30])
);
defparam \u_dm/ram_wdat_Z_30_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_29_s  (
	.I0(\u_dm/i_dtm_req_bits [31]),
	.I1(mem_wdata_Z[29]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [29])
);
defparam \u_dm/ram_wdat_Z_29_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_28_s  (
	.I0(\u_dm/i_dtm_req_bits [30]),
	.I1(mem_wdata_Z[28]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [28])
);
defparam \u_dm/ram_wdat_Z_28_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_27_s  (
	.I0(\u_dm/i_dtm_req_bits [29]),
	.I1(mem_wdata_Z[27]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [27])
);
defparam \u_dm/ram_wdat_Z_27_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_26_s  (
	.I0(\u_dm/i_dtm_req_bits [28]),
	.I1(mem_wdata_Z[26]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [26])
);
defparam \u_dm/ram_wdat_Z_26_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_25_s  (
	.I0(\u_dm/i_dtm_req_bits [27]),
	.I1(mem_wdata_Z[25]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [25])
);
defparam \u_dm/ram_wdat_Z_25_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_24_s  (
	.I0(\u_dm/i_dtm_req_bits [26]),
	.I1(mem_wdata_Z[24]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [24])
);
defparam \u_dm/ram_wdat_Z_24_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_23_s  (
	.I0(\u_dm/i_dtm_req_bits [25]),
	.I1(mem_wdata_Z[23]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [23])
);
defparam \u_dm/ram_wdat_Z_23_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_22_s  (
	.I0(\u_dm/i_dtm_req_bits [24]),
	.I1(mem_wdata_Z[22]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [22])
);
defparam \u_dm/ram_wdat_Z_22_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_21_s  (
	.I0(\u_dm/i_dtm_req_bits [23]),
	.I1(mem_wdata_Z[21]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [21])
);
defparam \u_dm/ram_wdat_Z_21_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_20_s  (
	.I0(\u_dm/i_dtm_req_bits [22]),
	.I1(mem_wdata_Z[20]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [20])
);
defparam \u_dm/ram_wdat_Z_20_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_19_s  (
	.I0(\u_dm/i_dtm_req_bits [21]),
	.I1(mem_wdata_Z[19]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [19])
);
defparam \u_dm/ram_wdat_Z_19_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_18_s  (
	.I0(\u_dm/i_dtm_req_bits [20]),
	.I1(mem_wdata_Z[18]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [18])
);
defparam \u_dm/ram_wdat_Z_18_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_17_s  (
	.I0(\u_dm/i_dtm_req_bits [19]),
	.I1(mem_wdata_Z[17]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [17])
);
defparam \u_dm/ram_wdat_Z_17_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_16_s  (
	.I0(\u_dm/i_dtm_req_bits [18]),
	.I1(mem_wdata_Z[16]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [16])
);
defparam \u_dm/ram_wdat_Z_16_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_15_s  (
	.I0(\u_dm/i_dtm_req_bits [17]),
	.I1(mem_wdata_Z[15]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [15])
);
defparam \u_dm/ram_wdat_Z_15_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_14_s  (
	.I0(\u_dm/i_dtm_req_bits [16]),
	.I1(mem_wdata_Z[14]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [14])
);
defparam \u_dm/ram_wdat_Z_14_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_13_s  (
	.I0(\u_dm/i_dtm_req_bits [15]),
	.I1(mem_wdata_Z[13]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [13])
);
defparam \u_dm/ram_wdat_Z_13_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_12_s  (
	.I0(\u_dm/i_dtm_req_bits [14]),
	.I1(mem_wdata_Z[12]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [12])
);
defparam \u_dm/ram_wdat_Z_12_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_11_s  (
	.I0(\u_dm/i_dtm_req_bits [13]),
	.I1(mem_wdata_Z[11]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [11])
);
defparam \u_dm/ram_wdat_Z_11_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_10_s  (
	.I0(\u_dm/i_dtm_req_bits [12]),
	.I1(mem_wdata_Z[10]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [10])
);
defparam \u_dm/ram_wdat_Z_10_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_9_s  (
	.I0(\u_dm/i_dtm_req_bits [11]),
	.I1(mem_wdata_Z[9]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [9])
);
defparam \u_dm/ram_wdat_Z_9_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_8_s  (
	.I0(\u_dm/i_dtm_req_bits [10]),
	.I1(mem_wdata_Z[8]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [8])
);
defparam \u_dm/ram_wdat_Z_8_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_7_s  (
	.I0(\u_dm/i_dtm_req_bits [9]),
	.I1(mem_wdata_Z[7]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [7])
);
defparam \u_dm/ram_wdat_Z_7_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_6_s  (
	.I0(\u_dm/i_dtm_req_bits [8]),
	.I1(mem_wdata_Z[6]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [6])
);
defparam \u_dm/ram_wdat_Z_6_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_5_s  (
	.I0(\u_dm/i_dtm_req_bits [7]),
	.I1(mem_wdata_Z[5]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [5])
);
defparam \u_dm/ram_wdat_Z_5_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_4_s  (
	.I0(\u_dm/i_dtm_req_bits [6]),
	.I1(mem_wdata_Z[4]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [4])
);
defparam \u_dm/ram_wdat_Z_4_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_3_s  (
	.I0(\u_dm/i_dtm_req_bits [5]),
	.I1(mem_wdata_Z[3]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [3])
);
defparam \u_dm/ram_wdat_Z_3_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_2_s  (
	.I0(\u_dm/i_dtm_req_bits [4]),
	.I1(mem_wdata_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [2])
);
defparam \u_dm/ram_wdat_Z_2_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_1_s  (
	.I0(\u_dm/i_dtm_req_bits [3]),
	.I1(mem_wdata_Z[1]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [1])
);
defparam \u_dm/ram_wdat_Z_1_s .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_Z_0_s  (
	.I0(\u_dm/i_dtm_req_bits [2]),
	.I1(mem_wdata_Z[0]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat_Z [0])
);
defparam \u_dm/ram_wdat_Z_0_s .INIT=8'hAC;
LUT3 \u_dm/n334_s1  (
	.I0(\u_dm/i_dtm_req_bits [39]),
	.I1(\u_dm/i_dtm_req_bits [40]),
	.I2(\u_dm/n334_5 ),
	.F(\u_dm/n334_4 )
);
defparam \u_dm/n334_s1 .INIT=8'h01;
LUT4 \u_dm/n403_s1  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(\u_dm/i_dtm_req_bits [38]),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/dtm_resp_bits_data_0_5 ),
	.F(\u_dm/n403_4 )
);
defparam \u_dm/n403_s1 .INIT=16'h0100;
LUT4 \u_dm/dtm_resp_bits_data_5_s1  (
	.I0(\u_dm/i_dtm_req_bits [38]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [36]),
	.I3(\u_dm/dtm_resp_bits_data_0_5 ),
	.F(\u_dm/dtm_resp_bits_data_5_4 )
);
defparam \u_dm/dtm_resp_bits_data_5_s1 .INIT=16'h1000;
LUT4 \u_dm/dtm_resp_bits_data_0_s1  (
	.I0(\u_dm/dm_haltnot_r ),
	.I1(\u_dm/i_dtm_req_bits [36]),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [38]),
	.F(\u_dm/dtm_resp_bits_data_0_4 )
);
defparam \u_dm/dtm_resp_bits_data_0_s1 .INIT=16'hDFF3;
LUT2 \u_dm/dtm_resp_bits_data_0_s2  (
	.I0(\u_dm/i_dtm_req_bits [37]),
	.I1(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data_0_5 )
);
defparam \u_dm/dtm_resp_bits_data_0_s2 .INIT=4'h4;
LUT4 \u_dm/wr_cleardebint_ena_s1  (
	.I0(mem_wstrb_Z[0]),
	.I1(mem_wstrb_Z[1]),
	.I2(mem_wstrb_Z[2]),
	.I3(mem_wstrb_Z[3]),
	.F(wr_cleardebint_ena_4)
);
defparam \u_dm/wr_cleardebint_ena_s1 .INIT=16'h0001;
LUT2 \u_dm/wr_cleardebint_ena_s2  (
	.I0(mem_rdata_20_17),
	.I1(wr_cleardebint_ena_7),
	.F(\u_dm/wr_cleardebint_ena_5 )
);
defparam \u_dm/wr_cleardebint_ena_s2 .INIT=4'h8;
LUT2 \u_dm/wr_cleardebint_ena_s3  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.F(wr_cleardebint_ena_6)
);
defparam \u_dm/wr_cleardebint_ena_s3 .INIT=4'h1;
LUT2 \u_dm/wr_sethaltnot_ena_s1  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.F(wr_sethaltnot_ena_4)
);
defparam \u_dm/wr_sethaltnot_ena_s1 .INIT=4'h8;
LUT3 \u_dm/dm_haltnot_ena_s1  (
	.I0(\u_dm/n433_6 ),
	.I1(\u_dm/vld_set ),
	.I2(\u_dm/dm_haltnot_ena_6 ),
	.F(\u_dm/dm_haltnot_ena_4 )
);
defparam \u_dm/dm_haltnot_ena_s1 .INIT=8'h40;
LUT3 \u_dm/n334_s2  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(\u_dm/i_dtm_req_bits [37]),
	.I2(\u_dm/i_dtm_req_bits [38]),
	.F(\u_dm/n334_5 )
);
defparam \u_dm/n334_s2 .INIT=8'h80;
LUT4 \u_dm/wr_cleardebint_ena_s4  (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[5]),
	.I2(mem_rdata_31_21),
	.I3(\u_dm/wr_cleardebint_ena_8 ),
	.F(wr_cleardebint_ena_7)
);
defparam \u_dm/wr_cleardebint_ena_s4 .INIT=16'h1000;
LUT3 \u_dm/dm_haltnot_ena_s3  (
	.I0(\u_dm/dm_hartid_r [0]),
	.I1(\u_dm/i_dtm_req_bits [0]),
	.I2(\u_dm/i_dtm_req_bits [1]),
	.F(\u_dm/dm_haltnot_ena_6 )
);
defparam \u_dm/dm_haltnot_ena_s3 .INIT=8'h10;
LUT2 \u_dm/wr_cleardebint_ena_s5  (
	.I0(mem_addr_Z[11]),
	.I1(mem_addr_Z[8]),
	.F(\u_dm/wr_cleardebint_ena_8 )
);
defparam \u_dm/wr_cleardebint_ena_s5 .INIT=4'h4;
LUT4 \u_dm/wr_sethaltnot_ena_s2  (
	.I0(wr_cleardebint_ena_4),
	.I1(\u_dm/wr_cleardebint_ena_5 ),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[3]),
	.F(\u_dm/wr_sethaltnot_ena )
);
defparam \u_dm/wr_sethaltnot_ena_s2 .INIT=16'h4000;
LUT4 \u_dm/wr_cleardebint_ena_s6  (
	.I0(wr_cleardebint_ena_4),
	.I1(\u_dm/wr_cleardebint_ena_5 ),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[3]),
	.F(\u_dm/wr_cleardebint_ena )
);
defparam \u_dm/wr_cleardebint_ena_s6 .INIT=16'h0004;
LUT4 \u_dm/ram_addr_2_s2  (
	.I0(\u_dm/i_dtm_req_bits [39]),
	.I1(\u_dm/i_dtm_req_bits [40]),
	.I2(\u_dm/n334_5 ),
	.I3(\u_dm/vld_set ),
	.F(\u_dm/ram_addr_2_6 )
);
defparam \u_dm/ram_addr_2_s2 .INIT=16'h0100;
LUT4 \u_dm/n433_s2  (
	.I0(\u_dm/i_dtm_req_bits [39]),
	.I1(\u_dm/i_dtm_req_bits [40]),
	.I2(\u_dm/n334_5 ),
	.I3(\u_dm/n403_4 ),
	.F(\u_dm/n433_6 )
);
defparam \u_dm/n433_s2 .INIT=16'h00FE;
LUT4 \u_dm/n364_s1  (
	.I0(ram_dout[31]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n364_5 )
);
defparam \u_dm/n364_s1 .INIT=16'h0002;
LUT4 \u_dm/n363_s1  (
	.I0(ram_dout[30]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n363_5 )
);
defparam \u_dm/n363_s1 .INIT=16'h0002;
LUT4 \u_dm/n362_s1  (
	.I0(ram_dout[29]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n362_5 )
);
defparam \u_dm/n362_s1 .INIT=16'h0002;
LUT4 \u_dm/n361_s1  (
	.I0(ram_dout[28]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n361_5 )
);
defparam \u_dm/n361_s1 .INIT=16'h0002;
LUT4 \u_dm/n360_s1  (
	.I0(ram_dout[27]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n360_5 )
);
defparam \u_dm/n360_s1 .INIT=16'h0002;
LUT4 \u_dm/n359_s1  (
	.I0(ram_dout[26]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n359_5 )
);
defparam \u_dm/n359_s1 .INIT=16'h0002;
LUT4 \u_dm/n358_s1  (
	.I0(ram_dout[25]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n358_5 )
);
defparam \u_dm/n358_s1 .INIT=16'h0002;
LUT4 \u_dm/n357_s1  (
	.I0(ram_dout[24]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n357_5 )
);
defparam \u_dm/n357_s1 .INIT=16'h0002;
LUT4 \u_dm/n356_s1  (
	.I0(ram_dout[23]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n356_5 )
);
defparam \u_dm/n356_s1 .INIT=16'h0002;
LUT4 \u_dm/n355_s1  (
	.I0(ram_dout[22]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n355_5 )
);
defparam \u_dm/n355_s1 .INIT=16'h0002;
LUT4 \u_dm/n354_s1  (
	.I0(ram_dout[21]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n354_5 )
);
defparam \u_dm/n354_s1 .INIT=16'h0002;
LUT4 \u_dm/n353_s1  (
	.I0(ram_dout[20]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n353_5 )
);
defparam \u_dm/n353_s1 .INIT=16'h0002;
LUT4 \u_dm/n352_s1  (
	.I0(ram_dout[19]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n352_5 )
);
defparam \u_dm/n352_s1 .INIT=16'h0002;
LUT4 \u_dm/n351_s1  (
	.I0(ram_dout[18]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n351_5 )
);
defparam \u_dm/n351_s1 .INIT=16'h0002;
LUT4 \u_dm/n350_s1  (
	.I0(ram_dout[17]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n350_5 )
);
defparam \u_dm/n350_s1 .INIT=16'h0002;
LUT4 \u_dm/n349_s1  (
	.I0(ram_dout[16]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n349_5 )
);
defparam \u_dm/n349_s1 .INIT=16'h0002;
LUT4 \u_dm/n348_s1  (
	.I0(ram_dout[15]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n348_5 )
);
defparam \u_dm/n348_s1 .INIT=16'h0002;
LUT4 \u_dm/n347_s1  (
	.I0(ram_dout[14]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n347_5 )
);
defparam \u_dm/n347_s1 .INIT=16'h0002;
LUT4 \u_dm/n346_s1  (
	.I0(ram_dout[13]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n346_5 )
);
defparam \u_dm/n346_s1 .INIT=16'h0002;
LUT4 \u_dm/n343_s1  (
	.I0(ram_dout[10]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n343_5 )
);
defparam \u_dm/n343_s1 .INIT=16'h0002;
LUT4 \u_dm/n342_s1  (
	.I0(ram_dout[9]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n342_5 )
);
defparam \u_dm/n342_s1 .INIT=16'h0002;
LUT4 \u_dm/n341_s1  (
	.I0(ram_dout[8]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n341_5 )
);
defparam \u_dm/n341_s1 .INIT=16'h0002;
LUT4 \u_dm/n340_s1  (
	.I0(ram_dout[7]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n340_5 )
);
defparam \u_dm/n340_s1 .INIT=16'h0002;
LUT4 \u_dm/n339_s1  (
	.I0(ram_dout[6]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n339_5 )
);
defparam \u_dm/n339_s1 .INIT=16'h0002;
LUT4 \u_dm/n337_s1  (
	.I0(ram_dout[4]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n337_5 )
);
defparam \u_dm/n337_s1 .INIT=16'h0002;
LUT4 \u_dm/n336_s1  (
	.I0(ram_dout[3]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n336_5 )
);
defparam \u_dm/n336_s1 .INIT=16'h0002;
LUT4 \u_dm/n334_s3  (
	.I0(ram_dout[1]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/n334_5 ),
	.F(\u_dm/n334_7 )
);
defparam \u_dm/n334_s3 .INIT=16'h0002;
LUT4 \u_dm/dm_haltnot_nxt_s1  (
	.I0(\u_dm/i_dtm_req_bits [34]),
	.I1(mem_wdata_Z[0]),
	.I2(\u_dm/wr_sethaltnot_ena ),
	.I3(\u_dm/dm_haltnot_ena_4 ),
	.F(\u_dm/dm_haltnot_nxt )
);
defparam \u_dm/dm_haltnot_nxt_s1 .INIT=16'hBAFF;
LUT4 \u_dm/dm_haltnot_ena_s4  (
	.I0(\u_dm/i_dtm_req_bits [34]),
	.I1(\u_dm/dm_haltnot_ena_4 ),
	.I2(mem_wdata_Z[0]),
	.I3(\u_dm/wr_sethaltnot_ena ),
	.F(\u_dm/dm_haltnot_ena )
);
defparam \u_dm/dm_haltnot_ena_s4 .INIT=16'h4F44;
LUT4 \u_dm/dm_debint_ena_s3  (
	.I0(\u_dm/i_dtm_req_bits [35]),
	.I1(\u_dm/n433_6 ),
	.I2(\u_dm/vld_set ),
	.I3(\u_dm/dm_haltnot_ena_6 ),
	.F(\u_dm/dm_debint_ena_7 )
);
defparam \u_dm/dm_debint_ena_s3 .INIT=16'h2000;
LUT4 \u_dm/dm_debint_nxt_s4  (
	.I0(dbg_irq),
	.I1(\u_dm/dm_debint_ena_7 ),
	.I2(mem_wdata_Z[0]),
	.I3(\u_dm/wr_cleardebint_ena ),
	.F(\u_dm/dm_debint_nxt_10 )
);
defparam \u_dm/dm_debint_nxt_s4 .INIT=16'hECEE;
LUT4 \u_dm/u_s_jtag_dtm/n680_s0  (
	.I0(\u_dm/u_s_jtag_dtm/n680_4 ),
	.I1(\u_dm/u_s_jtag_dtm/n680_5 ),
	.I2(\u_dm/u_s_jtag_dtm/n680_10 ),
	.I3(\u_dm/u_s_jtag_dtm/n680_7 ),
	.F(\u_dm/u_s_jtag_dtm/n680_3 )
);
defparam \u_dm/u_s_jtag_dtm/n680_s0 .INIT=16'hF888;
LUT3 \u_dm/u_s_jtag_dtm/n250_s21  (
	.I0(\u_dm/u_s_jtag_dtm/n250_32 ),
	.I1(\u_dm/u_s_jtag_dtm/n250_33 ),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n250_31 )
);
defparam \u_dm/u_s_jtag_dtm/n250_s21 .INIT=8'hCA;
LUT4 \u_dm/u_s_jtag_dtm/n251_s20  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(\u_dm/u_s_jtag_dtm/n251_30 ),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/n251_31 ),
	.F(\u_dm/u_s_jtag_dtm/n251_29 )
);
defparam \u_dm/u_s_jtag_dtm/n251_s20 .INIT=16'h007F;
LUT2 \u_dm/u_s_jtag_dtm/n252_s38  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(jtag_TMS),
	.F(\u_dm/u_s_jtag_dtm/n252_41 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s38 .INIT=4'h6;
LUT3 \u_dm/u_s_jtag_dtm/n252_s33  (
	.I0(\u_dm/u_s_jtag_dtm/n252_48 ),
	.I1(\u_dm/u_s_jtag_dtm/n252_39 ),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n252_43 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s33 .INIT=8'hC5;
LUT4 \u_dm/u_s_jtag_dtm/n253_s17  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(jtag_TMS),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I3(\u_dm/u_s_jtag_dtm/n253_23 ),
	.F(\u_dm/u_s_jtag_dtm/n253_22 )
);
defparam \u_dm/u_s_jtag_dtm/n253_s17 .INIT=16'h714F;
LUT3 \u_dm/u_s_jtag_dtm/dbusReg_40_s2  (
	.I0(\u_dm/u_s_jtag_dtm/skipOpReg ),
	.I1(\u_dm/u_s_jtag_dtm/n704_5 ),
	.I2(\u_dm/u_s_jtag_dtm/n680_7 ),
	.F(\u_dm/u_s_jtag_dtm/dbusReg_40_6 )
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_40_s2 .INIT=8'h40;
LUT4 \u_dm/u_s_jtag_dtm/irReg_4_s4  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/irReg_4_10 )
);
defparam \u_dm/u_s_jtag_dtm/irReg_4_s4 .INIT=16'h8001;
LUT3 \u_dm/u_s_jtag_dtm/dbusValidReg_s3  (
	.I0(\u_dm/u_s_jtag_dtm/vld_set_4 ),
	.I1(\u_dm/u_s_jtag_dtm/n704_5 ),
	.I2(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.F(\u_dm/u_s_jtag_dtm/dbusValidReg_8 )
);
defparam \u_dm/u_s_jtag_dtm/dbusValidReg_s3 .INIT=8'hF1;
LUT4 \u_dm/u_s_jtag_dtm/n520_s8  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n591_12 )
);
defparam \u_dm/u_s_jtag_dtm/n520_s8 .INIT=16'h01E0;
LUT3 \u_dm/u_s_jtag_dtm/skipOpReg_s2  (
	.I0(\u_dm/u_s_jtag_dtm/n680_10 ),
	.I1(\u_dm/u_s_jtag_dtm/n704_5 ),
	.I2(\u_dm/u_s_jtag_dtm/n680_7 ),
	.F(\u_dm/u_s_jtag_dtm/skipOpReg_6 )
);
defparam \u_dm/u_s_jtag_dtm/skipOpReg_s2 .INIT=8'hE0;
LUT4 \u_dm/u_s_jtag_dtm/n591_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [4]),
	.I2(\u_dm/u_s_jtag_dtm/n591_16 ),
	.I3(\u_dm/u_s_jtag_dtm/n591_17 ),
	.F(\u_dm/u_s_jtag_dtm/n591_14 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s9 .INIT=16'hF8FF;
LUT4 \u_dm/u_s_jtag_dtm/n593_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [2]),
	.I2(\u_dm/u_s_jtag_dtm/n592_14 ),
	.I3(\u_dm/u_s_jtag_dtm/shiftReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n593_13 )
);
defparam \u_dm/u_s_jtag_dtm/n593_s9 .INIT=16'h8F88;
LUT3 \u_dm/u_s_jtag_dtm/n595_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n594_14 ),
	.I1(\u_dm/u_s_jtag_dtm/n595_14 ),
	.I2(\u_dm/u_s_jtag_dtm/n595_15 ),
	.F(\u_dm/u_s_jtag_dtm/n595_13 )
);
defparam \u_dm/u_s_jtag_dtm/n595_s9 .INIT=8'hFE;
LUT4 \u_dm/u_s_jtag_dtm/n520_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/dbusReg [40]),
	.I2(jtag_TDI),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n520_15 )
);
defparam \u_dm/u_s_jtag_dtm/n520_s9 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n522_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/dbusReg [39]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [40]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n522_13 )
);
defparam \u_dm/u_s_jtag_dtm/n522_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n524_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/dbusReg [38]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [39]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n524_13 )
);
defparam \u_dm/u_s_jtag_dtm/n524_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n526_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/dbusReg [37]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [38]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n526_13 )
);
defparam \u_dm/u_s_jtag_dtm/n526_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n528_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/dbusReg [36]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [37]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n528_13 )
);
defparam \u_dm/u_s_jtag_dtm/n528_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n530_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [35]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [36]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n530_13 )
);
defparam \u_dm/u_s_jtag_dtm/n530_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n532_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [34]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [35]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n532_13 )
);
defparam \u_dm/u_s_jtag_dtm/n532_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n534_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [33]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [34]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n534_13 )
);
defparam \u_dm/u_s_jtag_dtm/n534_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n536_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [32]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [33]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n536_13 )
);
defparam \u_dm/u_s_jtag_dtm/n536_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n538_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n538_14 ),
	.I1(\u_dm/u_s_jtag_dtm/n538_15 ),
	.I2(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [31]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n538_13 )
);
defparam \u_dm/u_s_jtag_dtm/n538_s8 .INIT=16'hF444;
LUT4 \u_dm/u_s_jtag_dtm/n540_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [30]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [31]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n540_13 )
);
defparam \u_dm/u_s_jtag_dtm/n540_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n542_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [29]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [30]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n542_13 )
);
defparam \u_dm/u_s_jtag_dtm/n542_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n544_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n544_14 ),
	.I1(\u_dm/u_s_jtag_dtm/n544_15 ),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [29]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n544_13 )
);
defparam \u_dm/u_s_jtag_dtm/n544_s8 .INIT=16'hF444;
LUT4 \u_dm/u_s_jtag_dtm/n546_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [27]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [28]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n546_13 )
);
defparam \u_dm/u_s_jtag_dtm/n546_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n548_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [26]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [27]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n548_13 )
);
defparam \u_dm/u_s_jtag_dtm/n548_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n550_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [25]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [26]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n550_13 )
);
defparam \u_dm/u_s_jtag_dtm/n550_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n552_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [24]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [25]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n552_13 )
);
defparam \u_dm/u_s_jtag_dtm/n552_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n554_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [23]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [24]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n554_13 )
);
defparam \u_dm/u_s_jtag_dtm/n554_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n556_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [22]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [23]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n556_13 )
);
defparam \u_dm/u_s_jtag_dtm/n556_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n558_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [21]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [22]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n558_13 )
);
defparam \u_dm/u_s_jtag_dtm/n558_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n560_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [20]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [21]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n560_13 )
);
defparam \u_dm/u_s_jtag_dtm/n560_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n562_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [19]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [20]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n562_13 )
);
defparam \u_dm/u_s_jtag_dtm/n562_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n564_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [18]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [19]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n564_13 )
);
defparam \u_dm/u_s_jtag_dtm/n564_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n566_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [17]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [18]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n566_13 )
);
defparam \u_dm/u_s_jtag_dtm/n566_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n568_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [16]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [17]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n568_13 )
);
defparam \u_dm/u_s_jtag_dtm/n568_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n570_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [15]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [16]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n570_13 )
);
defparam \u_dm/u_s_jtag_dtm/n570_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n572_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [14]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [15]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n572_13 )
);
defparam \u_dm/u_s_jtag_dtm/n572_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n574_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [13]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [14]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n574_13 )
);
defparam \u_dm/u_s_jtag_dtm/n574_s8 .INIT=16'hF888;
LUT3 \u_dm/u_s_jtag_dtm/n576_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [12]),
	.I2(\u_dm/u_s_jtag_dtm/n576_14 ),
	.F(\u_dm/u_s_jtag_dtm/n576_13 )
);
defparam \u_dm/u_s_jtag_dtm/n576_s8 .INIT=8'h8F;
LUT4 \u_dm/u_s_jtag_dtm/n578_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n578_14 ),
	.I1(\u_dm/u_s_jtag_dtm/n544_15 ),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [12]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n578_13 )
);
defparam \u_dm/u_s_jtag_dtm/n578_s8 .INIT=16'hF444;
LUT3 \u_dm/u_s_jtag_dtm/n580_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [10]),
	.I2(\u_dm/u_s_jtag_dtm/n580_14 ),
	.F(\u_dm/u_s_jtag_dtm/n580_13 )
);
defparam \u_dm/u_s_jtag_dtm/n580_s8 .INIT=8'h8F;
LUT4 \u_dm/u_s_jtag_dtm/n582_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [9]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [10]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n582_13 )
);
defparam \u_dm/u_s_jtag_dtm/n582_s8 .INIT=16'hF888;
LUT3 \u_dm/u_s_jtag_dtm/n584_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [8]),
	.I2(\u_dm/u_s_jtag_dtm/n584_14 ),
	.F(\u_dm/u_s_jtag_dtm/n584_13 )
);
defparam \u_dm/u_s_jtag_dtm/n584_s8 .INIT=8'h8F;
LUT4 \u_dm/u_s_jtag_dtm/n586_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [7]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [8]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n586_13 )
);
defparam \u_dm/u_s_jtag_dtm/n586_s8 .INIT=16'hF888;
LUT3 \u_dm/u_s_jtag_dtm/n588_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [6]),
	.I2(\u_dm/u_s_jtag_dtm/n588_14 ),
	.F(\u_dm/u_s_jtag_dtm/n588_13 )
);
defparam \u_dm/u_s_jtag_dtm/n588_s8 .INIT=8'h8F;
LUT4 \u_dm/u_s_jtag_dtm/n590_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [5]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [6]),
	.I3(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n590_13 )
);
defparam \u_dm/u_s_jtag_dtm/n590_s8 .INIT=16'hF888;
LUT2 \u_dm/u_s_jtag_dtm/n648_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n648_8 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [1]),
	.F(\u_dm/u_s_jtag_dtm/n648_5 )
);
defparam \u_dm/u_s_jtag_dtm/n648_s1 .INIT=4'h4;
LUT2 \u_dm/u_s_jtag_dtm/n647_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n648_8 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n647_5 )
);
defparam \u_dm/u_s_jtag_dtm/n647_s1 .INIT=4'h4;
LUT2 \u_dm/u_s_jtag_dtm/n646_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n648_8 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n646_5 )
);
defparam \u_dm/u_s_jtag_dtm/n646_s1 .INIT=4'h4;
LUT2 \u_dm/u_s_jtag_dtm/n645_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n648_8 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [4]),
	.F(\u_dm/u_s_jtag_dtm/n645_5 )
);
defparam \u_dm/u_s_jtag_dtm/n645_s1 .INIT=4'h4;
LUT3 \u_dm/u_s_jtag_dtm/n927_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n927_8 ),
	.I1(\u_dm/u_s_jtag_dtm/n538_15 ),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [0]),
	.F(\u_dm/u_s_jtag_dtm/n927_5 )
);
defparam \u_dm/u_s_jtag_dtm/n927_s1 .INIT=8'hE0;
LUT2 \u_dm/u_s_jtag_dtm/n649_s1  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/n648_8 ),
	.F(\u_dm/u_s_jtag_dtm/n649_5 )
);
defparam \u_dm/u_s_jtag_dtm/n649_s1 .INIT=4'hE;
LUT4 \u_dm/u_s_jtag_dtm/jtagStateReg_1_s3  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(jtag_TMS),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/jtagStateReg_1_8 )
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_1_s3 .INIT=16'hEFFF;
LUT2 \u_dm/u_s_jtag_dtm/n252_s37  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(jtag_TMS),
	.F(\u_dm/u_s_jtag_dtm/n252_45 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s37 .INIT=4'h9;
LUT2 \u_dm/u_s_jtag_dtm/n252_s35  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n252_47 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s35 .INIT=4'h1;
LUT3 \u_dm/u_s_jtag_dtm/n680_s1  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [1]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [2]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n680_4 )
);
defparam \u_dm/u_s_jtag_dtm/n680_s1 .INIT=8'h01;
LUT4 \u_dm/u_s_jtag_dtm/n680_s2  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [16]),
	.I3(\u_dm/u_s_jtag_dtm/n704_5 ),
	.F(\u_dm/u_s_jtag_dtm/n680_5 )
);
defparam \u_dm/u_s_jtag_dtm/n680_s2 .INIT=16'h4000;
LUT3 \u_dm/u_s_jtag_dtm/n680_s4  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n680_4 ),
	.F(\u_dm/u_s_jtag_dtm/n680_7 )
);
defparam \u_dm/u_s_jtag_dtm/n680_s4 .INIT=8'h80;
LUT4 \u_dm/u_s_jtag_dtm/n250_s22  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I3(jtag_TMS),
	.F(\u_dm/u_s_jtag_dtm/n250_32 )
);
defparam \u_dm/u_s_jtag_dtm/n250_s22 .INIT=16'hC200;
LUT4 \u_dm/u_s_jtag_dtm/n250_s23  (
	.I0(jtag_TMS),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.F(\u_dm/u_s_jtag_dtm/n250_33 )
);
defparam \u_dm/u_s_jtag_dtm/n250_s23 .INIT=16'h3FF4;
LUT2 \u_dm/u_s_jtag_dtm/n251_s21  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I1(jtag_TMS),
	.F(\u_dm/u_s_jtag_dtm/n251_30 )
);
defparam \u_dm/u_s_jtag_dtm/n251_s21 .INIT=4'h4;
LUT4 \u_dm/u_s_jtag_dtm/n251_s22  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I2(\u_dm/u_s_jtag_dtm/n251_32 ),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.F(\u_dm/u_s_jtag_dtm/n251_31 )
);
defparam \u_dm/u_s_jtag_dtm/n251_s22 .INIT=16'h0B33;
LUT4 \u_dm/u_s_jtag_dtm/n252_s36  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(jtag_TMS),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.F(\u_dm/u_s_jtag_dtm/n252_48 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s36 .INIT=16'hF94F;
LUT4 \u_dm/u_s_jtag_dtm/n253_s18  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I3(jtag_TMS),
	.F(\u_dm/u_s_jtag_dtm/n253_23 )
);
defparam \u_dm/u_s_jtag_dtm/n253_s18 .INIT=16'h31D2;
LUT3 \u_dm/u_s_jtag_dtm/n591_s10  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I1(\u_dm/u_s_jtag_dtm/n544_15 ),
	.I2(\u_dm/u_s_jtag_dtm/n677_10 ),
	.F(\u_dm/u_s_jtag_dtm/n591_15 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s10 .INIT=8'h80;
LUT2 \u_dm/u_s_jtag_dtm/n591_s11  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [5]),
	.I1(\u_dm/u_s_jtag_dtm/n540_16 ),
	.F(\u_dm/u_s_jtag_dtm/n591_16 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s11 .INIT=4'h8;
LUT4 \u_dm/u_s_jtag_dtm/n591_s12  (
	.I0(\u_dm/u_s_jtag_dtm/n591_18 ),
	.I1(\u_dm/u_s_jtag_dtm/n680_10 ),
	.I2(jtag_TDI),
	.I3(\u_dm/u_s_jtag_dtm/n927_8 ),
	.F(\u_dm/u_s_jtag_dtm/n591_17 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s12 .INIT=16'h0777;
LUT2 \u_dm/u_s_jtag_dtm/n592_s10  (
	.I0(\u_dm/u_s_jtag_dtm/n540_16 ),
	.I1(\u_dm/u_s_jtag_dtm/n927_8 ),
	.F(\u_dm/u_s_jtag_dtm/n592_14 )
);
defparam \u_dm/u_s_jtag_dtm/n592_s10 .INIT=4'h1;
LUT4 \u_dm/u_s_jtag_dtm/n592_s11  (
	.I0(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [3]),
	.I1(\u_dm/u_s_jtag_dtm/n677_10 ),
	.I2(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I3(\u_dm/u_s_jtag_dtm/n544_15 ),
	.F(\u_dm/u_s_jtag_dtm/n592_15 )
);
defparam \u_dm/u_s_jtag_dtm/n592_s11 .INIT=16'h8F00;
LUT3 \u_dm/u_s_jtag_dtm/n594_s10  (
	.I0(\u_dm/u_s_jtag_dtm/n677_10 ),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n544_15 ),
	.F(\u_dm/u_s_jtag_dtm/n594_14 )
);
defparam \u_dm/u_s_jtag_dtm/n594_s10 .INIT=8'h70;
LUT4 \u_dm/u_s_jtag_dtm/n595_s10  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [1]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I3(\u_dm/u_s_jtag_dtm/n680_8 ),
	.F(\u_dm/u_s_jtag_dtm/n595_14 )
);
defparam \u_dm/u_s_jtag_dtm/n595_s10 .INIT=16'hB000;
LUT4 \u_dm/u_s_jtag_dtm/n595_s11  (
	.I0(jtag_TDI),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/n595_16 ),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n595_15 )
);
defparam \u_dm/u_s_jtag_dtm/n595_s11 .INIT=16'hCA00;
LUT3 \u_dm/u_s_jtag_dtm/n677_s6  (
	.I0(\u_dm/u_s_jtag_dtm/i_dtm_resp_valid ),
	.I1(\u_dm/u_s_jtag_dtm/busyReg ),
	.I2(\u_dm/u_s_jtag_dtm/stickyBusyReg ),
	.F(\u_dm/u_s_jtag_dtm/n677_10 )
);
defparam \u_dm/u_s_jtag_dtm/n677_s6 .INIT=8'h0B;
LUT4 \u_dm/u_s_jtag_dtm/n538_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n680_7 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [32]),
	.I2(jtag_TDI),
	.I3(\u_dm/u_s_jtag_dtm/n591_18 ),
	.F(\u_dm/u_s_jtag_dtm/n538_14 )
);
defparam \u_dm/u_s_jtag_dtm/n538_s9 .INIT=16'h0777;
LUT4 \u_dm/u_s_jtag_dtm/n538_s10  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n538_15 )
);
defparam \u_dm/u_s_jtag_dtm/n538_s10 .INIT=16'h0100;
LUT3 \u_dm/u_s_jtag_dtm/n544_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n677_10 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [28]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [4]),
	.F(\u_dm/u_s_jtag_dtm/n544_14 )
);
defparam \u_dm/u_s_jtag_dtm/n544_s9 .INIT=8'h70;
LUT3 \u_dm/u_s_jtag_dtm/n544_s10  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/n680_10 ),
	.I2(\u_dm/u_s_jtag_dtm/n680_4 ),
	.F(\u_dm/u_s_jtag_dtm/n544_15 )
);
defparam \u_dm/u_s_jtag_dtm/n544_s10 .INIT=8'h80;
LUT3 \u_dm/u_s_jtag_dtm/n576_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n540_16 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [13]),
	.I2(\u_dm/u_s_jtag_dtm/n576_15 ),
	.F(\u_dm/u_s_jtag_dtm/n576_14 )
);
defparam \u_dm/u_s_jtag_dtm/n576_s9 .INIT=8'h07;
LUT3 \u_dm/u_s_jtag_dtm/n578_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n677_10 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [11]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [4]),
	.F(\u_dm/u_s_jtag_dtm/n578_14 )
);
defparam \u_dm/u_s_jtag_dtm/n578_s9 .INIT=8'h70;
LUT3 \u_dm/u_s_jtag_dtm/n580_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n540_16 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [11]),
	.I2(\u_dm/u_s_jtag_dtm/n576_15 ),
	.F(\u_dm/u_s_jtag_dtm/n580_14 )
);
defparam \u_dm/u_s_jtag_dtm/n580_s9 .INIT=8'h07;
LUT4 \u_dm/u_s_jtag_dtm/n584_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n540_16 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [9]),
	.I2(\u_dm/u_s_jtag_dtm/stickyBusyReg ),
	.I3(\u_dm/u_s_jtag_dtm/n576_15 ),
	.F(\u_dm/u_s_jtag_dtm/n584_14 )
);
defparam \u_dm/u_s_jtag_dtm/n584_s9 .INIT=16'h0777;
LUT3 \u_dm/u_s_jtag_dtm/n588_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n540_16 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [7]),
	.I2(\u_dm/u_s_jtag_dtm/n576_15 ),
	.F(\u_dm/u_s_jtag_dtm/n588_14 )
);
defparam \u_dm/u_s_jtag_dtm/n588_s9 .INIT=8'h07;
LUT2 \u_dm/u_s_jtag_dtm/n680_s5  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.F(\u_dm/u_s_jtag_dtm/n680_8 )
);
defparam \u_dm/u_s_jtag_dtm/n680_s5 .INIT=4'h4;
LUT4 \u_dm/u_s_jtag_dtm/n251_s23  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I2(jtag_TMS),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n251_32 )
);
defparam \u_dm/u_s_jtag_dtm/n251_s23 .INIT=16'h7022;
LUT3 \u_dm/u_s_jtag_dtm/n591_s13  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n680_4 ),
	.F(\u_dm/u_s_jtag_dtm/n591_18 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s13 .INIT=8'h60;
LUT3 \u_dm/u_s_jtag_dtm/n595_s12  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I2(\u_dm/u_s_jtag_dtm/n680_4 ),
	.F(\u_dm/u_s_jtag_dtm/n595_16 )
);
defparam \u_dm/u_s_jtag_dtm/n595_s12 .INIT=8'hE0;
LUT4 \u_dm/u_s_jtag_dtm/n576_s10  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n680_10 ),
	.I3(\u_dm/u_s_jtag_dtm/n680_4 ),
	.F(\u_dm/u_s_jtag_dtm/n576_15 )
);
defparam \u_dm/u_s_jtag_dtm/n576_s10 .INIT=16'h4000;
LUT4 \u_dm/u_s_jtag_dtm/n540_s10  (
	.I0(\u_dm/u_s_jtag_dtm/n538_15 ),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/n680_4 ),
	.F(\u_dm/u_s_jtag_dtm/n540_16 )
);
defparam \u_dm/u_s_jtag_dtm/n540_s10 .INIT=16'hA800;
LUT4 \u_dm/u_s_jtag_dtm/n648_s3  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n648_8 )
);
defparam \u_dm/u_s_jtag_dtm/n648_s3 .INIT=16'h0001;
LUT4 \u_dm/u_s_jtag_dtm/n704_s1  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n704_5 )
);
defparam \u_dm/u_s_jtag_dtm/n704_s1 .INIT=16'h0004;
LUT4 \u_dm/u_s_jtag_dtm/n927_s3  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.F(\u_dm/u_s_jtag_dtm/n927_8 )
);
defparam \u_dm/u_s_jtag_dtm/n927_s3 .INIT=16'h0800;
LUT4 \u_dm/u_s_jtag_dtm/n680_s6  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.F(\u_dm/u_s_jtag_dtm/n680_10 )
);
defparam \u_dm/u_s_jtag_dtm/n680_s6 .INIT=16'h0400;
LUT4 \u_dm/u_s_jtag_dtm/busyReg_s4  (
	.I0(\u_dm/u_s_jtag_dtm/dbusValidReg ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_valid ),
	.I2(\u_dm/u_s_jtag_dtm/n680_10 ),
	.I3(\u_dm/u_s_jtag_dtm/n680_7 ),
	.F(\u_dm/u_s_jtag_dtm/busyReg_10 )
);
defparam \u_dm/u_s_jtag_dtm/busyReg_s4 .INIT=16'hEAAA;
LUT4 \u_dm/u_s_jtag_dtm/n384_s8  (
	.I0(\u_dm/u_s_jtag_dtm/i_dtm_resp_valid ),
	.I1(\u_dm/u_s_jtag_dtm/busyReg ),
	.I2(\u_dm/u_s_jtag_dtm/stickyBusyReg ),
	.I3(\u_dm/u_s_jtag_dtm/n680_7 ),
	.F(\u_dm/u_s_jtag_dtm/n384_14 )
);
defparam \u_dm/u_s_jtag_dtm/n384_s8 .INIT=16'hF400;
LUT4 \u_dm/u_s_jtag_dtm/n677_s7  (
	.I0(\u_dm/u_s_jtag_dtm/i_dtm_resp_valid ),
	.I1(\u_dm/u_s_jtag_dtm/busyReg ),
	.I2(\u_dm/u_s_jtag_dtm/stickyBusyReg ),
	.I3(\u_dm/u_s_jtag_dtm/n680_10 ),
	.F(\u_dm/u_s_jtag_dtm/n677_12 )
);
defparam \u_dm/u_s_jtag_dtm/n677_s7 .INIT=16'hF400;
LUT4 \u_dm/u_s_jtag_dtm/n520_s11  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n680_4 ),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n520_18 )
);
defparam \u_dm/u_s_jtag_dtm/n520_s11 .INIT=16'h8000;
LUT4 \u_dm/u_s_jtag_dtm/n594_s11  (
	.I0(\u_dm/u_s_jtag_dtm/n540_16 ),
	.I1(\u_dm/u_s_jtag_dtm/n927_8 ),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [2]),
	.I3(\u_dm/u_s_jtag_dtm/n594_14 ),
	.F(\u_dm/u_s_jtag_dtm/n594_16 )
);
defparam \u_dm/u_s_jtag_dtm/n594_s11 .INIT=16'hFFE0;
LUT4 \u_dm/u_s_jtag_dtm/n592_s12  (
	.I0(\u_dm/u_s_jtag_dtm/n540_16 ),
	.I1(\u_dm/u_s_jtag_dtm/n927_8 ),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [4]),
	.I3(\u_dm/u_s_jtag_dtm/n592_15 ),
	.F(\u_dm/u_s_jtag_dtm/n592_17 )
);
defparam \u_dm/u_s_jtag_dtm/n592_s12 .INIT=16'hFFE0;
DFFC \u_dm/u_s_jtag_dtm/jtagStateReg_2_s0  (
	.D(\u_dm/u_s_jtag_dtm/n251_29 ),
	.CLK(jtag_TCK),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/jtagStateReg [2])
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_2_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/jtagStateReg_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/n253_22 ),
	.CLK(jtag_TCK),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/jtagStateReg [0])
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/skipOpReg_s0  (
	.D(\u_dm/u_s_jtag_dtm/n677_12 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/skipOpReg_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/skipOpReg )
);
defparam \u_dm/u_s_jtag_dtm/skipOpReg_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_40_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [40]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [40])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_40_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_39_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [39]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [39])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_39_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_38_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [38]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [38])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_38_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_37_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [37]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [37])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_37_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_36_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [36]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [36])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_36_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_35_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [35]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [35])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_35_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_34_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [34]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [34])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_33_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [33]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [33])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_32_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [32]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [32])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_31_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [31]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [31])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_30_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [30]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [30])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_29_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [29]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [29])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_28_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [28]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [28])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_27_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [27]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [27])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_26_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [26]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [26])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_25_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [25]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [25])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_24_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [24]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [24])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_23_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [23]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [23])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_22_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [22]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [22])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_21_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [21]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [21])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_20_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [20]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [20])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_19_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [19]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [19])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_18_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [18]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [18])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_17_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [17]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [17])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_16_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [16]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [16])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_15_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [15]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [15])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_14_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [14]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [14])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_13_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [13]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [13])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_12_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [12]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [12])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_11_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [11]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [11])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_10_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [10]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [10])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_9_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [9]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [9])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_8_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [8]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [8])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_7_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [7]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [7])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_6_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [6]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [6])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_5_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [5]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [5])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_4_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [4]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [4])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_3_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [3]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [3])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_2_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [2]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [2])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_1_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [1]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [1])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [0]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [0])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/jtagStateReg_3_s0  (
	.D(\u_dm/u_s_jtag_dtm/n250_31 ),
	.CLK(jtag_TCK),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/jtagStateReg [3])
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/busyReg_s1  (
	.D(\u_dm/u_s_jtag_dtm/dbusValidReg ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/busyReg_10 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/busyReg )
);
defparam \u_dm/u_s_jtag_dtm/busyReg_s1 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/stickyBusyReg_s1  (
	.D(\u_dm/u_s_jtag_dtm/n384_14 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n680_3 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/stickyBusyReg )
);
defparam \u_dm/u_s_jtag_dtm/stickyBusyReg_s1 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusValidReg_s1  (
	.D(\u_dm/u_s_jtag_dtm/n704_5 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/dbusValidReg_8 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusValidReg )
);
defparam \u_dm/u_s_jtag_dtm/dbusValidReg_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_40_s1  (
	.D(\u_dm/u_s_jtag_dtm/n520_15 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [40])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_40_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_39_s1  (
	.D(\u_dm/u_s_jtag_dtm/n522_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [39])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_39_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_38_s1  (
	.D(\u_dm/u_s_jtag_dtm/n524_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [38])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_38_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_37_s1  (
	.D(\u_dm/u_s_jtag_dtm/n526_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [37])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_37_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_36_s1  (
	.D(\u_dm/u_s_jtag_dtm/n528_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [36])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_36_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_35_s1  (
	.D(\u_dm/u_s_jtag_dtm/n530_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [35])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_35_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_34_s1  (
	.D(\u_dm/u_s_jtag_dtm/n532_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [34])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_34_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_33_s1  (
	.D(\u_dm/u_s_jtag_dtm/n534_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [33])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_33_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_32_s1  (
	.D(\u_dm/u_s_jtag_dtm/n536_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [32])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_32_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_31_s1  (
	.D(\u_dm/u_s_jtag_dtm/n538_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [31])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_31_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_30_s1  (
	.D(\u_dm/u_s_jtag_dtm/n540_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [30])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_30_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_29_s1  (
	.D(\u_dm/u_s_jtag_dtm/n542_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [29])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_29_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_28_s1  (
	.D(\u_dm/u_s_jtag_dtm/n544_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [28])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_28_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_27_s1  (
	.D(\u_dm/u_s_jtag_dtm/n546_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [27])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_27_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_26_s1  (
	.D(\u_dm/u_s_jtag_dtm/n548_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [26])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_26_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_25_s1  (
	.D(\u_dm/u_s_jtag_dtm/n550_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [25])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_25_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_24_s1  (
	.D(\u_dm/u_s_jtag_dtm/n552_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [24])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_24_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_23_s1  (
	.D(\u_dm/u_s_jtag_dtm/n554_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [23])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_23_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_22_s1  (
	.D(\u_dm/u_s_jtag_dtm/n556_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [22])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_22_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_21_s1  (
	.D(\u_dm/u_s_jtag_dtm/n558_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [21])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_21_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_20_s1  (
	.D(\u_dm/u_s_jtag_dtm/n560_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [20])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_20_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_19_s1  (
	.D(\u_dm/u_s_jtag_dtm/n562_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [19])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_19_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_18_s1  (
	.D(\u_dm/u_s_jtag_dtm/n564_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [18])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_18_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_17_s1  (
	.D(\u_dm/u_s_jtag_dtm/n566_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [17])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_17_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_16_s1  (
	.D(\u_dm/u_s_jtag_dtm/n568_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [16])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_16_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_15_s1  (
	.D(\u_dm/u_s_jtag_dtm/n570_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [15])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_15_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_14_s1  (
	.D(\u_dm/u_s_jtag_dtm/n572_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [14])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_14_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_13_s1  (
	.D(\u_dm/u_s_jtag_dtm/n574_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [13])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_13_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_12_s1  (
	.D(\u_dm/u_s_jtag_dtm/n576_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [12])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_12_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_11_s1  (
	.D(\u_dm/u_s_jtag_dtm/n578_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [11])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_11_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_10_s1  (
	.D(\u_dm/u_s_jtag_dtm/n580_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [10])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_10_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_9_s1  (
	.D(\u_dm/u_s_jtag_dtm/n582_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [9])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_9_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_8_s1  (
	.D(\u_dm/u_s_jtag_dtm/n584_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [8])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_8_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_7_s1  (
	.D(\u_dm/u_s_jtag_dtm/n586_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [7])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_7_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_6_s1  (
	.D(\u_dm/u_s_jtag_dtm/n588_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [6])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_6_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_5_s1  (
	.D(\u_dm/u_s_jtag_dtm/n590_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [5])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_5_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_4_s1  (
	.D(\u_dm/u_s_jtag_dtm/n591_14 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [4])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_4_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_3_s1  (
	.D(\u_dm/u_s_jtag_dtm/n592_17 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [3])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_3_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_2_s1  (
	.D(\u_dm/u_s_jtag_dtm/n593_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [2])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_2_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_1_s1  (
	.D(\u_dm/u_s_jtag_dtm/n594_16 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [1])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_1_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_0_s1  (
	.D(\u_dm/u_s_jtag_dtm/n595_13 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [0])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_0_s1 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/jtagStateReg_1_s1  (
	.D(\u_dm/u_s_jtag_dtm/n252_43 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/jtagStateReg_1_8 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/jtagStateReg [1])
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_1_s1 .INIT=1'b0;
DFFNC \u_dm/u_s_jtag_dtm/jtag_TDO_s1  (
	.D(\u_dm/u_s_jtag_dtm/n927_5 ),
	.CLK(jtag_TCK),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(jtag_TDO)
);
defparam \u_dm/u_s_jtag_dtm/jtag_TDO_s1 .INIT=1'b0;
DFFNCE \u_dm/u_s_jtag_dtm/irReg_4_s3  (
	.D(\u_dm/u_s_jtag_dtm/n645_5 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [4])
);
defparam \u_dm/u_s_jtag_dtm/irReg_4_s3 .INIT=1'b0;
DFFNCE \u_dm/u_s_jtag_dtm/irReg_3_s3  (
	.D(\u_dm/u_s_jtag_dtm/n646_5 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [3])
);
defparam \u_dm/u_s_jtag_dtm/irReg_3_s3 .INIT=1'b0;
DFFNCE \u_dm/u_s_jtag_dtm/irReg_2_s3  (
	.D(\u_dm/u_s_jtag_dtm/n647_5 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [2])
);
defparam \u_dm/u_s_jtag_dtm/irReg_2_s3 .INIT=1'b0;
DFFNCE \u_dm/u_s_jtag_dtm/irReg_1_s3  (
	.D(\u_dm/u_s_jtag_dtm/n648_5 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [1])
);
defparam \u_dm/u_s_jtag_dtm/irReg_1_s3 .INIT=1'b0;
DFFNPE \u_dm/u_s_jtag_dtm/irReg_0_s3  (
	.D(\u_dm/u_s_jtag_dtm/n649_5 ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.PRESET(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [0])
);
defparam \u_dm/u_s_jtag_dtm/irReg_0_s3 .INIT=1'b1;
MUX2_LUT5 \u_dm/u_s_jtag_dtm/n252_s31  (
	.I0(\u_dm/u_s_jtag_dtm/n252_45 ),
	.I1(\u_dm/u_s_jtag_dtm/n252_41 ),
	.S0(\u_dm/u_s_jtag_dtm/n252_47 ),
	.O(\u_dm/u_s_jtag_dtm/n252_39 )
);
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena_s0  (
	.I0(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync ),
	.I1(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_r ),
	.I2(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena_s0 .INIT=8'hF4;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt_s0  (
	.I0(\u_dm/u_s_jtag_dtm/dbusValidReg ),
	.I1(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync ),
	.I2(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_r ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt_s0 .INIT=8'hEF;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set_s1  (
	.I0(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_r ),
	.I1(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync ),
	.I2(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_r ),
	.F(\u_dm/u_s_jtag_dtm/vld_set_4 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set_s1 .INIT=8'hD0;
LUT4 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set_s2  (
	.I0(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_r ),
	.I1(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync ),
	.I2(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_r ),
	.I3(\u_dm/u_s_jtag_dtm/dbusValidReg ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set_s2 .INIT=16'h2F00;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_s2  (
	.I0(\u_dm/dtm_req_valid ),
	.I1(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.I2(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_6 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_s2 .INIT=8'hCE;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_39_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [39]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [39])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_39_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_38_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [38]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [38])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_38_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_37_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [37]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [37])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_37_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_36_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [36]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [36])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_36_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [35]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [35])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_34_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [34]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [34])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_33_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [33]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [33])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_32_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [32]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [32])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_31_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [31]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [31])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_30_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [30]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [30])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_29_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [29]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [29])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_28_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [28]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [28])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [27]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [27])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_26_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [26]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [26])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_25_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [25]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [25])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_24_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [24]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [24])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [23]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [23])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_22_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [22]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [22])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_21_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [21]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [21])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_20_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [20]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [20])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_19_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [19]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [19])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_18_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [18]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [18])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_17_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [17]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [17])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_16_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [16]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [16])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_15_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [15]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [15])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_14_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [14]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [14])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_13_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [13]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [13])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_12_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [12]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [12])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [11]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [11])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [10]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [10])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [9]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [9])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_8_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [8]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [8])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_7_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [7]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [7])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [6]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [6])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_5_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [5]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [5])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_4_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [4]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [4])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_3_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [3]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [3])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_2_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [2]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [2])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_1_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [1]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [1])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [0]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_40_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [40]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [40])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_40_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync ),
	.CLK(jtag_TCK),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_r )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt ),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_r )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_6 ),
	.CLK(jtag_TCK),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_valid )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/dtm_req_ready ),
	.CLK(jtag_TCK),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_dat[0] [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_dat[0] [0]),
	.CLK(jtag_TCK),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set_s0  (
	.I0(\u_dm/u_s_jtag_dtm/i_dtm_resp_valid ),
	.I1(\u_dm/dtm_resp_ready ),
	.I2(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set_s0 .INIT=8'h10;
LUT4 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_s2  (
	.I0(\u_dm/dtm_resp_ready ),
	.I1(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync ),
	.I2(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_r ),
	.I3(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_6 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_s2 .INIT=16'hCF8A;
LUT4 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s2  (
	.I0(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_valid ),
	.I2(\u_dm/u_s_jtag_dtm/n680_10 ),
	.I3(\u_dm/u_s_jtag_dtm/n680_7 ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_6 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s2 .INIT=16'h2EEE;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync ),
	.CLK(jtag_TCK),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_r )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_34_s0  (
	.D(\u_dm/dtm_resp_bits [34]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [34])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_33_s0  (
	.D(\u_dm/dtm_resp_bits [33]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [33])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_32_s0  (
	.D(\u_dm/dtm_resp_bits [32]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [32])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_31_s0  (
	.D(\u_dm/dtm_resp_bits [31]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [31])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_30_s0  (
	.D(\u_dm/dtm_resp_bits [30]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [30])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_29_s0  (
	.D(\u_dm/dtm_resp_bits [29]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [29])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_28_s0  (
	.D(\u_dm/dtm_resp_bits [28]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [28])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_27_s0  (
	.D(\u_dm/dtm_resp_bits [27]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [27])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_26_s0  (
	.D(\u_dm/dtm_resp_bits [26]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [26])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0  (
	.D(\u_dm/dtm_resp_bits [25]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [25])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0  (
	.D(\u_dm/dtm_resp_bits [24]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [24])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_23_s0  (
	.D(\u_dm/dtm_resp_bits [23]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [23])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_22_s0  (
	.D(\u_dm/dtm_resp_bits [22]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [22])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_21_s0  (
	.D(\u_dm/dtm_resp_bits [21]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [21])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_20_s0  (
	.D(\u_dm/dtm_resp_bits [20]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [20])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_19_s0  (
	.D(\u_dm/dtm_resp_bits [19]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [19])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_18_s0  (
	.D(\u_dm/dtm_resp_bits [18]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [18])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0  (
	.D(\u_dm/dtm_resp_bits [17]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [17])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_16_s0  (
	.D(\u_dm/dtm_resp_bits [16]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [16])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0  (
	.D(\u_dm/dtm_resp_bits [15]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [15])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0  (
	.D(\u_dm/dtm_resp_bits [14]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [14])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0  (
	.D(\u_dm/dtm_resp_bits [13]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [13])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0  (
	.D(\u_dm/dtm_resp_bits [12]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [12])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0  (
	.D(\u_dm/dtm_resp_bits [11]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [11])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0  (
	.D(\u_dm/dtm_resp_bits [10]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [10])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0  (
	.D(\u_dm/dtm_resp_bits [9]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [9])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0  (
	.D(\u_dm/dtm_resp_bits [8]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [8])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0  (
	.D(\u_dm/dtm_resp_bits [7]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [7])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0  (
	.D(\u_dm/dtm_resp_bits [6]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [6])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0  (
	.D(\u_dm/dtm_resp_bits [5]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [5])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0  (
	.D(\u_dm/dtm_resp_bits [4]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [4])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0  (
	.D(\u_dm/dtm_resp_bits [3]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [3])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_2_s0  (
	.D(\u_dm/dtm_resp_bits [2]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [2])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0  (
	.D(\u_dm/dtm_resp_bits [35]),
	.CLK(jtag_TCK),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [35])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_6 ),
	.CLK(jtag_TCK),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_resp_ready )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_6 ),
	.CLK(jtag_TCK),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_valid )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/dtm_resp_valid ),
	.CLK(jtag_TCK),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_dat[0] [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_dat[0] [0]),
	.CLK(jtag_TCK),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/dm_hartid_dfflr/qout_r_0_s0  (
	.D(\u_dm/i_dtm_req_bits [4]),
	.CLK(clk_in),
	.CE(\u_dm/dtm_wr_hartid_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dm_hartid_r [0])
);
defparam \u_dm/dm_hartid_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/cleardebint_dfflr/qout_r_0_s0  (
	.D(mem_wdata_Z[0]),
	.CLK(clk_in),
	.CE(\u_dm/wr_cleardebint_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(cleardebint_r[0])
);
defparam \u_dm/cleardebint_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/sethaltnot_dfflr/qout_r_0_s0  (
	.D(mem_wdata_Z[0]),
	.CLK(clk_in),
	.CE(\u_dm/wr_sethaltnot_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(sethaltnot_r[0])
);
defparam \u_dm/sethaltnot_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/dm_haltnot_dfflr/qout_r_0_s0  (
	.D(\u_dm/dm_haltnot_nxt ),
	.CLK(clk_in),
	.CE(\u_dm/dm_haltnot_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dm_haltnot_r )
);
defparam \u_dm/dm_haltnot_dfflr/qout_r_0_s0 .INIT=1'b0;
LUT3 \u_dm/u_s_debug_ram/ram_dout_31_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [31]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [31]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_31_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_31_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_31_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [31]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [31]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_31_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_31_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_30_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [30]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [30]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_30_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_30_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_30_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [30]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [30]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_30_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_30_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_29_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [29]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [29]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_29_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_29_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_29_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [29]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [29]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_29_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_29_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_28_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [28]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [28]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_28_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_28_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_28_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [28]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [28]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_28_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_28_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_27_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [27]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [27]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_27_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_27_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_27_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [27]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [27]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_27_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_27_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_26_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [26]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [26]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_26_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_26_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_26_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [26]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [26]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_26_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_26_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_25_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [25]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [25]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_25_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_25_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_25_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [25]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [25]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_25_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_25_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_24_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [24]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [24]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_24_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_24_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_24_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [24]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [24]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_24_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_24_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_23_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [23]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [23]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_23_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_23_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_23_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [23]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [23]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_23_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_23_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_22_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [22]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [22]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_22_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_22_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_22_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [22]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [22]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_22_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_22_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_21_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [21]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [21]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_21_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_21_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_21_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [21]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [21]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_21_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_21_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_20_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [20]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [20]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_20_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_20_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_20_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [20]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [20]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_20_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_20_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_19_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [19]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [19]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_19_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_19_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_19_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [19]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [19]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_19_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_19_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_18_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [18]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [18]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_18_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_18_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_18_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [18]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [18]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_18_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_18_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_17_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [17]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [17]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_17_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_17_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_17_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [17]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [17]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_17_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_17_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_16_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [16]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [16]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_16_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_16_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_16_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [16]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [16]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_16_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_16_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_15_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [15]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [15]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_15_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_15_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_15_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [15]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [15]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_15_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_15_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_14_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [14]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [14]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_14_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_14_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_14_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [14]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [14]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_14_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_14_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_13_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [13]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [13]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_13_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_13_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_13_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [13]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [13]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_13_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_13_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_12_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [12]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [12]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_12_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_12_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_12_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [12]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [12]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_12_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_12_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_11_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [11]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [11]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_11_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_11_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_11_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [11]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [11]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_11_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_11_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_10_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [10]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [10]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_10_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_10_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_10_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [10]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [10]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_10_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_10_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_9_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [9]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [9]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_9_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_9_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_9_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [9]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [9]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_9_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_9_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_8_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [8]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [8]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_8_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_8_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_8_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [8]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [8]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_8_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_8_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_7_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [7]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [7]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_7_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_7_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_7_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [7]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [7]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_7_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_7_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_6_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [6]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [6]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_6_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_6_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_6_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [6]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [6]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_6_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_6_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_5_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [5]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [5]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_5_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_5_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_5_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [5]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [5]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_5_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_5_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_4_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [4]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [4]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_4_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_4_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_4_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [4]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [4]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_4_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_4_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_3_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [3]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [3]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_3_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_3_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_3_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [3]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [3]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_3_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_3_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_2_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [2]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [2]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_2_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_2_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_2_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [2]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [2]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_2_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_2_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_1_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [1]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [1]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_1_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_1_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_1_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [1]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [1]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_1_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_1_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_0_s27  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [0]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [0]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_0_22 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_0_s27 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_0_s28  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [0]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [0]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_0_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_0_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_wen_0_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_0_8 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [0])
);
defparam \u_dm/u_s_debug_ram/ram_wen_0_s0 .INIT=8'h10;
LUT3 \u_dm/u_s_debug_ram/ram_wen_1_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_0_8 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [1])
);
defparam \u_dm/u_s_debug_ram/ram_wen_1_s0 .INIT=8'h40;
LUT3 \u_dm/u_s_debug_ram/ram_wen_2_s0  (
	.I0(\u_dm/ram_addr [0]),
	.I1(\u_dm/ram_addr [1]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_0_8 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [2])
);
defparam \u_dm/u_s_debug_ram/ram_wen_2_s0 .INIT=8'h40;
LUT3 \u_dm/u_s_debug_ram/ram_wen_3_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_0_8 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [3])
);
defparam \u_dm/u_s_debug_ram/ram_wen_3_s0 .INIT=8'h80;
LUT3 \u_dm/u_s_debug_ram/ram_wen_4_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_4_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [4])
);
defparam \u_dm/u_s_debug_ram/ram_wen_4_s0 .INIT=8'h10;
LUT3 \u_dm/u_s_debug_ram/ram_wen_5_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_4_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [5])
);
defparam \u_dm/u_s_debug_ram/ram_wen_5_s0 .INIT=8'h40;
LUT3 \u_dm/u_s_debug_ram/ram_wen_6_s0  (
	.I0(\u_dm/ram_addr [0]),
	.I1(\u_dm/ram_addr [1]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_4_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [6])
);
defparam \u_dm/u_s_debug_ram/ram_wen_6_s0 .INIT=8'h40;
LUT3 \u_dm/u_s_debug_ram/ram_dout_31_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [31]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [31]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_31_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_31_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_30_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [30]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [30]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_30_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_30_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_29_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [29]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [29]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_29_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_29_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_28_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [28]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [28]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_28_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_28_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_27_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [27]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [27]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_27_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_27_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_26_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [26]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [26]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_26_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_26_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_25_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [25]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [25]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_25_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_25_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_24_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [24]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [24]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_24_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_24_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_23_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [23]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [23]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_23_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_23_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_22_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [22]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [22]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_22_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_22_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_21_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [21]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [21]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_21_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_21_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_20_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [20]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [20]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_20_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_20_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_19_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [19]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [19]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_19_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_19_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_18_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [18]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [18]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_18_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_18_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_17_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [17]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [17]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_17_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_17_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_16_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [16]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [16]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_16_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_16_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_15_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [15]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [15]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_15_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_15_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_14_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [14]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [14]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_14_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_14_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_13_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [13]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [13]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_13_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_13_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_12_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [12]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [12]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_12_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_12_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_11_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [11]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [11]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_11_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_11_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_10_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [10]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [10]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_10_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_10_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_9_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [9]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [9]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_9_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_9_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_8_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [8]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [8]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_8_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_8_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_7_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [7]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [7]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_7_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_7_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_6_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [6]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [6]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_6_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_6_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_5_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [5]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [5]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_5_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_5_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_4_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [4]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [4]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_4_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_4_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_3_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [3]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [3]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_3_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_3_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_2_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [2]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [2]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_2_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_2_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_1_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [1]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [1]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_1_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_1_s29 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_0_s29  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [0]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [0]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_0_32 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_0_s29 .INIT=8'hAC;
LUT4 \u_dm/u_s_debug_ram/ram_wen_0_s2  (
	.I0(\u_dm/u_s_debug_ram/ram_wen_0_6 ),
	.I1(\u_dm/ram_addr_2_6 ),
	.I2(wr_cleardebint_ena_4),
	.I3(vld_set_4),
	.F(\u_dm/u_s_debug_ram/ram_wen_0_5 )
);
defparam \u_dm/u_s_debug_ram/ram_wen_0_s2 .INIT=16'hB0BB;
LUT2 \u_dm/u_s_debug_ram/ram_wen_0_s3  (
	.I0(\u_dm/i_dtm_req_bits [1]),
	.I1(\u_dm/i_dtm_req_bits [0]),
	.F(\u_dm/u_s_debug_ram/ram_wen_0_6 )
);
defparam \u_dm/u_s_debug_ram/ram_wen_0_s3 .INIT=4'h4;
LUT4 \u_dm/u_s_debug_ram/ram_dout_31_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [31]),
	.F(\u_dm/u_s_debug_ram/ram_dout_31_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_31_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_30_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [30]),
	.F(\u_dm/u_s_debug_ram/ram_dout_30_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_30_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_29_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [29]),
	.F(\u_dm/u_s_debug_ram/ram_dout_29_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_29_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_28_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [28]),
	.F(\u_dm/u_s_debug_ram/ram_dout_28_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_28_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_27_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [27]),
	.F(\u_dm/u_s_debug_ram/ram_dout_27_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_27_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_26_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [26]),
	.F(\u_dm/u_s_debug_ram/ram_dout_26_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_26_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_25_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [25]),
	.F(\u_dm/u_s_debug_ram/ram_dout_25_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_25_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_24_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [24]),
	.F(\u_dm/u_s_debug_ram/ram_dout_24_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_24_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_23_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [23]),
	.F(\u_dm/u_s_debug_ram/ram_dout_23_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_23_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_22_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [22]),
	.F(\u_dm/u_s_debug_ram/ram_dout_22_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_22_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_21_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [21]),
	.F(\u_dm/u_s_debug_ram/ram_dout_21_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_21_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_20_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [20]),
	.F(\u_dm/u_s_debug_ram/ram_dout_20_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_20_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_19_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [19]),
	.F(\u_dm/u_s_debug_ram/ram_dout_19_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_19_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_18_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [18]),
	.F(\u_dm/u_s_debug_ram/ram_dout_18_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_18_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_17_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [17]),
	.F(\u_dm/u_s_debug_ram/ram_dout_17_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_17_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_16_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [16]),
	.F(\u_dm/u_s_debug_ram/ram_dout_16_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_16_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_15_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [15]),
	.F(\u_dm/u_s_debug_ram/ram_dout_15_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_15_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_14_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [14]),
	.F(\u_dm/u_s_debug_ram/ram_dout_14_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_14_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_13_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [13]),
	.F(\u_dm/u_s_debug_ram/ram_dout_13_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_13_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_12_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [12]),
	.F(\u_dm/u_s_debug_ram/ram_dout_12_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_12_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_11_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [11]),
	.F(\u_dm/u_s_debug_ram/ram_dout_11_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_11_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_10_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [10]),
	.F(\u_dm/u_s_debug_ram/ram_dout_10_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_10_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_9_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [9]),
	.F(\u_dm/u_s_debug_ram/ram_dout_9_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_9_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_8_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [8]),
	.F(\u_dm/u_s_debug_ram/ram_dout_8_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_8_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_7_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [7]),
	.F(\u_dm/u_s_debug_ram/ram_dout_7_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_7_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_6_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [6]),
	.F(\u_dm/u_s_debug_ram/ram_dout_6_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_6_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_5_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [5]),
	.F(\u_dm/u_s_debug_ram/ram_dout_5_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_5_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_4_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [4]),
	.F(\u_dm/u_s_debug_ram/ram_dout_4_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_4_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_3_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [3]),
	.F(\u_dm/u_s_debug_ram/ram_dout_3_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_3_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_2_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [2]),
	.F(\u_dm/u_s_debug_ram/ram_dout_2_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_2_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_1_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [1]),
	.F(\u_dm/u_s_debug_ram/ram_dout_1_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_1_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_0_s30  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_0_36 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_0_s30 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_wen_4_s2  (
	.I0(\u_dm/u_s_debug_ram/ram_wen_0_5 ),
	.I1(\u_dm/i_dtm_req_bits [38]),
	.I2(mem_addr_Z[4]),
	.I3(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen_4_6 )
);
defparam \u_dm/u_s_debug_ram/ram_wen_4_s2 .INIT=16'h4450;
LUT4 \u_dm/u_s_debug_ram/ram_wen_0_s4  (
	.I0(\u_dm/i_dtm_req_bits [38]),
	.I1(mem_addr_Z[4]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/ram_wen_0_5 ),
	.F(\u_dm/u_s_debug_ram/ram_wen_0_8 )
);
defparam \u_dm/u_s_debug_ram/ram_wen_0_s4 .INIT=16'h0053;
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_31_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_31_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_31_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_31_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_30_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_30_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_30_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_30_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_29_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_29_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_29_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_29_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_28_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_28_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_28_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_28_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_27_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_27_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_27_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_27_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_26_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_26_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_26_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_26_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_25_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_25_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_25_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_25_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_24_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_24_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_24_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_24_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_23_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_23_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_23_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_23_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_22_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_22_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_22_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_22_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_21_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_21_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_21_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_21_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_20_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_20_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_20_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_20_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_19_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_19_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_19_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_19_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_18_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_18_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_18_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_18_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_17_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_17_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_17_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_17_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_16_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_16_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_16_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_16_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_15_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_15_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_15_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_15_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_14_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_14_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_14_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_14_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_13_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_13_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_13_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_13_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_12_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_12_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_12_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_12_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_11_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_11_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_11_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_11_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_10_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_10_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_10_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_10_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_9_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_9_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_9_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_9_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_8_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_8_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_8_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_8_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_7_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_7_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_7_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_7_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_6_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_6_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_6_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_6_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_5_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_5_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_5_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_5_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_4_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_4_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_4_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_4_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_3_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_3_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_3_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_3_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_2_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_2_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_2_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_2_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_1_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_1_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_1_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_1_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_0_s25  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_0_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_0_23 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_0_26 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_31_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_31_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_31_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_31_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_30_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_30_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_30_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_30_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_29_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_29_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_29_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_29_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_28_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_28_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_28_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_28_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_27_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_27_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_27_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_27_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_26_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_26_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_26_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_26_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_25_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_25_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_25_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_25_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_24_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_24_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_24_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_24_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_23_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_23_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_23_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_23_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_22_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_22_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_22_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_22_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_21_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_21_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_21_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_21_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_20_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_20_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_20_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_20_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_19_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_19_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_19_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_19_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_18_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_18_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_18_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_18_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_17_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_17_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_17_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_17_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_16_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_16_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_16_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_16_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_15_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_15_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_15_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_15_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_14_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_14_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_14_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_14_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_13_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_13_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_13_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_13_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_12_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_12_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_12_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_12_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_11_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_11_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_11_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_11_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_10_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_10_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_10_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_10_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_9_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_9_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_9_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_9_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_8_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_8_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_8_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_8_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_7_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_7_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_7_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_7_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_6_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_6_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_6_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_6_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_5_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_5_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_5_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_5_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_4_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_4_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_4_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_4_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_3_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_3_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_3_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_3_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_2_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_2_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_2_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_2_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_1_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_1_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_1_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_1_28 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_0_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_0_32 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_0_36 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_0_28 )
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_31_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_31_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_31_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[31])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_30_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_30_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_30_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[30])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_29_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_29_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_29_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[29])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_28_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_28_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_28_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[28])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_27_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_27_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_27_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[27])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_26_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_26_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_26_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[26])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_25_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_25_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_25_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[25])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_24_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_24_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_24_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[24])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_23_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_23_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_23_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[23])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_22_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_22_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_22_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[22])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_21_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_21_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_21_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[21])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_20_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_20_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_20_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[20])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_19_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_19_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_19_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[19])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_18_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_18_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_18_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[18])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_17_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_17_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_17_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[17])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_16_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_16_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_16_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[16])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_15_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_15_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_15_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[15])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_14_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_14_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_14_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[14])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_13_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_13_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_13_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[13])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_12_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_12_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_12_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[12])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_11_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_11_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_11_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[11])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_10_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_10_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_10_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[10])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_9_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_9_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_9_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[9])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_8_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_8_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_8_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[8])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_7_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_7_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_7_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[7])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_6_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_6_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_6_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[6])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_5_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_5_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_5_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[5])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_4_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_4_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_4_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[4])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_3_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_3_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_3_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[3])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_2_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_2_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_2_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[2])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_1_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_1_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_1_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[1])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_0_s21  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_0_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_0_28 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[0])
);
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat_Z [30]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat_Z [29]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat_Z [28]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat_Z [27]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat_Z [26]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat_Z [25]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat_Z [24]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat_Z [23]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat_Z [22]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat_Z [21]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat_Z [20]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat_Z [19]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat_Z [18]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat_Z [17]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat_Z [16]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat_Z [15]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat_Z [14]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat_Z [13]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat_Z [12]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat_Z [11]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat_Z [10]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat_Z [9]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat_Z [8]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat_Z [7]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat_Z [6]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat_Z [5]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat_Z [4]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat_Z [3]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat_Z [2]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat_Z [1]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat_Z [0]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat_Z [31]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat_Z [30]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat_Z [29]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat_Z [28]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat_Z [27]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat_Z [26]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat_Z [25]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat_Z [24]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat_Z [23]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat_Z [22]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat_Z [21]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat_Z [20]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat_Z [19]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat_Z [18]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat_Z [17]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat_Z [16]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat_Z [15]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat_Z [14]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat_Z [13]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat_Z [12]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat_Z [11]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat_Z [10]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat_Z [9]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat_Z [8]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat_Z [7]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat_Z [6]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat_Z [5]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat_Z [4]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat_Z [3]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat_Z [2]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat_Z [1]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat_Z [0]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat_Z [31]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat_Z [30]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat_Z [29]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat_Z [28]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat_Z [27]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat_Z [26]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat_Z [25]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat_Z [24]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat_Z [23]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat_Z [22]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat_Z [21]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat_Z [20]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat_Z [19]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat_Z [18]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat_Z [17]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat_Z [16]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat_Z [15]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat_Z [14]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat_Z [13]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat_Z [12]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat_Z [11]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat_Z [10]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat_Z [9]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat_Z [8]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat_Z [7]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat_Z [6]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat_Z [5]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat_Z [4]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat_Z [3]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat_Z [2]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat_Z [1]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat_Z [0]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat_Z [31]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat_Z [30]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat_Z [29]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat_Z [28]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat_Z [27]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat_Z [26]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat_Z [25]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat_Z [24]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat_Z [23]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat_Z [22]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat_Z [21]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat_Z [20]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat_Z [19]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat_Z [18]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat_Z [17]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat_Z [16]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat_Z [15]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat_Z [14]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat_Z [13]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat_Z [12]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat_Z [11]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat_Z [10]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat_Z [9]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat_Z [8]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat_Z [7]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat_Z [6]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat_Z [5]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat_Z [4]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat_Z [3]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat_Z [2]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat_Z [1]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat_Z [0]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat_Z [31]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat_Z [30]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat_Z [29]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat_Z [28]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat_Z [27]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat_Z [26]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat_Z [25]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat_Z [24]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat_Z [23]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat_Z [22]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat_Z [21]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat_Z [20]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat_Z [19]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat_Z [18]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat_Z [17]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat_Z [16]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat_Z [15]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat_Z [14]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat_Z [13]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat_Z [12]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat_Z [11]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat_Z [10]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat_Z [9]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat_Z [8]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat_Z [7]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat_Z [6]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat_Z [5]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat_Z [4]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat_Z [3]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat_Z [2]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat_Z [1]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat_Z [0]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat_Z [31]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat_Z [30]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat_Z [29]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat_Z [28]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat_Z [27]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat_Z [26]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat_Z [25]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat_Z [24]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat_Z [23]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat_Z [22]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat_Z [21]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat_Z [20]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat_Z [19]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat_Z [18]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat_Z [17]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat_Z [16]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat_Z [15]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat_Z [14]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat_Z [13]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat_Z [12]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat_Z [11]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat_Z [10]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat_Z [9]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat_Z [8]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat_Z [7]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat_Z [6]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat_Z [5]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat_Z [4]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat_Z [3]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat_Z [2]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat_Z [1]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat_Z [0]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat_Z [31]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat_Z [30]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat_Z [29]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat_Z [28]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat_Z [27]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat_Z [26]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat_Z [25]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat_Z [24]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat_Z [23]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat_Z [22]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat_Z [21]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat_Z [20]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat_Z [19]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat_Z [18]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat_Z [17]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat_Z [16]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat_Z [15]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat_Z [14]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat_Z [13]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat_Z [12]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat_Z [11]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat_Z [10]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat_Z [9]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat_Z [8]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat_Z [7]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat_Z [6]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat_Z [5]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat_Z [4]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat_Z [3]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat_Z [2]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat_Z [1]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat_Z [0]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat_Z [31]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
LUT2 \u_dm/u_s_debug_csr/dpc_ena_s0  (
	.I0(wr_dpc_ena_Z),
	.I1(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_ena )
);
defparam \u_dm/u_s_debug_csr/dpc_ena_s0 .INIT=4'hE;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_31_s0  (
	.I0(cmt_dpc_Z[31]),
	.I1(wr_csr_nxt_Z[31]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [31])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_31_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_30_s0  (
	.I0(cmt_dpc_Z[30]),
	.I1(wr_csr_nxt_Z[30]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [30])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_30_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_29_s0  (
	.I0(cmt_dpc_Z[29]),
	.I1(wr_csr_nxt_Z[29]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [29])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_29_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_28_s0  (
	.I0(cmt_dpc_Z[28]),
	.I1(wr_csr_nxt_Z[28]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [28])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_28_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_27_s0  (
	.I0(cmt_dpc_Z[27]),
	.I1(wr_csr_nxt_Z[27]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [27])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_27_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_26_s0  (
	.I0(cmt_dpc_Z[26]),
	.I1(wr_csr_nxt_Z[26]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [26])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_26_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_25_s0  (
	.I0(cmt_dpc_Z[25]),
	.I1(wr_csr_nxt_Z[25]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [25])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_25_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_24_s0  (
	.I0(cmt_dpc_Z[24]),
	.I1(wr_csr_nxt_Z[24]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [24])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_24_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_23_s0  (
	.I0(cmt_dpc_Z[23]),
	.I1(wr_csr_nxt_Z[23]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [23])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_23_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_22_s0  (
	.I0(cmt_dpc_Z[22]),
	.I1(wr_csr_nxt_Z[22]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [22])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_22_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_21_s0  (
	.I0(cmt_dpc_Z[21]),
	.I1(wr_csr_nxt_Z[21]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [21])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_21_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_20_s0  (
	.I0(cmt_dpc_Z[20]),
	.I1(wr_csr_nxt_Z[20]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [20])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_20_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_19_s0  (
	.I0(cmt_dpc_Z[19]),
	.I1(wr_csr_nxt_Z[19]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [19])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_19_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_18_s0  (
	.I0(cmt_dpc_Z[18]),
	.I1(wr_csr_nxt_Z[18]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [18])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_18_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_17_s0  (
	.I0(cmt_dpc_Z[17]),
	.I1(wr_csr_nxt_Z[17]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [17])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_17_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_16_s0  (
	.I0(cmt_dpc_Z[16]),
	.I1(wr_csr_nxt_Z[16]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [16])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_16_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_15_s0  (
	.I0(cmt_dpc_Z[15]),
	.I1(wr_csr_nxt_Z[15]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [15])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_15_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_14_s0  (
	.I0(cmt_dpc_Z[14]),
	.I1(wr_csr_nxt_Z[14]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [14])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_14_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_13_s0  (
	.I0(cmt_dpc_Z[13]),
	.I1(wr_csr_nxt_Z[13]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [13])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_13_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_12_s0  (
	.I0(cmt_dpc_Z[12]),
	.I1(wr_csr_nxt_Z[12]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [12])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_12_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_11_s0  (
	.I0(cmt_dpc_Z[11]),
	.I1(wr_csr_nxt_Z[11]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [11])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_11_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_10_s0  (
	.I0(cmt_dpc_Z[10]),
	.I1(wr_csr_nxt_Z[10]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [10])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_10_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_9_s0  (
	.I0(cmt_dpc_Z[9]),
	.I1(wr_csr_nxt_Z[9]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [9])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_9_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_8_s0  (
	.I0(cmt_dpc_Z[8]),
	.I1(wr_csr_nxt_Z[8]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [8])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_8_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_7_s0  (
	.I0(cmt_dpc_Z[7]),
	.I1(wr_csr_nxt_Z[7]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [7])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_7_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_6_s0  (
	.I0(cmt_dpc_Z[6]),
	.I1(wr_csr_nxt_Z[6]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [6])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_6_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_5_s0  (
	.I0(cmt_dpc_Z[5]),
	.I1(wr_csr_nxt_Z[5]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [5])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_5_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_4_s0  (
	.I0(cmt_dpc_Z[4]),
	.I1(wr_csr_nxt_Z[4]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [4])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_4_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_3_s0  (
	.I0(cmt_dpc_Z[3]),
	.I1(wr_csr_nxt_Z[3]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [3])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_3_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_2_s0  (
	.I0(cmt_dpc_Z[2]),
	.I1(wr_csr_nxt_Z[2]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [2])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_2_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_1_s0  (
	.I0(cmt_dpc_Z[1]),
	.I1(wr_csr_nxt_Z[1]),
	.I2(cmt_dpc_ena_Z),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [1])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_1_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dbg_mode_Z_s  (
	.I0(dcsr_r[6]),
	.I1(dcsr_r[7]),
	.I2(dcsr_r[8]),
	.F(dbg_mode_Z)
);
defparam \u_dm/u_s_debug_csr/dbg_mode_Z_s .INIT=8'hFE;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_30_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [30]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[30])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_29_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [29]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[29])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_28_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [28]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[28])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_27_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [27]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[27])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_26_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [26]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[26])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_25_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [25]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[25])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_24_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [24]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[24])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_23_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [23]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[23])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_22_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [22]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[22])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_21_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [21]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[21])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_20_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [20]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[20])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_19_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [19]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[19])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_18_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [18]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[18])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_17_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [17]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[17])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_16_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [16]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[16])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_15_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [15]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[15])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_14_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [14]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[14])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_13_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [13]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[13])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_12_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [12]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[12])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_11_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [11]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[11])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_10_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [10]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[10])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_9_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [9]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[9])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_8_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [8]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[8])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_7_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [7]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[7])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_6_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [6]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[6])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_5_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [5]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[5])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_4_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [4]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[4])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_3_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [3]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[3])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_2_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [2]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[2])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_1_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [1]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[1])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_31_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [31]),
	.CLK(clk_in),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[31])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_31_s0 .INIT=1'b0;
INV \u_dm/u_s_debug_csr/dpc_dfflr/n6_s2  (
	.I(\u_dm/reset_n_catch_reg_io_q [0]),
	.O(\u_dm/n6_6 )
);
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_30_s0  (
	.D(wr_csr_nxt_Z[30]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[30])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_29_s0  (
	.D(wr_csr_nxt_Z[29]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[29])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_28_s0  (
	.D(wr_csr_nxt_Z[28]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[28])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_27_s0  (
	.D(wr_csr_nxt_Z[27]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[27])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_26_s0  (
	.D(wr_csr_nxt_Z[26]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[26])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_25_s0  (
	.D(wr_csr_nxt_Z[25]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[25])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_24_s0  (
	.D(wr_csr_nxt_Z[24]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[24])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_23_s0  (
	.D(wr_csr_nxt_Z[23]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[23])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_22_s0  (
	.D(wr_csr_nxt_Z[22]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[22])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_21_s0  (
	.D(wr_csr_nxt_Z[21]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[21])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_20_s0  (
	.D(wr_csr_nxt_Z[20]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[20])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_19_s0  (
	.D(wr_csr_nxt_Z[19]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[19])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_18_s0  (
	.D(wr_csr_nxt_Z[18]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[18])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_17_s0  (
	.D(wr_csr_nxt_Z[17]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[17])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_16_s0  (
	.D(wr_csr_nxt_Z[16]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[16])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_15_s0  (
	.D(wr_csr_nxt_Z[15]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[15])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_14_s0  (
	.D(wr_csr_nxt_Z[14]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[14])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_13_s0  (
	.D(wr_csr_nxt_Z[13]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[13])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_12_s0  (
	.D(wr_csr_nxt_Z[12]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[12])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_11_s0  (
	.D(wr_csr_nxt_Z[11]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[11])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_10_s0  (
	.D(wr_csr_nxt_Z[10]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[10])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_9_s0  (
	.D(wr_csr_nxt_Z[9]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[9])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_8_s0  (
	.D(wr_csr_nxt_Z[8]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[8])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_7_s0  (
	.D(wr_csr_nxt_Z[7]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[7])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_6_s0  (
	.D(wr_csr_nxt_Z[6]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[6])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_5_s0  (
	.D(wr_csr_nxt_Z[5]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[5])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_4_s0  (
	.D(wr_csr_nxt_Z[4]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[4])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_3_s0  (
	.D(wr_csr_nxt_Z[3]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[3])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_2_s0  (
	.D(wr_csr_nxt_Z[2]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[2])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_1_s0  (
	.D(wr_csr_nxt_Z[1]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[1])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_0_s0  (
	.D(wr_csr_nxt_Z[0]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[0])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_31_s0  (
	.D(wr_csr_nxt_Z[31]),
	.CLK(clk_in),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[31])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_1_s0  (
	.D(cmt_dcause_Z[1]),
	.CLK(clk_in),
	.CE(cmt_dcause_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dcsr_r[7])
);
defparam \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_0_s0  (
	.D(cmt_dcause_Z[0]),
	.CLK(clk_in),
	.CE(cmt_dcause_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dcsr_r[6])
);
defparam \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_2_s0  (
	.D(cmt_dcause_Z[2]),
	.CLK(clk_in),
	.CE(cmt_dcause_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dcsr_r[8])
);
defparam \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/halt_dfflr/qout_r_0_s0  (
	.D(wr_csr_nxt_Z[3]),
	.CLK(clk_in),
	.CE(wr_dcsr_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dcsr_r_41[3])
);
defparam \u_dm/u_s_debug_csr/halt_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/step_dfflr/qout_r_0_s0  (
	.D(wr_csr_nxt_Z[2]),
	.CLK(clk_in),
	.CE(wr_dcsr_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dbg_step_r)
);
defparam \u_dm/u_s_debug_csr/step_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/ebreakm_dfflr/qout_r_0_s0  (
	.D(wr_csr_nxt_Z[15]),
	.CLK(clk_in),
	.CE(wr_dcsr_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dcsr_r_42[12])
);
defparam \u_dm/u_s_debug_csr/ebreakm_dfflr/qout_r_0_s0 .INIT=1'b0;
LUT3 \u_dm/u_dm2dtm_cdc_tx/vld_set_s0  (
	.I0(\u_dm/n334_4 ),
	.I1(vld_set_4),
	.I2(\u_dm/vld_set_5 ),
	.F(\u_dm/vld_set )
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_set_s0 .INIT=8'h70;
LUT4 \u_dm/u_dm2dtm_cdc_tx/vld_set_s1  (
	.I0(itcm_valid_6),
	.I1(itcm_valid_7),
	.I2(vld_set_6),
	.I3(vld_set_7),
	.F(vld_set_4)
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_set_s1 .INIT=16'h8000;
LUT4 \u_dm/u_dm2dtm_cdc_tx/vld_set_s2  (
	.I0(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync ),
	.I1(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_r ),
	.I2(\u_dm/u_dm2dtm_cdc_tx/nrdy_r ),
	.I3(\u_dm/i_dtm_req_valid ),
	.F(\u_dm/vld_set_5 )
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_set_s2 .INIT=16'h4F00;
LUT2 \u_dm/u_dm2dtm_cdc_tx/vld_set_s3  (
	.I0(mem_addr_Z[24]),
	.I1(mem_addr_Z[25]),
	.F(vld_set_6)
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_set_s3 .INIT=4'h1;
LUT4 \u_dm/u_dm2dtm_cdc_tx/vld_set_s4  (
	.I0(mem_addr_Z[8]),
	.I1(mem_addr_Z[9]),
	.I2(mem_addr_Z[11]),
	.I3(mem_addr_Z[10]),
	.F(vld_set_7)
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_set_s4 .INIT=16'h0100;
LUT3 \u_dm/u_dm2dtm_cdc_tx/vld_nxt_s2  (
	.I0(\u_dm/dtm_resp_valid ),
	.I1(\u_dm/vld_set ),
	.I2(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync ),
	.F(\u_dm/u_dm2dtm_cdc_tx/vld_nxt_6 )
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_nxt_s2 .INIT=8'hCE;
LUT4 \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_s2  (
	.I0(\u_dm/vld_set ),
	.I1(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync ),
	.I2(\u_dm/u_dm2dtm_cdc_tx/nrdy_r ),
	.I3(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_r ),
	.F(\u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_6 )
);
defparam \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_s2 .INIT=16'hEAFA;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_34_s0  (
	.D(\u_dm/n433_3 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [34])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_33_s0  (
	.D(\u_dm/n364_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [33])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_32_s0  (
	.D(\u_dm/n363_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [32])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_31_s0  (
	.D(\u_dm/n362_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [31])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_30_s0  (
	.D(\u_dm/n361_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [30])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_29_s0  (
	.D(\u_dm/n360_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [29])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_28_s0  (
	.D(\u_dm/n359_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [28])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_27_s0  (
	.D(\u_dm/n358_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [27])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_26_s0  (
	.D(\u_dm/n357_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [26])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0  (
	.D(\u_dm/n356_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [25])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0  (
	.D(\u_dm/n355_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [24])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_23_s0  (
	.D(\u_dm/n354_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [23])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_22_s0  (
	.D(\u_dm/n353_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [22])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_21_s0  (
	.D(\u_dm/n352_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [21])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_20_s0  (
	.D(\u_dm/n351_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [20])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_19_s0  (
	.D(\u_dm/n350_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [19])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_18_s0  (
	.D(\u_dm/n349_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [18])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0  (
	.D(\u_dm/n348_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [17])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_16_s0  (
	.D(\u_dm/n347_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [16])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_15_s0  (
	.D(\u_dm/n346_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [15])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0  (
	.D(\u_dm/dtm_resp_bits_data [12]),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [14])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_13_s0  (
	.D(\u_dm/dtm_resp_bits_data [11]),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [13])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_12_s0  (
	.D(\u_dm/n343_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [12])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_11_s0  (
	.D(\u_dm/n342_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [11])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0  (
	.D(\u_dm/n341_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [10])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_9_s0  (
	.D(\u_dm/n340_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [9])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_8_s0  (
	.D(\u_dm/n339_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [8])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_7_s0  (
	.D(\u_dm/dtm_resp_bits_data [5]),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [7])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_6_s0  (
	.D(\u_dm/n337_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [6])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0  (
	.D(\u_dm/n336_5 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [5])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_4_s0  (
	.D(\u_dm/n403_3 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [4])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_3_s0  (
	.D(\u_dm/n334_7 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [3])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_2_s0  (
	.D(\u_dm/dtm_resp_bits_data [0]),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [2])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_35_s0  (
	.D(\u_dm/n434_3 ),
	.CLK(clk_in),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [35])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_35_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync ),
	.CLK(clk_in),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_r )
);
defparam \u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_dm2dtm_cdc_tx/vld_nxt_6 ),
	.CLK(clk_in),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_valid )
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_6 ),
	.CLK(clk_in),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_tx/nrdy_r )
);
defparam \u_dm/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/dtm_resp_ready ),
	.CLK(clk_in),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_dat[0] [0])
);
defparam \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_dat[0] [0]),
	.CLK(clk_in),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync )
);
defparam \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
LUT3 \u_dm/u_dm2dtm_cdc_rx/i_rdy_set_s0  (
	.I0(\u_dm/i_dtm_req_valid ),
	.I1(\u_dm/dtm_req_ready ),
	.I2(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync ),
	.F(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set )
);
defparam \u_dm/u_dm2dtm_cdc_rx/i_rdy_set_s0 .INIT=8'h10;
LUT4 \u_dm/u_dm2dtm_cdc_rx/buf_vld_ena_s1  (
	.I0(\u_dm/vld_set ),
	.I1(\u_dm/i_dtm_req_valid ),
	.I2(\u_dm/dtm_req_ready ),
	.I3(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync ),
	.F(\u_dm/u_dm2dtm_cdc_rx/buf_vld_ena )
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_vld_ena_s1 .INIT=16'hABAA;
LUT3 \u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt_s1  (
	.I0(\u_dm/n334_4 ),
	.I1(vld_set_4),
	.I2(\u_dm/vld_set_5 ),
	.F(\u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt )
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt_s1 .INIT=8'h8F;
LUT4 \u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_s2  (
	.I0(\u_dm/dtm_req_ready ),
	.I1(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync ),
	.I2(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync_r ),
	.I3(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.F(\u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_6 )
);
defparam \u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_s2 .INIT=16'hCF8A;
DFFC \u_dm/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync ),
	.CLK(clk_in),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync_r )
);
defparam \u_dm/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_39_s0  (
	.D(\u_dm/dtm_req_bits [39]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [39])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_39_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_38_s0  (
	.D(\u_dm/dtm_req_bits [38]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [38])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_38_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0  (
	.D(\u_dm/dtm_req_bits [37]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [37])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_36_s0  (
	.D(\u_dm/dtm_req_bits [36]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [36])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_36_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_35_s0  (
	.D(\u_dm/dtm_req_bits [35]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [35])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_35_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_34_s0  (
	.D(\u_dm/dtm_req_bits [34]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [34])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_33_s0  (
	.D(\u_dm/dtm_req_bits [33]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [33])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_32_s0  (
	.D(\u_dm/dtm_req_bits [32]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [32])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_31_s0  (
	.D(\u_dm/dtm_req_bits [31]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [31])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_30_s0  (
	.D(\u_dm/dtm_req_bits [30]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [30])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_29_s0  (
	.D(\u_dm/dtm_req_bits [29]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [29])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_28_s0  (
	.D(\u_dm/dtm_req_bits [28]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [28])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_27_s0  (
	.D(\u_dm/dtm_req_bits [27]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [27])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_26_s0  (
	.D(\u_dm/dtm_req_bits [26]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [26])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_25_s0  (
	.D(\u_dm/dtm_req_bits [25]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [25])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_24_s0  (
	.D(\u_dm/dtm_req_bits [24]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [24])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_23_s0  (
	.D(\u_dm/dtm_req_bits [23]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [23])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_22_s0  (
	.D(\u_dm/dtm_req_bits [22]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [22])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_21_s0  (
	.D(\u_dm/dtm_req_bits [21]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [21])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_20_s0  (
	.D(\u_dm/dtm_req_bits [20]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [20])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_19_s0  (
	.D(\u_dm/dtm_req_bits [19]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [19])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_18_s0  (
	.D(\u_dm/dtm_req_bits [18]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [18])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_17_s0  (
	.D(\u_dm/dtm_req_bits [17]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [17])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0  (
	.D(\u_dm/dtm_req_bits [16]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [16])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0  (
	.D(\u_dm/dtm_req_bits [15]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [15])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_14_s0  (
	.D(\u_dm/dtm_req_bits [14]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [14])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0  (
	.D(\u_dm/dtm_req_bits [13]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [13])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_12_s0  (
	.D(\u_dm/dtm_req_bits [12]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [12])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_11_s0  (
	.D(\u_dm/dtm_req_bits [11]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [11])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_10_s0  (
	.D(\u_dm/dtm_req_bits [10]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [10])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0  (
	.D(\u_dm/dtm_req_bits [9]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [9])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0  (
	.D(\u_dm/dtm_req_bits [8]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [8])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0  (
	.D(\u_dm/dtm_req_bits [7]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [7])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0  (
	.D(\u_dm/dtm_req_bits [6]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [6])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_5_s0  (
	.D(\u_dm/dtm_req_bits [5]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [5])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_4_s0  (
	.D(\u_dm/dtm_req_bits [4]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [4])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_3_s0  (
	.D(\u_dm/dtm_req_bits [3]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [3])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_2_s0  (
	.D(\u_dm/dtm_req_bits [2]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [2])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0  (
	.D(\u_dm/dtm_req_bits [1]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [1])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0  (
	.D(\u_dm/dtm_req_bits [0]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [0])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_40_s0  (
	.D(\u_dm/dtm_req_bits [40]),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [40])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_40_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt ),
	.CLK(clk_in),
	.CE(\u_dm/u_dm2dtm_cdc_rx/buf_vld_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_valid )
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_6 ),
	.CLK(clk_in),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_req_ready )
);
defparam \u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/dtm_req_valid ),
	.CLK(clk_in),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_dat[0] [0])
);
defparam \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_dat[0] [0]),
	.CLK(clk_in),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync )
);
defparam \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/dm_debint_dfflr/qout_r_0_s1  (
	.D(\u_dm/dm_debint_nxt_10 ),
	.CLK(clk_in),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dbg_irq)
);
defparam \u_dm/dm_debint_dfflr/qout_r_0_s1 .INIT=1'b0;
INV \u_dm/u_jtag_RstSync_3_1/jtag_reset_s0  (
	.I(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg_io_q [0]),
	.O(\u_dm/jtag_reset_4 )
);
DFFC \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0  (
	.D(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reset_n_catch_reg_io_q_0 [1]),
	.CLK(jtag_TCK),
	.CLEAR(n519_5),
	.Q(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg_io_q [0])
);
defparam \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0 .INIT=1'b0;
DFFC \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_1/q_s0  (
	.D(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reset_n_catch_reg_io_q_1 [2]),
	.CLK(jtag_TCK),
	.CLEAR(n519_5),
	.Q(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reset_n_catch_reg_io_q_0 [1])
);
defparam \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_1/q_s0 .INIT=1'b0;
DFFC \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0  (
	.D(VCC),
	.CLK(jtag_TCK),
	.CLEAR(n519_5),
	.Q(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reset_n_catch_reg_io_q_1 [2])
);
defparam \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dbg_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(irq_reg_0[4]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(dcsr_r_43[5])
);
defparam \u_dm/u_dbg_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_0 [1]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/reset_n_catch_reg_io_q [0])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_1/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_1 [2]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_0 [1])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_1/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_2/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_2 [3]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_1 [2])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_2/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_3/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_3 [4]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_2 [3])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_3/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_4/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_4 [5]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_3 [4])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_4/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_5/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_5 [6]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_4 [5])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_5/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_6/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_6 [7]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_5 [6])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_6/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_7/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_7 [8]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_6 [7])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_7/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_8/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_8 [9]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_7 [8])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_8/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_9/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_9 [10]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_8 [9])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_9/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_10/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_10 [11]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_9 [10])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_10/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_11/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_11 [12]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_10 [11])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_11/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_12/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_12 [13]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_11 [12])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_12/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_13/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_13 [14]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_12 [13])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_13/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_14/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_14 [15]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_13 [14])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_14/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_15/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_15 [16]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_14 [15])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_15/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_16/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_16 [17]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_15 [16])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_16/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_17/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_17 [18]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_16 [17])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_17/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_18/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_18 [19]),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_17 [18])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_18/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_19/q_s0  (
	.D(VCC),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_18 [19])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_19/q_s0 .INIT=1'b0;
LUT4 \wb_intercon/wbm_dat_i_30_s  (
	.I0(slv0_adr_o_3_4),
	.I1(wbuart_dat_o[30]),
	.I2(\wb_intercon/wbm_dat_i_30_3 ),
	.I3(\wb_intercon/wbm_dat_i_30_4 ),
	.F(wbm_dat_i[30])
);
defparam \wb_intercon/wbm_dat_i_30_s .INIT=16'hFF0E;
LUT3 \wb_intercon/wbm_dat_i_29_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[29]),
	.I2(\wb_intercon/wbm_dat_i_29_4 ),
	.F(wbm_dat_i[29])
);
defparam \wb_intercon/wbm_dat_i_29_s .INIT=8'hF8;
LUT4 \wb_intercon/wbm_dat_i_28_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[28]),
	.I2(\wb_intercon/wbm_dat_i_28_3 ),
	.I3(\wb_intercon/wbm_dat_i_28_4 ),
	.F(wbm_dat_i[28])
);
defparam \wb_intercon/wbm_dat_i_28_s .INIT=16'hF8FF;
LUT4 \wb_intercon/wbm_dat_i_27_s  (
	.I0(slv0_adr_o_3_4),
	.I1(wbuart_dat_o[27]),
	.I2(\wb_intercon/wbm_dat_i_27_3 ),
	.I3(\wb_intercon/wbm_dat_i_27_4 ),
	.F(wbm_dat_i[27])
);
defparam \wb_intercon/wbm_dat_i_27_s .INIT=16'hFF0E;
LUT3 \wb_intercon/wbm_dat_i_26_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[26]),
	.I2(\wb_intercon/wbm_dat_i_26_3 ),
	.F(wbm_dat_i[26])
);
defparam \wb_intercon/wbm_dat_i_26_s .INIT=8'hF8;
LUT3 \wb_intercon/wbm_dat_i_25_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[25]),
	.I2(\wb_intercon/wbm_dat_i_25_3 ),
	.F(wbm_dat_i[25])
);
defparam \wb_intercon/wbm_dat_i_25_s .INIT=8'hF8;
LUT3 \wb_intercon/wbm_dat_i_24_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[24]),
	.I2(\wb_intercon/wbm_dat_i_24_3 ),
	.F(wbm_dat_i[24])
);
defparam \wb_intercon/wbm_dat_i_24_s .INIT=8'hF8;
LUT3 \wb_intercon/wbm_dat_i_23_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[23]),
	.I2(\wb_intercon/wbm_dat_i_23_3 ),
	.F(wbm_dat_i[23])
);
defparam \wb_intercon/wbm_dat_i_23_s .INIT=8'hF8;
LUT3 \wb_intercon/wbm_dat_i_22_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[22]),
	.I2(\wb_intercon/wbm_dat_i_22_3 ),
	.F(wbm_dat_i[22])
);
defparam \wb_intercon/wbm_dat_i_22_s .INIT=8'hF8;
LUT3 \wb_intercon/wbm_dat_i_21_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[21]),
	.I2(\wb_intercon/wbm_dat_i_21_3 ),
	.F(wbm_dat_i[21])
);
defparam \wb_intercon/wbm_dat_i_21_s .INIT=8'hF8;
LUT3 \wb_intercon/wbm_dat_i_20_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[20]),
	.I2(\wb_intercon/wbm_dat_i_20_3 ),
	.F(wbm_dat_i[20])
);
defparam \wb_intercon/wbm_dat_i_20_s .INIT=8'hF8;
LUT3 \wb_intercon/wbm_dat_i_19_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[19]),
	.I2(\wb_intercon/wbm_dat_i_19_3 ),
	.F(wbm_dat_i[19])
);
defparam \wb_intercon/wbm_dat_i_19_s .INIT=8'hF8;
LUT3 \wb_intercon/wbm_dat_i_18_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[18]),
	.I2(\wb_intercon/wbm_dat_i_18_3 ),
	.F(wbm_dat_i[18])
);
defparam \wb_intercon/wbm_dat_i_18_s .INIT=8'hF8;
LUT4 \wb_intercon/wbm_dat_i_17_s  (
	.I0(advspireg_wb_we_i_3),
	.I1(advspireg_wb_dat_o[17]),
	.I2(\wb_intercon/wbm_dat_i_17_3 ),
	.I3(\wb_intercon/wbm_dat_i_17_4 ),
	.F(wbm_dat_i[17])
);
defparam \wb_intercon/wbm_dat_i_17_s .INIT=16'hF8FF;
LUT3 \wb_intercon/wbm_dat_i_16_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[16]),
	.I2(\wb_intercon/wbm_dat_i_16_3 ),
	.F(wbm_dat_i[16])
);
defparam \wb_intercon/wbm_dat_i_16_s .INIT=8'hF8;
LUT4 \wb_intercon/wbm_dat_i_15_s  (
	.I0(slv0_adr_o_3_4),
	.I1(wbuart_dat_o[15]),
	.I2(\wb_intercon/wbm_dat_i_15_3 ),
	.I3(\wb_intercon/wbm_dat_i_15_4 ),
	.F(wbm_dat_i[15])
);
defparam \wb_intercon/wbm_dat_i_15_s .INIT=16'hFF0E;
LUT4 \wb_intercon/wbm_dat_i_14_s  (
	.I0(slv0_adr_o_3_4),
	.I1(wbuart_dat_o[14]),
	.I2(\wb_intercon/wbm_dat_i_14_3 ),
	.I3(\wb_intercon/wbm_dat_i_14_4 ),
	.F(wbm_dat_i[14])
);
defparam \wb_intercon/wbm_dat_i_14_s .INIT=16'hFF0E;
LUT4 \wb_intercon/wbm_dat_i_13_s  (
	.I0(advspireg_wb_we_i_3),
	.I1(advspireg_wb_dat_o[13]),
	.I2(\wb_intercon/wbm_dat_i_13_3 ),
	.I3(\wb_intercon/wbm_dat_i_13_4 ),
	.F(wbm_dat_i[13])
);
defparam \wb_intercon/wbm_dat_i_13_s .INIT=16'hF8FF;
LUT4 \wb_intercon/wbm_dat_i_12_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[12]),
	.I2(\wb_intercon/wbm_dat_i_12_3 ),
	.I3(\wb_intercon/wbm_dat_i_12_4 ),
	.F(wbm_dat_i[12])
);
defparam \wb_intercon/wbm_dat_i_12_s .INIT=16'hF8FF;
LUT4 \wb_intercon/wbm_dat_i_11_s  (
	.I0(slv0_adr_o_3_4),
	.I1(wbuart_dat_o[11]),
	.I2(\wb_intercon/wbm_dat_i_11_3 ),
	.I3(\wb_intercon/wbm_dat_i_11_4 ),
	.F(wbm_dat_i[11])
);
defparam \wb_intercon/wbm_dat_i_11_s .INIT=16'hFF0E;
LUT3 \wb_intercon/wbm_dat_i_10_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[10]),
	.I2(\wb_intercon/wbm_dat_i_10_3 ),
	.F(wbm_dat_i[10])
);
defparam \wb_intercon/wbm_dat_i_10_s .INIT=8'hF8;
LUT4 \wb_intercon/wbm_dat_i_9_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[9]),
	.I2(\wb_intercon/wbm_dat_i_9_3 ),
	.I3(\wb_intercon/wbm_dat_i_9_4 ),
	.F(wbm_dat_i[9])
);
defparam \wb_intercon/wbm_dat_i_9_s .INIT=16'hF8FF;
LUT4 \wb_intercon/wbm_dat_i_8_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[8]),
	.I2(\wb_intercon/wbm_dat_i_8_3 ),
	.I3(\wb_intercon/wbm_dat_i_8_4 ),
	.F(wbm_dat_i[8])
);
defparam \wb_intercon/wbm_dat_i_8_s .INIT=16'hF8FF;
LUT4 \wb_intercon/wbm_dat_i_7_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[7]),
	.I2(\wb_intercon/wbm_dat_i_7_3 ),
	.I3(\wb_intercon/wbm_dat_i_7_4 ),
	.F(wbm_dat_i[7])
);
defparam \wb_intercon/wbm_dat_i_7_s .INIT=16'hF8FF;
LUT4 \wb_intercon/wbm_dat_i_6_s  (
	.I0(slv0_adr_o_3_4),
	.I1(wbuart_dat_o[6]),
	.I2(\wb_intercon/wbm_dat_i_6_3 ),
	.I3(\wb_intercon/wbm_dat_i_6_4 ),
	.F(wbm_dat_i[6])
);
defparam \wb_intercon/wbm_dat_i_6_s .INIT=16'hFF0E;
LUT4 \wb_intercon/wbm_dat_i_5_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[5]),
	.I2(\wb_intercon/wbm_dat_i_5_3 ),
	.I3(\wb_intercon/wbm_dat_i_5_4 ),
	.F(wbm_dat_i[5])
);
defparam \wb_intercon/wbm_dat_i_5_s .INIT=16'hF8FF;
LUT3 \wb_intercon/wbm_dat_i_4_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[4]),
	.I2(\wb_intercon/wbm_dat_i_4_3 ),
	.F(wbm_dat_i[4])
);
defparam \wb_intercon/wbm_dat_i_4_s .INIT=8'hF8;
LUT4 \wb_intercon/wbm_dat_i_3_s  (
	.I0(slv0_adr_o_3_4),
	.I1(wbuart_dat_o[3]),
	.I2(\wb_intercon/wbm_dat_i_3_3 ),
	.I3(\wb_intercon/wbm_dat_i_3_4 ),
	.F(wbm_dat_i[3])
);
defparam \wb_intercon/wbm_dat_i_3_s .INIT=16'hFF0E;
LUT4 \wb_intercon/wbm_dat_i_2_s  (
	.I0(advspireg_wb_we_i_3),
	.I1(advspireg_wb_dat_o[2]),
	.I2(\wb_intercon/wbm_dat_i_2_3 ),
	.I3(\wb_intercon/wbm_dat_i_2_4 ),
	.F(wbm_dat_i[2])
);
defparam \wb_intercon/wbm_dat_i_2_s .INIT=16'hF8FF;
LUT4 \wb_intercon/wbm_dat_i_1_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[1]),
	.I2(\wb_intercon/wbm_dat_i_1_3 ),
	.I3(\wb_intercon/wbm_dat_i_1_4 ),
	.F(wbm_dat_i[1])
);
defparam \wb_intercon/wbm_dat_i_1_s .INIT=16'hF8FF;
LUT3 \wb_intercon/wbm_dat_i_0_s  (
	.I0(wbm_dat_i_29_3),
	.I1(advspimem_wb_dat_o[0]),
	.I2(\wb_intercon/wbm_dat_i_0_3 ),
	.F(wbm_dat_i[0])
);
defparam \wb_intercon/wbm_dat_i_0_s .INIT=8'hF8;
LUT2 \wb_intercon/slv0_adr_o_3_s2  (
	.I0(wbm_adr_o_Z[12]),
	.I1(slv0_adr_o_3_8),
	.F(slv0_adr_o_3_4)
);
defparam \wb_intercon/slv0_adr_o_3_s2 .INIT=4'hB;
LUT2 \wb_intercon/advspimem_wb_adr_i_2_s  (
	.I0(wbm_adr_o_Z[2]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[2])
);
defparam \wb_intercon/advspimem_wb_adr_i_2_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_3_s  (
	.I0(wbm_adr_o_Z[3]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[3])
);
defparam \wb_intercon/advspimem_wb_adr_i_3_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_4_s  (
	.I0(wbm_adr_o_Z[4]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[4])
);
defparam \wb_intercon/advspimem_wb_adr_i_4_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_5_s  (
	.I0(wbm_adr_o_Z[5]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[5])
);
defparam \wb_intercon/advspimem_wb_adr_i_5_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_6_s  (
	.I0(wbm_adr_o_Z[6]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[6])
);
defparam \wb_intercon/advspimem_wb_adr_i_6_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_7_s  (
	.I0(wbm_adr_o_Z[7]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[7])
);
defparam \wb_intercon/advspimem_wb_adr_i_7_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_8_s  (
	.I0(wbm_adr_o_Z[8]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[8])
);
defparam \wb_intercon/advspimem_wb_adr_i_8_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_9_s  (
	.I0(wbm_adr_o_Z[9]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[9])
);
defparam \wb_intercon/advspimem_wb_adr_i_9_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_10_s  (
	.I0(wbm_adr_o_Z[10]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[10])
);
defparam \wb_intercon/advspimem_wb_adr_i_10_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_11_s  (
	.I0(wbm_adr_o_Z[11]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[11])
);
defparam \wb_intercon/advspimem_wb_adr_i_11_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_12_s  (
	.I0(wbm_adr_o_Z[12]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[12])
);
defparam \wb_intercon/advspimem_wb_adr_i_12_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_13_s  (
	.I0(wbm_adr_o_Z[13]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[13])
);
defparam \wb_intercon/advspimem_wb_adr_i_13_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_14_s  (
	.I0(wbm_adr_o_Z[14]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[14])
);
defparam \wb_intercon/advspimem_wb_adr_i_14_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_15_s  (
	.I0(wbm_adr_o_Z[15]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[15])
);
defparam \wb_intercon/advspimem_wb_adr_i_15_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_16_s  (
	.I0(wbm_adr_o_Z[16]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[16])
);
defparam \wb_intercon/advspimem_wb_adr_i_16_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_17_s  (
	.I0(wbm_adr_o_Z[17]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[17])
);
defparam \wb_intercon/advspimem_wb_adr_i_17_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_18_s  (
	.I0(wbm_adr_o_Z[18]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[18])
);
defparam \wb_intercon/advspimem_wb_adr_i_18_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_19_s  (
	.I0(wbm_adr_o_Z[19]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[19])
);
defparam \wb_intercon/advspimem_wb_adr_i_19_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_20_s  (
	.I0(wbm_adr_o_Z[20]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[20])
);
defparam \wb_intercon/advspimem_wb_adr_i_20_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_21_s  (
	.I0(wbm_adr_o_Z[21]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[21])
);
defparam \wb_intercon/advspimem_wb_adr_i_21_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_22_s  (
	.I0(wbm_adr_o_Z[22]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[22])
);
defparam \wb_intercon/advspimem_wb_adr_i_22_s .INIT=4'h8;
LUT2 \wb_intercon/advspimem_wb_adr_i_23_s  (
	.I0(wbm_adr_o_Z[23]),
	.I1(wbm_dat_i_29_3),
	.F(advspimem_wb_adr_i[23])
);
defparam \wb_intercon/advspimem_wb_adr_i_23_s .INIT=4'h8;
LUT2 \wb_intercon/advspireg_wb_we_i_s0  (
	.I0(advspireg_wb_we_i_4),
	.I1(advspireg_wb_we_i_5),
	.F(advspireg_wb_we_i_3)
);
defparam \wb_intercon/advspireg_wb_we_i_s0 .INIT=4'h8;
LUT3 \wb_intercon/slv_ext_stb_o_d_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.F(slv_ext_stb_o_d_3)
);
defparam \wb_intercon/slv_ext_stb_o_d_s0 .INIT=8'h01;
LUT4 \wb_intercon/wbm_dat_i_30_s0  (
	.I0(wb_gpio_dat_o[30]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.I3(\wb_intercon/wbm_dat_i_30_5 ),
	.F(\wb_intercon/wbm_dat_i_30_3 )
);
defparam \wb_intercon/wbm_dat_i_30_s0 .INIT=16'h4F00;
LUT2 \wb_intercon/wbm_dat_i_30_s1  (
	.I0(advspimem_wb_dat_o[30]),
	.I1(wbm_dat_i_29_3),
	.F(\wb_intercon/wbm_dat_i_30_4 )
);
defparam \wb_intercon/wbm_dat_i_30_s1 .INIT=4'h8;
LUT4 \wb_intercon/wbm_dat_i_29_s0  (
	.I0(wbm_adr_o_Z[24]),
	.I1(wbm_adr_o_Z[28]),
	.I2(\wb_intercon/wbm_dat_i_29_5 ),
	.I3(slv_ext_stb_o_d_3),
	.F(wbm_dat_i_29_3)
);
defparam \wb_intercon/wbm_dat_i_29_s0 .INIT=16'h4000;
LUT4 \wb_intercon/wbm_dat_i_29_s1  (
	.I0(\wb_intercon/wbm_dat_i_29_6 ),
	.I1(\wb_intercon/wbm_dat_i_29_7 ),
	.I2(wbuart_dat_o[29]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_29_4 )
);
defparam \wb_intercon/wbm_dat_i_29_s1 .INIT=16'hBBB0;
LUT4 \wb_intercon/wbm_dat_i_28_s0  (
	.I0(wbuart_dat_o[28]),
	.I1(wb_gpio_dat_o[28]),
	.I2(wbm_adr_o_Z[12]),
	.I3(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_28_3 )
);
defparam \wb_intercon/wbm_dat_i_28_s0 .INIT=16'hCA00;
LUT4 \wb_intercon/wbm_dat_i_28_s1  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[28]),
	.I2(advspireg_wb_dat_o[28]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_28_4 )
);
defparam \wb_intercon/wbm_dat_i_28_s1 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_27_s0  (
	.I0(wb_gpio_dat_o[27]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.I3(\wb_intercon/wbm_dat_i_27_5 ),
	.F(\wb_intercon/wbm_dat_i_27_3 )
);
defparam \wb_intercon/wbm_dat_i_27_s0 .INIT=16'h4F00;
LUT2 \wb_intercon/wbm_dat_i_27_s1  (
	.I0(advspimem_wb_dat_o[27]),
	.I1(wbm_dat_i_29_3),
	.F(\wb_intercon/wbm_dat_i_27_4 )
);
defparam \wb_intercon/wbm_dat_i_27_s1 .INIT=4'h8;
LUT4 \wb_intercon/wbm_dat_i_26_s0  (
	.I0(\wb_intercon/wbm_dat_i_26_4 ),
	.I1(\wb_intercon/wbm_dat_i_26_5 ),
	.I2(wbuart_dat_o[26]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_26_3 )
);
defparam \wb_intercon/wbm_dat_i_26_s0 .INIT=16'hBBB0;
LUT4 \wb_intercon/wbm_dat_i_25_s0  (
	.I0(\wb_intercon/wbm_dat_i_25_4 ),
	.I1(\wb_intercon/wbm_dat_i_25_5 ),
	.I2(wbuart_dat_o[25]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_25_3 )
);
defparam \wb_intercon/wbm_dat_i_25_s0 .INIT=16'hBBB0;
LUT4 \wb_intercon/wbm_dat_i_24_s0  (
	.I0(\wb_intercon/wbm_dat_i_24_4 ),
	.I1(\wb_intercon/wbm_dat_i_24_5 ),
	.I2(wbuart_dat_o[24]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_24_3 )
);
defparam \wb_intercon/wbm_dat_i_24_s0 .INIT=16'hBBB0;
LUT4 \wb_intercon/wbm_dat_i_23_s0  (
	.I0(\wb_intercon/wbm_dat_i_23_4 ),
	.I1(\wb_intercon/wbm_dat_i_23_5 ),
	.I2(wbuart_dat_o[23]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_23_3 )
);
defparam \wb_intercon/wbm_dat_i_23_s0 .INIT=16'hBBB0;
LUT4 \wb_intercon/wbm_dat_i_22_s0  (
	.I0(\wb_intercon/wbm_dat_i_22_4 ),
	.I1(\wb_intercon/wbm_dat_i_22_5 ),
	.I2(wbuart_dat_o[22]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_22_3 )
);
defparam \wb_intercon/wbm_dat_i_22_s0 .INIT=16'hBBB0;
LUT4 \wb_intercon/wbm_dat_i_21_s0  (
	.I0(\wb_intercon/wbm_dat_i_21_4 ),
	.I1(\wb_intercon/wbm_dat_i_21_5 ),
	.I2(wbuart_dat_o[21]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_21_3 )
);
defparam \wb_intercon/wbm_dat_i_21_s0 .INIT=16'hBBB0;
LUT4 \wb_intercon/wbm_dat_i_20_s0  (
	.I0(\wb_intercon/wbm_dat_i_20_4 ),
	.I1(\wb_intercon/wbm_dat_i_20_5 ),
	.I2(wbuart_dat_o[20]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_20_3 )
);
defparam \wb_intercon/wbm_dat_i_20_s0 .INIT=16'hBBB0;
LUT4 \wb_intercon/wbm_dat_i_19_s0  (
	.I0(\wb_intercon/wbm_dat_i_19_4 ),
	.I1(\wb_intercon/wbm_dat_i_19_5 ),
	.I2(wbuart_dat_o[19]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_19_3 )
);
defparam \wb_intercon/wbm_dat_i_19_s0 .INIT=16'hBBB0;
LUT4 \wb_intercon/wbm_dat_i_18_s0  (
	.I0(\wb_intercon/wbm_dat_i_18_4 ),
	.I1(\wb_intercon/wbm_dat_i_18_5 ),
	.I2(wbuart_dat_o[18]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_18_3 )
);
defparam \wb_intercon/wbm_dat_i_18_s0 .INIT=16'hBBB0;
LUT4 \wb_intercon/wbm_dat_i_17_s0  (
	.I0(wbuart_dat_o[17]),
	.I1(wb_gpio_dat_o[17]),
	.I2(wbm_adr_o_Z[12]),
	.I3(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_17_3 )
);
defparam \wb_intercon/wbm_dat_i_17_s0 .INIT=16'hCA00;
LUT4 \wb_intercon/wbm_dat_i_17_s1  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[17]),
	.I2(advspimem_wb_dat_o[17]),
	.I3(wbm_dat_i_29_3),
	.F(\wb_intercon/wbm_dat_i_17_4 )
);
defparam \wb_intercon/wbm_dat_i_17_s1 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_16_s0  (
	.I0(\wb_intercon/wbm_dat_i_16_4 ),
	.I1(\wb_intercon/wbm_dat_i_16_5 ),
	.I2(wbuart_dat_o[16]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_16_3 )
);
defparam \wb_intercon/wbm_dat_i_16_s0 .INIT=16'hBBB0;
LUT4 \wb_intercon/wbm_dat_i_15_s0  (
	.I0(wb_gpio_dat_o[15]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.I3(\wb_intercon/wbm_dat_i_15_5 ),
	.F(\wb_intercon/wbm_dat_i_15_3 )
);
defparam \wb_intercon/wbm_dat_i_15_s0 .INIT=16'h4F00;
LUT2 \wb_intercon/wbm_dat_i_15_s1  (
	.I0(advspimem_wb_dat_o[15]),
	.I1(wbm_dat_i_29_3),
	.F(\wb_intercon/wbm_dat_i_15_4 )
);
defparam \wb_intercon/wbm_dat_i_15_s1 .INIT=4'h8;
LUT4 \wb_intercon/wbm_dat_i_14_s0  (
	.I0(wb_gpio_dat_o[14]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.I3(\wb_intercon/wbm_dat_i_14_5 ),
	.F(\wb_intercon/wbm_dat_i_14_3 )
);
defparam \wb_intercon/wbm_dat_i_14_s0 .INIT=16'h4F00;
LUT2 \wb_intercon/wbm_dat_i_14_s1  (
	.I0(advspimem_wb_dat_o[14]),
	.I1(wbm_dat_i_29_3),
	.F(\wb_intercon/wbm_dat_i_14_4 )
);
defparam \wb_intercon/wbm_dat_i_14_s1 .INIT=4'h8;
LUT4 \wb_intercon/wbm_dat_i_13_s0  (
	.I0(wbuart_dat_o[13]),
	.I1(wb_gpio_dat_o[13]),
	.I2(wbm_adr_o_Z[12]),
	.I3(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_13_3 )
);
defparam \wb_intercon/wbm_dat_i_13_s0 .INIT=16'hCA00;
LUT4 \wb_intercon/wbm_dat_i_13_s1  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[13]),
	.I2(advspimem_wb_dat_o[13]),
	.I3(wbm_dat_i_29_3),
	.F(\wb_intercon/wbm_dat_i_13_4 )
);
defparam \wb_intercon/wbm_dat_i_13_s1 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_12_s0  (
	.I0(wbuart_dat_o[12]),
	.I1(wb_gpio_dat_o[12]),
	.I2(wbm_adr_o_Z[12]),
	.I3(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_12_3 )
);
defparam \wb_intercon/wbm_dat_i_12_s0 .INIT=16'hCA00;
LUT4 \wb_intercon/wbm_dat_i_12_s1  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[12]),
	.I2(advspireg_wb_dat_o[12]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_12_4 )
);
defparam \wb_intercon/wbm_dat_i_12_s1 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_11_s0  (
	.I0(wb_gpio_dat_o[11]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.I3(\wb_intercon/wbm_dat_i_11_5 ),
	.F(\wb_intercon/wbm_dat_i_11_3 )
);
defparam \wb_intercon/wbm_dat_i_11_s0 .INIT=16'h4F00;
LUT2 \wb_intercon/wbm_dat_i_11_s1  (
	.I0(advspimem_wb_dat_o[11]),
	.I1(wbm_dat_i_29_3),
	.F(\wb_intercon/wbm_dat_i_11_4 )
);
defparam \wb_intercon/wbm_dat_i_11_s1 .INIT=4'h8;
LUT4 \wb_intercon/wbm_dat_i_10_s0  (
	.I0(\wb_intercon/wbm_dat_i_10_4 ),
	.I1(\wb_intercon/wbm_dat_i_10_5 ),
	.I2(wbuart_dat_o[10]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_10_3 )
);
defparam \wb_intercon/wbm_dat_i_10_s0 .INIT=16'hBBB0;
LUT4 \wb_intercon/wbm_dat_i_9_s0  (
	.I0(wbuart_dat_o[9]),
	.I1(wb_gpio_dat_o[9]),
	.I2(wbm_adr_o_Z[12]),
	.I3(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_9_3 )
);
defparam \wb_intercon/wbm_dat_i_9_s0 .INIT=16'hCA00;
LUT4 \wb_intercon/wbm_dat_i_9_s1  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[9]),
	.I2(advspireg_wb_dat_o[9]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_9_4 )
);
defparam \wb_intercon/wbm_dat_i_9_s1 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_8_s0  (
	.I0(wbuart_dat_o[8]),
	.I1(wb_gpio_dat_o[8]),
	.I2(wbm_adr_o_Z[12]),
	.I3(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_8_3 )
);
defparam \wb_intercon/wbm_dat_i_8_s0 .INIT=16'hCA00;
LUT4 \wb_intercon/wbm_dat_i_8_s1  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[8]),
	.I2(advspireg_wb_dat_o[8]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_8_4 )
);
defparam \wb_intercon/wbm_dat_i_8_s1 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_7_s0  (
	.I0(wbuart_dat_o[7]),
	.I1(wb_gpio_dat_o[7]),
	.I2(wbm_adr_o_Z[12]),
	.I3(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_7_3 )
);
defparam \wb_intercon/wbm_dat_i_7_s0 .INIT=16'hCA00;
LUT4 \wb_intercon/wbm_dat_i_7_s1  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[7]),
	.I2(advspireg_wb_dat_o[7]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_7_4 )
);
defparam \wb_intercon/wbm_dat_i_7_s1 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_6_s0  (
	.I0(wb_gpio_dat_o[6]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.I3(\wb_intercon/wbm_dat_i_6_5 ),
	.F(\wb_intercon/wbm_dat_i_6_3 )
);
defparam \wb_intercon/wbm_dat_i_6_s0 .INIT=16'h4F00;
LUT2 \wb_intercon/wbm_dat_i_6_s1  (
	.I0(advspimem_wb_dat_o[6]),
	.I1(wbm_dat_i_29_3),
	.F(\wb_intercon/wbm_dat_i_6_4 )
);
defparam \wb_intercon/wbm_dat_i_6_s1 .INIT=4'h8;
LUT4 \wb_intercon/wbm_dat_i_5_s0  (
	.I0(wbuart_dat_o[5]),
	.I1(wb_gpio_dat_o[5]),
	.I2(wbm_adr_o_Z[12]),
	.I3(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_5_3 )
);
defparam \wb_intercon/wbm_dat_i_5_s0 .INIT=16'hCA00;
LUT4 \wb_intercon/wbm_dat_i_5_s1  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[5]),
	.I2(advspireg_wb_dat_o[5]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_5_4 )
);
defparam \wb_intercon/wbm_dat_i_5_s1 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_4_s0  (
	.I0(\wb_intercon/wbm_dat_i_4_4 ),
	.I1(\wb_intercon/wbm_dat_i_4_5 ),
	.I2(wbuart_dat_o[4]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_4_3 )
);
defparam \wb_intercon/wbm_dat_i_4_s0 .INIT=16'hBBB0;
LUT4 \wb_intercon/wbm_dat_i_3_s0  (
	.I0(wb_gpio_dat_o[3]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.I3(\wb_intercon/wbm_dat_i_3_5 ),
	.F(\wb_intercon/wbm_dat_i_3_3 )
);
defparam \wb_intercon/wbm_dat_i_3_s0 .INIT=16'h4F00;
LUT2 \wb_intercon/wbm_dat_i_3_s1  (
	.I0(advspimem_wb_dat_o[3]),
	.I1(wbm_dat_i_29_3),
	.F(\wb_intercon/wbm_dat_i_3_4 )
);
defparam \wb_intercon/wbm_dat_i_3_s1 .INIT=4'h8;
LUT4 \wb_intercon/wbm_dat_i_2_s0  (
	.I0(wbuart_dat_o[2]),
	.I1(wb_gpio_dat_o[2]),
	.I2(wbm_adr_o_Z[12]),
	.I3(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_2_3 )
);
defparam \wb_intercon/wbm_dat_i_2_s0 .INIT=16'hCA00;
LUT4 \wb_intercon/wbm_dat_i_2_s1  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[2]),
	.I2(advspimem_wb_dat_o[2]),
	.I3(wbm_dat_i_29_3),
	.F(\wb_intercon/wbm_dat_i_2_4 )
);
defparam \wb_intercon/wbm_dat_i_2_s1 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_1_s0  (
	.I0(wbuart_dat_o[1]),
	.I1(wb_gpio_dat_o[1]),
	.I2(wbm_adr_o_Z[12]),
	.I3(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_1_3 )
);
defparam \wb_intercon/wbm_dat_i_1_s0 .INIT=16'hCA00;
LUT4 \wb_intercon/wbm_dat_i_1_s1  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[1]),
	.I2(advspireg_wb_dat_o[1]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_1_4 )
);
defparam \wb_intercon/wbm_dat_i_1_s1 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_0_s0  (
	.I0(\wb_intercon/wbm_dat_i_0_4 ),
	.I1(\wb_intercon/wbm_dat_i_0_5 ),
	.I2(wbuart_dat_o[0]),
	.I3(slv0_adr_o_3_4),
	.F(\wb_intercon/wbm_dat_i_0_3 )
);
defparam \wb_intercon/wbm_dat_i_0_s0 .INIT=16'hBBB0;
LUT4 \wb_intercon/advspireg_wb_we_i_s1  (
	.I0(\wb_intercon/advspireg_wb_we_i_6 ),
	.I1(\wb_intercon/advspireg_wb_we_i_7 ),
	.I2(\wb_intercon/wbm_dat_i_29_5 ),
	.I3(\wb_intercon/advspireg_wb_we_i_8 ),
	.F(advspireg_wb_we_i_4)
);
defparam \wb_intercon/advspireg_wb_we_i_s1 .INIT=16'h8000;
LUT4 \wb_intercon/advspireg_wb_we_i_s2  (
	.I0(wbm_adr_o_Z[12]),
	.I1(wbm_adr_o_Z[14]),
	.I2(slv_ext_stb_o_d_3),
	.I3(\wb_intercon/advspireg_wb_we_i_9 ),
	.F(advspireg_wb_we_i_5)
);
defparam \wb_intercon/advspireg_wb_we_i_s2 .INIT=16'h4000;
LUT4 \wb_intercon/wbm_dat_i_31_s1  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[31]),
	.I2(advspimem_wb_dat_o[31]),
	.I3(wbm_dat_i_29_3),
	.F(\wb_intercon/wbm_dat_i_31_4 )
);
defparam \wb_intercon/wbm_dat_i_31_s1 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_30_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[30]),
	.I2(advspireg_wb_dat_o[30]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_30_5 )
);
defparam \wb_intercon/wbm_dat_i_30_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_29_s2  (
	.I0(wbm_adr_o_Z[25]),
	.I1(wbm_adr_o_Z[26]),
	.I2(wbm_adr_o_Z[27]),
	.F(\wb_intercon/wbm_dat_i_29_5 )
);
defparam \wb_intercon/wbm_dat_i_29_s2 .INIT=8'h01;
LUT3 \wb_intercon/wbm_dat_i_29_s3  (
	.I0(wb_gpio_dat_o[29]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_29_6 )
);
defparam \wb_intercon/wbm_dat_i_29_s3 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_29_s4  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[29]),
	.I2(advspireg_wb_dat_o[29]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_29_7 )
);
defparam \wb_intercon/wbm_dat_i_29_s4 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_27_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[27]),
	.I2(advspireg_wb_dat_o[27]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_27_5 )
);
defparam \wb_intercon/wbm_dat_i_27_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_26_s1  (
	.I0(wb_gpio_dat_o[26]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_26_4 )
);
defparam \wb_intercon/wbm_dat_i_26_s1 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_26_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[26]),
	.I2(advspireg_wb_dat_o[26]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_26_5 )
);
defparam \wb_intercon/wbm_dat_i_26_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_25_s1  (
	.I0(wb_gpio_dat_o[25]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_25_4 )
);
defparam \wb_intercon/wbm_dat_i_25_s1 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_25_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[25]),
	.I2(advspireg_wb_dat_o[25]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_25_5 )
);
defparam \wb_intercon/wbm_dat_i_25_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_24_s1  (
	.I0(wb_gpio_dat_o[24]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_24_4 )
);
defparam \wb_intercon/wbm_dat_i_24_s1 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_24_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[24]),
	.I2(advspireg_wb_dat_o[24]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_24_5 )
);
defparam \wb_intercon/wbm_dat_i_24_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_23_s1  (
	.I0(wb_gpio_dat_o[23]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_23_4 )
);
defparam \wb_intercon/wbm_dat_i_23_s1 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_23_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[23]),
	.I2(advspireg_wb_dat_o[23]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_23_5 )
);
defparam \wb_intercon/wbm_dat_i_23_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_22_s1  (
	.I0(wb_gpio_dat_o[22]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_22_4 )
);
defparam \wb_intercon/wbm_dat_i_22_s1 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_22_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[22]),
	.I2(advspireg_wb_dat_o[22]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_22_5 )
);
defparam \wb_intercon/wbm_dat_i_22_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_21_s1  (
	.I0(wb_gpio_dat_o[21]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_21_4 )
);
defparam \wb_intercon/wbm_dat_i_21_s1 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_21_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[21]),
	.I2(advspireg_wb_dat_o[21]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_21_5 )
);
defparam \wb_intercon/wbm_dat_i_21_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_20_s1  (
	.I0(wb_gpio_dat_o[20]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_20_4 )
);
defparam \wb_intercon/wbm_dat_i_20_s1 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_20_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[20]),
	.I2(advspireg_wb_dat_o[20]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_20_5 )
);
defparam \wb_intercon/wbm_dat_i_20_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_19_s1  (
	.I0(wb_gpio_dat_o[19]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_19_4 )
);
defparam \wb_intercon/wbm_dat_i_19_s1 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_19_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[19]),
	.I2(advspireg_wb_dat_o[19]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_19_5 )
);
defparam \wb_intercon/wbm_dat_i_19_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_18_s1  (
	.I0(wb_gpio_dat_o[18]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_18_4 )
);
defparam \wb_intercon/wbm_dat_i_18_s1 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_18_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[18]),
	.I2(advspireg_wb_dat_o[18]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_18_5 )
);
defparam \wb_intercon/wbm_dat_i_18_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_16_s1  (
	.I0(wb_gpio_dat_o[16]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_16_4 )
);
defparam \wb_intercon/wbm_dat_i_16_s1 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_16_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[16]),
	.I2(advspireg_wb_dat_o[16]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_16_5 )
);
defparam \wb_intercon/wbm_dat_i_16_s2 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_15_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[15]),
	.I2(advspireg_wb_dat_o[15]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_15_5 )
);
defparam \wb_intercon/wbm_dat_i_15_s2 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_14_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[14]),
	.I2(advspireg_wb_dat_o[14]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_14_5 )
);
defparam \wb_intercon/wbm_dat_i_14_s2 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_11_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[11]),
	.I2(advspireg_wb_dat_o[11]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_11_5 )
);
defparam \wb_intercon/wbm_dat_i_11_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_10_s1  (
	.I0(wb_gpio_dat_o[10]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_10_4 )
);
defparam \wb_intercon/wbm_dat_i_10_s1 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_10_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[10]),
	.I2(advspireg_wb_dat_o[10]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_10_5 )
);
defparam \wb_intercon/wbm_dat_i_10_s2 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_6_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[6]),
	.I2(advspireg_wb_dat_o[6]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_6_5 )
);
defparam \wb_intercon/wbm_dat_i_6_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_4_s1  (
	.I0(wb_gpio_dat_o[4]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_4_4 )
);
defparam \wb_intercon/wbm_dat_i_4_s1 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_4_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[4]),
	.I2(advspireg_wb_dat_o[4]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_4_5 )
);
defparam \wb_intercon/wbm_dat_i_4_s2 .INIT=16'h0BBB;
LUT4 \wb_intercon/wbm_dat_i_3_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[3]),
	.I2(advspireg_wb_dat_o[3]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_3_5 )
);
defparam \wb_intercon/wbm_dat_i_3_s2 .INIT=16'h0BBB;
LUT3 \wb_intercon/wbm_dat_i_0_s1  (
	.I0(wb_gpio_dat_o[0]),
	.I1(wbm_adr_o_Z[12]),
	.I2(\wb_intercon/wbm_dat_i_28_7 ),
	.F(\wb_intercon/wbm_dat_i_0_4 )
);
defparam \wb_intercon/wbm_dat_i_0_s1 .INIT=8'hB0;
LUT4 \wb_intercon/wbm_dat_i_0_s2  (
	.I0(slv_ext_stb_o_d_3),
	.I1(slv_ext_rdata_i[0]),
	.I2(advspireg_wb_dat_o[0]),
	.I3(advspireg_wb_we_i_3),
	.F(\wb_intercon/wbm_dat_i_0_5 )
);
defparam \wb_intercon/wbm_dat_i_0_s2 .INIT=16'h0BBB;
LUT2 \wb_intercon/advspireg_wb_we_i_s3  (
	.I0(wbm_adr_o_Z[13]),
	.I1(wbm_adr_o_Z[24]),
	.F(\wb_intercon/advspireg_wb_we_i_6 )
);
defparam \wb_intercon/advspireg_wb_we_i_s3 .INIT=4'h4;
LUT4 \wb_intercon/advspireg_wb_we_i_s4  (
	.I0(wbm_adr_o_Z[17]),
	.I1(wbm_adr_o_Z[18]),
	.I2(wbm_adr_o_Z[19]),
	.I3(wbm_adr_o_Z[20]),
	.F(\wb_intercon/advspireg_wb_we_i_7 )
);
defparam \wb_intercon/advspireg_wb_we_i_s4 .INIT=16'h0001;
LUT3 \wb_intercon/advspireg_wb_we_i_s5  (
	.I0(wbm_adr_o_Z[21]),
	.I1(wbm_adr_o_Z[22]),
	.I2(wbm_adr_o_Z[23]),
	.F(\wb_intercon/advspireg_wb_we_i_8 )
);
defparam \wb_intercon/advspireg_wb_we_i_s5 .INIT=8'h01;
LUT3 \wb_intercon/advspireg_wb_we_i_s6  (
	.I0(wbm_adr_o_Z[15]),
	.I1(wbm_adr_o_Z[16]),
	.I2(wbm_adr_o_Z[28]),
	.F(\wb_intercon/advspireg_wb_we_i_9 )
);
defparam \wb_intercon/advspireg_wb_we_i_s6 .INIT=8'h10;
LUT4 \wb_intercon/wbm_dat_i_28_s3  (
	.I0(wbm_adr_o_Z[14]),
	.I1(slv_ext_stb_o_d_3),
	.I2(\wb_intercon/advspireg_wb_we_i_9 ),
	.I3(advspireg_wb_we_i_4),
	.F(\wb_intercon/wbm_dat_i_28_7 )
);
defparam \wb_intercon/wbm_dat_i_28_s3 .INIT=16'h4000;
LUT4 \wb_intercon/slv0_adr_o_3_s5  (
	.I0(advspireg_wb_we_i_4),
	.I1(wbm_adr_o_Z[14]),
	.I2(slv_ext_stb_o_d_3),
	.I3(\wb_intercon/advspireg_wb_we_i_9 ),
	.F(slv0_adr_o_3_8)
);
defparam \wb_intercon/slv0_adr_o_3_s5 .INIT=16'h2000;
LUT4 \wb_intercon/wbm_dat_i_31_s2  (
	.I0(advspireg_wb_we_i_4),
	.I1(advspireg_wb_we_i_5),
	.I2(advspireg_wb_dat_o[31]),
	.I3(\wb_intercon/wbm_dat_i_31_4 ),
	.F(\wb_intercon/wbm_dat_i_31_6 )
);
defparam \wb_intercon/wbm_dat_i_31_s2 .INIT=16'h7F00;
LUT3 \wb_intercon/advspireg_wb_adr_i_6_s0  (
	.I0(wbm_adr_o_Z[6]),
	.I1(advspireg_wb_we_i_4),
	.I2(advspireg_wb_we_i_5),
	.F(advspireg_wb_adr_i[6])
);
defparam \wb_intercon/advspireg_wb_adr_i_6_s0 .INIT=8'h80;
LUT3 \wb_intercon/advspireg_wb_adr_i_5_s0  (
	.I0(wbm_adr_o_Z[5]),
	.I1(advspireg_wb_we_i_4),
	.I2(advspireg_wb_we_i_5),
	.F(advspireg_wb_adr_i[5])
);
defparam \wb_intercon/advspireg_wb_adr_i_5_s0 .INIT=8'h80;
LUT3 \wb_intercon/advspireg_wb_adr_i_4_s0  (
	.I0(wbm_adr_o_Z[4]),
	.I1(advspireg_wb_we_i_4),
	.I2(advspireg_wb_we_i_5),
	.F(advspireg_wb_adr_i[4])
);
defparam \wb_intercon/advspireg_wb_adr_i_4_s0 .INIT=8'h80;
LUT3 \wb_intercon/advspireg_wb_adr_i_3_s0  (
	.I0(wbm_adr_o_Z[3]),
	.I1(advspireg_wb_we_i_4),
	.I2(advspireg_wb_we_i_5),
	.F(advspireg_wb_adr_i[3])
);
defparam \wb_intercon/advspireg_wb_adr_i_3_s0 .INIT=8'h80;
LUT3 \wb_intercon/advspireg_wb_adr_i_2_s0  (
	.I0(wbm_adr_o_Z[2]),
	.I1(advspireg_wb_we_i_4),
	.I2(advspireg_wb_we_i_5),
	.F(advspireg_wb_adr_i[2])
);
defparam \wb_intercon/advspireg_wb_adr_i_2_s0 .INIT=8'h80;
LUT3 \wb_intercon/advspireg_wb_we_i_s7  (
	.I0(wbm_we_o_Z),
	.I1(advspireg_wb_we_i_4),
	.I2(advspireg_wb_we_i_5),
	.F(advspireg_wb_we_i)
);
defparam \wb_intercon/advspireg_wb_we_i_s7 .INIT=8'h80;
LUT3 \wb_intercon/wbuart_we_i_s0  (
	.I0(wbm_adr_o_Z[12]),
	.I1(slv0_adr_o_3_8),
	.I2(wbm_we_o_Z),
	.F(wbuart_we_i)
);
defparam \wb_intercon/wbuart_we_i_s0 .INIT=8'h40;
LUT3 \wb_intercon/wb_gpio_adr_i_4_s0  (
	.I0(wbm_adr_o_Z[4]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_adr_i[4])
);
defparam \wb_intercon/wb_gpio_adr_i_4_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_adr_i_3_s0  (
	.I0(wbm_adr_o_Z[3]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_adr_i[3])
);
defparam \wb_intercon/wb_gpio_adr_i_3_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_adr_i_2_s0  (
	.I0(wbm_adr_o_Z[2]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_adr_i[2])
);
defparam \wb_intercon/wb_gpio_adr_i_2_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_31_s0  (
	.I0(wbm_dat_o_Z[31]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[31])
);
defparam \wb_intercon/wb_gpio_dat_i_31_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_30_s0  (
	.I0(wbm_dat_o_Z[30]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[30])
);
defparam \wb_intercon/wb_gpio_dat_i_30_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_29_s0  (
	.I0(wbm_dat_o_Z[29]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[29])
);
defparam \wb_intercon/wb_gpio_dat_i_29_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_28_s0  (
	.I0(wbm_dat_o_Z[28]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[28])
);
defparam \wb_intercon/wb_gpio_dat_i_28_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_27_s0  (
	.I0(wbm_dat_o_Z[27]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[27])
);
defparam \wb_intercon/wb_gpio_dat_i_27_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_26_s0  (
	.I0(wbm_dat_o_Z[26]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[26])
);
defparam \wb_intercon/wb_gpio_dat_i_26_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_25_s0  (
	.I0(wbm_dat_o_Z[25]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[25])
);
defparam \wb_intercon/wb_gpio_dat_i_25_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_24_s0  (
	.I0(wbm_dat_o_Z[24]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[24])
);
defparam \wb_intercon/wb_gpio_dat_i_24_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_23_s0  (
	.I0(wbm_dat_o_Z[23]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[23])
);
defparam \wb_intercon/wb_gpio_dat_i_23_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_22_s0  (
	.I0(wbm_dat_o_Z[22]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[22])
);
defparam \wb_intercon/wb_gpio_dat_i_22_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_21_s0  (
	.I0(wbm_dat_o_Z[21]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[21])
);
defparam \wb_intercon/wb_gpio_dat_i_21_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_20_s0  (
	.I0(wbm_dat_o_Z[20]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[20])
);
defparam \wb_intercon/wb_gpio_dat_i_20_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_19_s0  (
	.I0(wbm_dat_o_Z[19]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[19])
);
defparam \wb_intercon/wb_gpio_dat_i_19_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_18_s0  (
	.I0(wbm_dat_o_Z[18]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[18])
);
defparam \wb_intercon/wb_gpio_dat_i_18_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_17_s0  (
	.I0(wbm_dat_o_Z[17]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[17])
);
defparam \wb_intercon/wb_gpio_dat_i_17_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_16_s0  (
	.I0(wbm_dat_o_Z[16]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[16])
);
defparam \wb_intercon/wb_gpio_dat_i_16_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_15_s0  (
	.I0(wbm_dat_o_Z[15]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[15])
);
defparam \wb_intercon/wb_gpio_dat_i_15_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_14_s0  (
	.I0(wbm_dat_o_Z[14]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[14])
);
defparam \wb_intercon/wb_gpio_dat_i_14_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_13_s0  (
	.I0(wbm_dat_o_Z[13]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[13])
);
defparam \wb_intercon/wb_gpio_dat_i_13_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_12_s0  (
	.I0(wbm_dat_o_Z[12]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[12])
);
defparam \wb_intercon/wb_gpio_dat_i_12_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_11_s0  (
	.I0(wbm_dat_o_Z[11]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[11])
);
defparam \wb_intercon/wb_gpio_dat_i_11_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_10_s0  (
	.I0(wbm_dat_o_Z[10]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[10])
);
defparam \wb_intercon/wb_gpio_dat_i_10_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_9_s0  (
	.I0(wbm_dat_o_Z[9]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[9])
);
defparam \wb_intercon/wb_gpio_dat_i_9_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_8_s0  (
	.I0(wbm_dat_o_Z[8]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[8])
);
defparam \wb_intercon/wb_gpio_dat_i_8_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_7_s0  (
	.I0(wbm_dat_o_Z[7]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[7])
);
defparam \wb_intercon/wb_gpio_dat_i_7_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_6_s0  (
	.I0(wbm_dat_o_Z[6]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[6])
);
defparam \wb_intercon/wb_gpio_dat_i_6_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_5_s0  (
	.I0(wbm_dat_o_Z[5]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[5])
);
defparam \wb_intercon/wb_gpio_dat_i_5_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_4_s0  (
	.I0(wbm_dat_o_Z[4]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[4])
);
defparam \wb_intercon/wb_gpio_dat_i_4_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_3_s0  (
	.I0(wbm_dat_o_Z[3]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[3])
);
defparam \wb_intercon/wb_gpio_dat_i_3_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_2_s0  (
	.I0(wbm_dat_o_Z[2]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[2])
);
defparam \wb_intercon/wb_gpio_dat_i_2_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_1_s0  (
	.I0(wbm_dat_o_Z[1]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[1])
);
defparam \wb_intercon/wb_gpio_dat_i_1_s0 .INIT=8'h80;
LUT3 \wb_intercon/wb_gpio_dat_i_0_s0  (
	.I0(wbm_dat_o_Z[0]),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_dat_i[0])
);
defparam \wb_intercon/wb_gpio_dat_i_0_s0 .INIT=8'h80;
LUT4 \wb_intercon/wbm_dat_i_31_s3  (
	.I0(wbm_adr_o_Z[12]),
	.I1(slv0_adr_o_3_8),
	.I2(wb_gpio_dat_o[31]),
	.I3(\wb_intercon/wbm_dat_i_31_6 ),
	.F(wbm_dat_i[31])
);
defparam \wb_intercon/wbm_dat_i_31_s3 .INIT=16'h80FF;
LUT3 \wb_intercon/wb_gpio_stb_i_s1  (
	.I0(wbm_stb_o_Z),
	.I1(wbm_adr_o_Z[12]),
	.I2(slv0_adr_o_3_8),
	.F(wb_gpio_stb_i)
);
defparam \wb_intercon/wb_gpio_stb_i_s1 .INIT=8'h80;
LUT4 \wb_intercon/slv_ext_adr_o_d_28_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[28]),
	.F(slv_ext_adr_o[28])
);
defparam \wb_intercon/slv_ext_adr_o_d_28_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_27_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[27]),
	.F(slv_ext_adr_o[27])
);
defparam \wb_intercon/slv_ext_adr_o_d_27_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_26_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[26]),
	.F(slv_ext_adr_o[26])
);
defparam \wb_intercon/slv_ext_adr_o_d_26_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_25_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[25]),
	.F(slv_ext_adr_o[25])
);
defparam \wb_intercon/slv_ext_adr_o_d_25_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_24_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[24]),
	.F(slv_ext_adr_o[24])
);
defparam \wb_intercon/slv_ext_adr_o_d_24_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_23_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[23]),
	.F(slv_ext_adr_o[23])
);
defparam \wb_intercon/slv_ext_adr_o_d_23_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_22_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[22]),
	.F(slv_ext_adr_o[22])
);
defparam \wb_intercon/slv_ext_adr_o_d_22_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_21_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[21]),
	.F(slv_ext_adr_o[21])
);
defparam \wb_intercon/slv_ext_adr_o_d_21_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_20_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[20]),
	.F(slv_ext_adr_o[20])
);
defparam \wb_intercon/slv_ext_adr_o_d_20_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_19_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[19]),
	.F(slv_ext_adr_o[19])
);
defparam \wb_intercon/slv_ext_adr_o_d_19_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_18_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[18]),
	.F(slv_ext_adr_o[18])
);
defparam \wb_intercon/slv_ext_adr_o_d_18_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_17_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[17]),
	.F(slv_ext_adr_o[17])
);
defparam \wb_intercon/slv_ext_adr_o_d_17_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_16_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[16]),
	.F(slv_ext_adr_o[16])
);
defparam \wb_intercon/slv_ext_adr_o_d_16_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_15_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[15]),
	.F(slv_ext_adr_o[15])
);
defparam \wb_intercon/slv_ext_adr_o_d_15_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_14_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[14]),
	.F(slv_ext_adr_o[14])
);
defparam \wb_intercon/slv_ext_adr_o_d_14_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_13_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[13]),
	.F(slv_ext_adr_o[13])
);
defparam \wb_intercon/slv_ext_adr_o_d_13_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_12_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[12]),
	.F(slv_ext_adr_o[12])
);
defparam \wb_intercon/slv_ext_adr_o_d_12_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_11_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[11]),
	.F(slv_ext_adr_o[11])
);
defparam \wb_intercon/slv_ext_adr_o_d_11_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_10_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[10]),
	.F(slv_ext_adr_o[10])
);
defparam \wb_intercon/slv_ext_adr_o_d_10_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_9_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[9]),
	.F(slv_ext_adr_o[9])
);
defparam \wb_intercon/slv_ext_adr_o_d_9_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_8_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[8]),
	.F(slv_ext_adr_o[8])
);
defparam \wb_intercon/slv_ext_adr_o_d_8_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_7_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[7]),
	.F(slv_ext_adr_o[7])
);
defparam \wb_intercon/slv_ext_adr_o_d_7_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_6_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[6]),
	.F(slv_ext_adr_o[6])
);
defparam \wb_intercon/slv_ext_adr_o_d_6_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_5_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[5]),
	.F(slv_ext_adr_o[5])
);
defparam \wb_intercon/slv_ext_adr_o_d_5_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_4_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[4]),
	.F(slv_ext_adr_o[4])
);
defparam \wb_intercon/slv_ext_adr_o_d_4_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_3_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[3]),
	.F(slv_ext_adr_o[3])
);
defparam \wb_intercon/slv_ext_adr_o_d_3_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_adr_o_d_2_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_adr_o_Z[2]),
	.F(slv_ext_adr_o[2])
);
defparam \wb_intercon/slv_ext_adr_o_d_2_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_31_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[31]),
	.F(slv_ext_wdata_o[31])
);
defparam \wb_intercon/slv_ext_wdata_o_d_31_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_30_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[30]),
	.F(slv_ext_wdata_o[30])
);
defparam \wb_intercon/slv_ext_wdata_o_d_30_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_29_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[29]),
	.F(slv_ext_wdata_o[29])
);
defparam \wb_intercon/slv_ext_wdata_o_d_29_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_28_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[28]),
	.F(slv_ext_wdata_o[28])
);
defparam \wb_intercon/slv_ext_wdata_o_d_28_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_27_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[27]),
	.F(slv_ext_wdata_o[27])
);
defparam \wb_intercon/slv_ext_wdata_o_d_27_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_26_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[26]),
	.F(slv_ext_wdata_o[26])
);
defparam \wb_intercon/slv_ext_wdata_o_d_26_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_25_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[25]),
	.F(slv_ext_wdata_o[25])
);
defparam \wb_intercon/slv_ext_wdata_o_d_25_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_24_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[24]),
	.F(slv_ext_wdata_o[24])
);
defparam \wb_intercon/slv_ext_wdata_o_d_24_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_23_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[23]),
	.F(slv_ext_wdata_o[23])
);
defparam \wb_intercon/slv_ext_wdata_o_d_23_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_22_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[22]),
	.F(slv_ext_wdata_o[22])
);
defparam \wb_intercon/slv_ext_wdata_o_d_22_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_21_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[21]),
	.F(slv_ext_wdata_o[21])
);
defparam \wb_intercon/slv_ext_wdata_o_d_21_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_20_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[20]),
	.F(slv_ext_wdata_o[20])
);
defparam \wb_intercon/slv_ext_wdata_o_d_20_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_19_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[19]),
	.F(slv_ext_wdata_o[19])
);
defparam \wb_intercon/slv_ext_wdata_o_d_19_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_18_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[18]),
	.F(slv_ext_wdata_o[18])
);
defparam \wb_intercon/slv_ext_wdata_o_d_18_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_17_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[17]),
	.F(slv_ext_wdata_o[17])
);
defparam \wb_intercon/slv_ext_wdata_o_d_17_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_16_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[16]),
	.F(slv_ext_wdata_o[16])
);
defparam \wb_intercon/slv_ext_wdata_o_d_16_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_15_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[15]),
	.F(slv_ext_wdata_o[15])
);
defparam \wb_intercon/slv_ext_wdata_o_d_15_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_14_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[14]),
	.F(slv_ext_wdata_o[14])
);
defparam \wb_intercon/slv_ext_wdata_o_d_14_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_13_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[13]),
	.F(slv_ext_wdata_o[13])
);
defparam \wb_intercon/slv_ext_wdata_o_d_13_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_12_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[12]),
	.F(slv_ext_wdata_o[12])
);
defparam \wb_intercon/slv_ext_wdata_o_d_12_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_11_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[11]),
	.F(slv_ext_wdata_o[11])
);
defparam \wb_intercon/slv_ext_wdata_o_d_11_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_10_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[10]),
	.F(slv_ext_wdata_o[10])
);
defparam \wb_intercon/slv_ext_wdata_o_d_10_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_9_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[9]),
	.F(slv_ext_wdata_o[9])
);
defparam \wb_intercon/slv_ext_wdata_o_d_9_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_8_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[8]),
	.F(slv_ext_wdata_o[8])
);
defparam \wb_intercon/slv_ext_wdata_o_d_8_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_7_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[7]),
	.F(slv_ext_wdata_o[7])
);
defparam \wb_intercon/slv_ext_wdata_o_d_7_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_6_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[6]),
	.F(slv_ext_wdata_o[6])
);
defparam \wb_intercon/slv_ext_wdata_o_d_6_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_5_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[5]),
	.F(slv_ext_wdata_o[5])
);
defparam \wb_intercon/slv_ext_wdata_o_d_5_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_4_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[4]),
	.F(slv_ext_wdata_o[4])
);
defparam \wb_intercon/slv_ext_wdata_o_d_4_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_3_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[3]),
	.F(slv_ext_wdata_o[3])
);
defparam \wb_intercon/slv_ext_wdata_o_d_3_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_2_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[2]),
	.F(slv_ext_wdata_o[2])
);
defparam \wb_intercon/slv_ext_wdata_o_d_2_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_1_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[1]),
	.F(slv_ext_wdata_o[1])
);
defparam \wb_intercon/slv_ext_wdata_o_d_1_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_wdata_o_d_0_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_dat_o_Z[0]),
	.F(slv_ext_wdata_o[0])
);
defparam \wb_intercon/slv_ext_wdata_o_d_0_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_sel_o_d_3_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_sel_o_Z[3]),
	.F(slv_ext_sel_o[3])
);
defparam \wb_intercon/slv_ext_sel_o_d_3_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_sel_o_d_2_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_sel_o_Z[2]),
	.F(slv_ext_sel_o[2])
);
defparam \wb_intercon/slv_ext_sel_o_d_2_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_sel_o_d_1_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_sel_o_Z[1]),
	.F(slv_ext_sel_o[1])
);
defparam \wb_intercon/slv_ext_sel_o_d_1_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_sel_o_d_0_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_sel_o_Z[0]),
	.F(slv_ext_sel_o[0])
);
defparam \wb_intercon/slv_ext_sel_o_d_0_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_we_o_d_s0  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_we_o_Z),
	.F(slv_ext_we_o)
);
defparam \wb_intercon/slv_ext_we_o_d_s0 .INIT=16'hFE00;
LUT4 \wb_intercon/slv_ext_stb_o_d_s1  (
	.I0(slv_ext_adr_o[29]),
	.I1(slv_ext_adr_o[30]),
	.I2(slv_ext_adr_o[31]),
	.I3(wbm_stb_o_Z),
	.F(slv_ext_stb_o)
);
defparam \wb_intercon/slv_ext_stb_o_d_s1 .INIT=16'hFE00;
LUT2 \u_dualportspi/wb2ahb_1/n301_s1  (
	.I0(\u_dualportspi/wr_rd_same_d1 ),
	.I1(\u_dualportspi/hready_r ),
	.F(n301_4)
);
defparam \u_dualportspi/wb2ahb_1/n301_s1 .INIT=4'h4;
LUT4 \u_dualportspi/wb2ahb_1/n301_s2  (
	.I0(advspireg_wb_we_i_3),
	.I1(wbm_we_o_Z),
	.I2(wbm_stb_o_Z),
	.I3(n301_4),
	.F(\u_dualportspi/wb2ahb_1/n301_6 )
);
defparam \u_dualportspi/wb2ahb_1/n301_s2 .INIT=16'h2000;
LUT3 \u_dualportspi/wb2ahb_1/n303_s2  (
	.I0(resetn_in),
	.I1(rstdly[15]),
	.I2(wbm_stb_o_Z),
	.F(\u_dualportspi/n303_6 )
);
defparam \u_dualportspi/wb2ahb_1/n303_s2 .INIT=8'h80;
LUT4 \u_dualportspi/wb2ahb_1/n303_s3  (
	.I0(wbm_we_o_Z),
	.I1(advspireg_wb_we_i_4),
	.I2(advspireg_wb_we_i_5),
	.I3(\u_dualportspi/n303_6 ),
	.F(\u_dualportspi/n303_8 )
);
defparam \u_dualportspi/wb2ahb_1/n303_s3 .INIT=16'h8000;
DFFE \u_dualportspi/wb2ahb_1/hwdata_0_s1  (
	.D(wbm_dat_o_Z[0]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [0])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_0_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_1_s1  (
	.D(wbm_dat_o_Z[1]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [1])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_1_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_2_s1  (
	.D(wbm_dat_o_Z[2]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [2])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_2_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_3_s1  (
	.D(wbm_dat_o_Z[3]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [3])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_3_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_4_s1  (
	.D(wbm_dat_o_Z[4]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [4])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_4_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_5_s1  (
	.D(wbm_dat_o_Z[5]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [5])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_5_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_6_s1  (
	.D(wbm_dat_o_Z[6]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [6])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_6_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_7_s1  (
	.D(wbm_dat_o_Z[7]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [7])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_7_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_8_s1  (
	.D(wbm_dat_o_Z[8]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [8])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_8_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_9_s1  (
	.D(wbm_dat_o_Z[9]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [9])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_9_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_10_s1  (
	.D(wbm_dat_o_Z[10]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [10])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_10_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_11_s1  (
	.D(wbm_dat_o_Z[11]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [11])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_11_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_12_s1  (
	.D(wbm_dat_o_Z[12]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [12])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_12_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_13_s1  (
	.D(wbm_dat_o_Z[13]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [13])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_13_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_14_s1  (
	.D(wbm_dat_o_Z[14]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [14])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_14_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_15_s1  (
	.D(wbm_dat_o_Z[15]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [15])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_15_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_16_s1  (
	.D(wbm_dat_o_Z[16]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [16])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_16_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_17_s1  (
	.D(wbm_dat_o_Z[17]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [17])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_17_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_18_s1  (
	.D(wbm_dat_o_Z[18]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [18])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_18_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_19_s1  (
	.D(wbm_dat_o_Z[19]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [19])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_19_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_20_s1  (
	.D(wbm_dat_o_Z[20]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [20])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_20_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_21_s1  (
	.D(wbm_dat_o_Z[21]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [21])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_21_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_22_s1  (
	.D(wbm_dat_o_Z[22]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [22])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_22_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_23_s1  (
	.D(wbm_dat_o_Z[23]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [23])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_23_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_24_s1  (
	.D(wbm_dat_o_Z[24]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [24])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_24_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_25_s1  (
	.D(wbm_dat_o_Z[25]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [25])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_25_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_26_s1  (
	.D(wbm_dat_o_Z[26]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [26])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_26_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_27_s1  (
	.D(wbm_dat_o_Z[27]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [27])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_27_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_28_s1  (
	.D(wbm_dat_o_Z[28]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [28])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_28_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_29_s1  (
	.D(wbm_dat_o_Z[29]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [29])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_29_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_30_s1  (
	.D(wbm_dat_o_Z[30]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [30])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_30_s1 .INIT=1'b0;
DFFE \u_dualportspi/wb2ahb_1/hwdata_31_s1  (
	.D(wbm_dat_o_Z[31]),
	.CLK(clk_in),
	.CE(\u_dualportspi/n303_8 ),
	.Q(\u_dualportspi/ds1_hwdata [31])
);
defparam \u_dualportspi/wb2ahb_1/hwdata_31_s1 .INIT=1'b0;
DFFSE \u_dualportspi/wb2ahb_1/flag_s1  (
	.D(\u_dualportspi/wb2ahb_1/n74_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/wb2ahb_1/n301_6 ),
	.SET(n519_5),
	.Q(flag_4)
);
defparam \u_dualportspi/wb2ahb_1/flag_s1 .INIT=1'b1;
INV \u_dualportspi/wb2ahb_1/n74_s2  (
	.I(flag_4),
	.O(\u_dualportspi/wb2ahb_1/n74_5 )
);
LUT4 \u_dualportspi/wb2ahb_0/n301_s1  (
	.I0(\u_dualportspi/ahb_ns_0_21 ),
	.I1(\u_dualportspi/arb_rxf_rd_Z_5 ),
	.I2(\u_dualportspi/n509_5 ),
	.I3(wbm_dat_i_29_3),
	.F(n301_4_39)
);
defparam \u_dualportspi/wb2ahb_0/n301_s1 .INIT=16'h0D00;
LUT4 \u_dualportspi/wb2ahb_0/n74_s3  (
	.I0(flag_6),
	.I1(n301_4_39),
	.I2(wbm_we_o_Z),
	.I3(wbm_stb_o_Z),
	.F(\u_dualportspi/wb2ahb_0/n74_7 )
);
defparam \u_dualportspi/wb2ahb_0/n74_s3 .INIT=16'hA6AA;
DFFS \u_dualportspi/wb2ahb_0/flag_s2  (
	.D(\u_dualportspi/wb2ahb_0/n74_7 ),
	.CLK(clk_in),
	.SET(n519_5),
	.Q(flag_6)
);
defparam \u_dualportspi/wb2ahb_0/flag_s2 .INIT=1'b1;
INV \u_dualportspi/spi_mosi_pad/IO_s3  (
	.I(\u_dualportspi/spi_oe_r [0]),
	.O(IO_6)
);
INV \u_dualportspi/spi_miso_pad/IO_s3  (
	.I(\u_dualportspi/spi_oe_r [1]),
	.O(IO_6_40)
);
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_8 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [23]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_s1 .INIT=16'hAA3C;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_s1 .INIT=8'hCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_8 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [21]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_s1 .INIT=16'hAA3C;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_s1 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_s1 .INIT=8'hCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_10 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [18]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s1 .INIT=16'hAA3C;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_8 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_s1 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_s1 .INIT=8'hCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_10 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [15]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_8 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_s1 .INIT=16'hAA3C;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_s1 .INIT=8'hCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_8 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [13]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_8 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [12]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_10 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_10 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [11]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_8 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_8 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [10]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_8 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [9]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_s1 .INIT=16'hAA3C;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_s1 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_s1 .INIT=8'hCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_10 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [6]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_8 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_s1 .INIT=16'hAA3C;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_8 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_s1 .INIT=8'hCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_8 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_7 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [2]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_s1 .INIT=16'hAA3C;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_7 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_s1 .INIT=8'hA3;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_s13  (
	.I0(\u_dualportspi/u_atcspi/ahb_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_22 ),
	.I2(\u_dualportspi/arb_rxf_rd_Z_5 ),
	.I3(\u_dualportspi/u_atcspi/ahb_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_s13 .INIT=16'hE0EE;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s3 .INIT=8'hFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_20 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_18 ),
	.I2(\u_dualportspi/u_atcspi/n92_5 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_0_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s6 .INIT=16'hB0BB;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_s16  (
	.I0(\u_dualportspi/u_atcspi/mem_cmd_chg_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_23 ),
	.I2(\u_dualportspi/u_atcspi/n92_5 ),
	.I3(\u_dualportspi/arb_rxf_rd_Z_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_s16 .INIT=16'h0100;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s21  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_20 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_20 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_25 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s21 .INIT=8'hFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [28]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_s2 .INIT=16'h0708;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [29]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_s2 .INIT=8'h14;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_s2  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [29]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_9 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [30]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_s2 .INIT=16'h0708;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_9 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [31]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_s2 .INIT=16'h0708;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_0_s12  (
	.I0(\u_dualportspi/ahb_ns_0_21 ),
	.I1(\u_dualportspi/arb_rxf_rd_Z_5 ),
	.I2(\u_dualportspi/u_atcspi/ahb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_23 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_0_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_0_s12 .INIT=16'h2F22;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r [1]),
	.F(\u_dualportspi/n509_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s2 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_8 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_9 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_10 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_23 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s4 .INIT=16'hF400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_s3  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [23]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [24]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [25]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_s3 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_s2  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [23]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [24]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_6 ),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [25]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_s2 .INIT=16'h7F80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_s3  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [21]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [22]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_s3 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_s2  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [21]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_6 ),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [22]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_s2 .INIT=8'h78;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_s3  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [18]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [19]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [20]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_s3 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_s2  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [18]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [19]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_6 ),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [20]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_s2 .INIT=16'h7F80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_s2  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [18]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_6 ),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [19]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_s2 .INIT=8'h78;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s3  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [17]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_8 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s3 .INIT=16'h8000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_s2  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [15]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_8 ),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [16]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_s2 .INIT=8'h78;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_s2  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [13]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_6 ),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [14]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_s2 .INIT=8'h78;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_s3  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [10]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [11]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [12]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_s3 .INIT=16'h8000;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_s3  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [9]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_s3 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_s3  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [7]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [8]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_s3 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_s2  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [7]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_8 ),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [8]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_s2 .INIT=16'h7F80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_s2  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_8 ),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [7]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_s2 .INIT=8'h78;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_s3  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [2]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_s3 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_s14  (
	.I0(\u_dualportspi/n509_5 ),
	.I1(wbm_dat_i_29_3),
	.I2(wbm_we_o_Z),
	.I3(\u_dualportspi/n303_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_22 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_s14 .INIT=16'h4000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_18 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_23 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s4 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s5  (
	.I0(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r_35 ),
	.I1(\u_dualportspi/u_atcspi/a_level_sync2b_syn3_r_36 ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s5 .INIT=16'h6000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r_1_s4  (
	.I0(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.I1(\u_dualportspi/ds1_hwdata [1]),
	.I2(\u_dualportspi/u_atcspi/spi_reset_sysclk_Z ),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_clr_Z_3 ),
	.F(\u_dualportspi/u_atcspi/mem_clr_cs_r_1_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r_1_s4 .INIT=16'h0007;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s9  (
	.I0(\u_dualportspi/u_atcspi/mem_cmd_chg_Z ),
	.I1(\u_dualportspi/u_atcspi/mem_intf_idle_clr_regclk ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_23 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s9 .INIT=16'h0100;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_s3  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [26]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [27]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_s3 .INIT=4'h8;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_s3  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [29]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [30]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_s3 .INIT=4'h8;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_0_s13  (
	.I0(\u_dualportspi/u_atcspi/ahb_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ahb_cs_r [1]),
	.F(\u_dualportspi/ahb_ns_0_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_0_s13 .INIT=4'h6;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_13 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s5 .INIT=16'hF800;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s6  (
	.I0(\u_dualportspi/u_atcspi/ahb_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/ahb_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s6 .INIT=16'hF400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s7  (
	.I0(\u_dualportspi/u_atcspi/ahb_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ahb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s7 .INIT=16'h0001;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s4  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [12]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [13]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [14]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s4 .INIT=8'h80;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s5  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [15]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [16]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s5 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s10  (
	.I0(\u_dualportspi/u_atcspi/ahb_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/ahb_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_23 ),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s10 .INIT=16'h00F4;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s11  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s11 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_48 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_16 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_17 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_18 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s8 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s9  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [7]),
	.I1(advspimem_wb_adr_i[7]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_50 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_20 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s9 .INIT=16'h9000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_54 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_56 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_23 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_24 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s10 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s11  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [28]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [29]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [30]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [31]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s11 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s13  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [2]),
	.I1(advspimem_wb_adr_i[2]),
	.I2(advspimem_wb_adr_i[15]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [15]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s13 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s14  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [5]),
	.I1(advspimem_wb_adr_i[5]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [17]),
	.I3(advspimem_wb_adr_i[17]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s14 .INIT=16'h9009;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_26 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_27 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_28 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s15 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s17  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_30 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_31 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_32 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_33 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s17 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s20  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [20]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [20]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_38 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_39 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_23 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s20 .INIT=16'h9000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s21  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_40 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_41 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_42 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_43 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_24 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s21 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s22  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [8]),
	.I1(advspimem_wb_adr_i[8]),
	.I2(advspimem_wb_adr_i[22]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [22]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_25 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s22 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s23  (
	.I0(wbm_we_o_Z),
	.I1(wbm_dat_i_29_3),
	.I2(wbm_adr_o_Z[12]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [12]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_26 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s23 .INIT=16'hBFC8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s24  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [16]),
	.I1(advspimem_wb_adr_i[16]),
	.I2(advspimem_wb_adr_i[19]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [19]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_27 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s24 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s25  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [14]),
	.I1(advspimem_wb_adr_i[14]),
	.I2(advspimem_wb_adr_i[20]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [20]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_28 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s25 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s26  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [24]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [25]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [26]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [27]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_29 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s26 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s27  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [4]),
	.I1(advspimem_wb_adr_i[4]),
	.I2(advspimem_wb_adr_i[18]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [18]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_30 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s27 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s28  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [21]),
	.I1(advspimem_wb_adr_i[21]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [23]),
	.I3(advspimem_wb_adr_i[23]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_31 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s28 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s29  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [10]),
	.I1(advspimem_wb_adr_i[10]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [13]),
	.I3(advspimem_wb_adr_i[13]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_32 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s29 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s30  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [3]),
	.I1(advspimem_wb_adr_i[3]),
	.I2(advspimem_wb_adr_i[6]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [6]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_33 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s30 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s31  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [10]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [10]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [15]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [15]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_34 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s31 .INIT=16'h9009;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s32  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [11]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [11]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_44 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_35 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s32 .INIT=8'h90;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s34  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [9]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [9]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [21]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [21]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_37 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s34 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s35  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [13]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [13]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [14]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [14]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_38 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s35 .INIT=16'h9009;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s36  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [19]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [19]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_45 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_39 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s36 .INIT=8'h90;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s37  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [5]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [8]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [8]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_40 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s37 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s38  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [2]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [6]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [6]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_41 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s38 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s39  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [7]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [7]),
	.I2(\u_dualportspi/n509_5 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_46 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_42 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s39 .INIT=16'h9000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s40  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [16]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [16]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [17]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [17]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_43 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s40 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s41  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [12]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [12]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [22]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [22]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_44 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s41 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s42  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [18]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [18]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [23]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [23]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_45 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s42 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s43  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [3]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [4]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [4]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_46 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s43 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_s4  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [28]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_6 ),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [26]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [27]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_s4 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_10 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [12]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [13]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [14]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_s4 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_8 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [15]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [16]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [17]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_s4 .INIT=16'h7F80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s12  (
	.I0(\u_dualportspi/arb_rxf_rd_Z_5 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s12 .INIT=8'h15;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_s4  (
	.I0(wbm_adr_o_Z[12]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [12]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_s4 .INIT=16'hF088;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_s4  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [10]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [9]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_s4 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_s4  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [4]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [2]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [3]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [5]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_s4 .INIT=16'h7F80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_s4  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [4]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [5]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [2]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_s4 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_s4  (
	.I0(wbm_adr_o_Z[10]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [10]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_s4 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s44  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [11]),
	.I1(wbm_adr_o_Z[11]),
	.I2(wbm_dat_i_29_3),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_25 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_48 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s44 .INIT=16'h9500;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_s5  (
	.I0(wbm_adr_o_Z[11]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [11]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_s5 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_s4  (
	.I0(wbm_adr_o_Z[13]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [13]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_s4 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_s4  (
	.I0(wbm_adr_o_Z[14]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [14]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_s4 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_s5  (
	.I0(wbm_adr_o_Z[15]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [15]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_s5 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_s4  (
	.I0(wbm_adr_o_Z[16]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [16]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_s4 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_s5  (
	.I0(wbm_adr_o_Z[17]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [17]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_s5 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s6  (
	.I0(wbm_adr_o_Z[18]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [18]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s6 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_s4  (
	.I0(wbm_adr_o_Z[19]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [19]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_s4 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_s4  (
	.I0(wbm_adr_o_Z[20]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [20]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_s4 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_s4  (
	.I0(wbm_adr_o_Z[21]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [21]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_s4 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_s4  (
	.I0(wbm_adr_o_Z[22]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [22]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_s4 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_s4  (
	.I0(wbm_adr_o_Z[23]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [23]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_s4 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_s3  (
	.I0(wbm_adr_o_Z[2]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [2]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_s3 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_s3  (
	.I0(wbm_adr_o_Z[3]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [3]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_s3 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_s4  (
	.I0(wbm_adr_o_Z[4]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [4]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_s4 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_s5  (
	.I0(wbm_adr_o_Z[5]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [5]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_s5 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_s5  (
	.I0(wbm_adr_o_Z[6]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [6]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_s5 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_s4  (
	.I0(wbm_adr_o_Z[7]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [7]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_s4 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_s4  (
	.I0(wbm_adr_o_Z[8]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [8]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_s4 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s45  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [9]),
	.I1(wbm_adr_o_Z[9]),
	.I2(wbm_dat_i_29_3),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_29 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_50 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s45 .INIT=16'h9500;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_s4  (
	.I0(wbm_adr_o_Z[9]),
	.I1(wbm_dat_i_29_3),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [9]),
	.I3(\u_dualportspi/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_s4 .INIT=16'hF088;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd_s1  (
	.I0(n519_5),
	.I1(n301_4_39),
	.I2(wbm_we_o_Z),
	.I3(wbm_stb_o_Z),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd_s1 .INIT=16'h0400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_s18  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/mem_clr_cs_r_1_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_23 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_s18 .INIT=16'hBA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s13  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/arb_busy_sysclk ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s13 .INIT=16'hBF00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_s5  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [11]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [10]),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [9]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_s5 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n630_s3  (
	.I0(wbm_dat_i_29_3),
	.I1(resetn_in),
	.I2(rstdly[15]),
	.I3(wbm_stb_o_Z),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n630_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n630_s3 .INIT=16'h7FFF;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_ns_1_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/mem_clr_cs_r_1_9 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_ns_1_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_ns_1_s14 .INIT=16'hB832;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_ns_0_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/mem_clr_cs_r_1_9 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_ns_0_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_ns_0_s12 .INIT=16'h8B01;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_s3 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s47  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [24]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_34 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_35 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_54 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s47 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s48  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [26]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_37 ),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [25]),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [27]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_56 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s48 .INIT=16'h0004;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_s5  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [26]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_s5 .INIT=8'h06;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s49  (
	.I0(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [26]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_6 ),
	.I2(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [27]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_58 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s49 .INIT=16'h0078;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n512_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_7 ),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [23]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_6 ),
	.I3(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [24]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n512_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n512_s4 .INIT=16'h1540;
DFFC \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_cs_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_0_20 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_cs_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_cs_r_0_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_23_s0  (
	.D(advspimem_wb_adr_i[23]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [23])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_23_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_22_s0  (
	.D(advspimem_wb_adr_i[22]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [22])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_22_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_21_s0  (
	.D(advspimem_wb_adr_i[21]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [21])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_21_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_20_s0  (
	.D(advspimem_wb_adr_i[20]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [20])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_20_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_19_s0  (
	.D(advspimem_wb_adr_i[19]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [19])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_19_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_18_s0  (
	.D(advspimem_wb_adr_i[18]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [18])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_18_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_17_s0  (
	.D(advspimem_wb_adr_i[17]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [17])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_17_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_16_s0  (
	.D(advspimem_wb_adr_i[16]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [16])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_16_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_15_s0  (
	.D(advspimem_wb_adr_i[15]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [15])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_15_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_14_s0  (
	.D(advspimem_wb_adr_i[14]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [14])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_14_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_13_s0  (
	.D(advspimem_wb_adr_i[13]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [13])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_13_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_12_s0  (
	.D(advspimem_wb_adr_i[12]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [12])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_12_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_11_s0  (
	.D(advspimem_wb_adr_i[11]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [11])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_11_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_10_s0  (
	.D(advspimem_wb_adr_i[10]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [10])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_10_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_9_s0  (
	.D(advspimem_wb_adr_i[9]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [9])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_9_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_8_s0  (
	.D(advspimem_wb_adr_i[8]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_8_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_7_s0  (
	.D(advspimem_wb_adr_i[7]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_7_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_6_s0  (
	.D(advspimem_wb_adr_i[6]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_6_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_5_s0  (
	.D(advspimem_wb_adr_i[5]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_5_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_4_s0  (
	.D(advspimem_wb_adr_i[4]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_4_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_3_s0  (
	.D(advspimem_wb_adr_i[3]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_3_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_2_s0  (
	.D(advspimem_wb_adr_i[2]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_rd ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/haddr_r_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_idle_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n630_8 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/arb_mem_idle_regclk )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_idle_r_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [31])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_30_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [30])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_30_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_29_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [29])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_29_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_28_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [28])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_28_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_27_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_58 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [27])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_27_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_26_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_11 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [26])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_26_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_25_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [25])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_25_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_24_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n512_9 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [24])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_24_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_23_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [23])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_23_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_22_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [22])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_22_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_21_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [21])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_21_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_20_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [20])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_20_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_19_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [19])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_19_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_18_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [18])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_18_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_17_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [17])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_17_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_16_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [16])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_16_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_15_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [15])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_15_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_14_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [14])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_14_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_13_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [13])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_13_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_12_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [12])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_12_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_11_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [11])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_11_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_10_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [10])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_10_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_9_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [9])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_9_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_8_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_8_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_7_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_7_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_6_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_6_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_5_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_5_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_4_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_4_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_4 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s4  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_20 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_0_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_cs_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s4 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_0_s2  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_25 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_0_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_cs_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_0_s2 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_cs_r_1_s3  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_21 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ahb_cs_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_cs_r_1_s3 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r_1_s5  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_ns_1_20 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r_1_s5 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r_0_s3  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_ns_0_17 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/mem_clr_cs_r_0_s3 .INIT=1'b0;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/n43_s0  (
	.I0(\u_dualportspi/n303_6 ),
	.I1(n301_4),
	.I2(advspireg_wb_we_i_3),
	.I3(\u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same ),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/n43_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/n43_s0 .INIT=16'hFF80;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/reg_raddr_Z_5_s  (
	.I0(wbm_adr_o_Z[5]),
	.I1(advspireg_wb_we_i_3),
	.I2(\u_dualportspi/u_atcspi/reg_waddr_Z [5]),
	.I3(n301_4),
	.F(\u_dualportspi/u_atcspi/reg_raddr_Z [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_raddr_Z_5_s .INIT=16'h88F0;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/reg_raddr_Z_4_s  (
	.I0(wbm_adr_o_Z[4]),
	.I1(advspireg_wb_we_i_3),
	.I2(\u_dualportspi/u_atcspi/reg_waddr_Z [4]),
	.I3(n301_4),
	.F(\u_dualportspi/u_atcspi/reg_raddr_Z [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_raddr_Z_4_s .INIT=16'h88F0;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_s0  (
	.I0(\u_dualportspi/u_atcspi/wr_rd_same_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_regif/n186_1_COUT ),
	.I3(\u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_s0 .INIT=16'h8F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/hstate_r_nx_s1  (
	.I0(\u_dualportspi/hready_r ),
	.I1(\u_dualportspi/u_atcspi/u_spi_regif/hstate_r ),
	.I2(wbm_stb_o_Z),
	.I3(advspireg_wb_we_i_3),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/hstate_r_nx )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/hstate_r_nx_s1 .INIT=16'hF444;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/n17_s1  (
	.I0(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_10 ),
	.I1(\u_dualportspi/u_atcspi/reg_txf_full ),
	.I2(\u_dualportspi/u_atcspi/u_spi_regif/n17_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_regif/n17_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/n17_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/n17_s1 .INIT=16'h3AFF;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_10 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_8 ),
	.I2(wbm_adr_o_Z[5]),
	.I3(\u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_s0 .INIT=16'hBF00;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_s1  (
	.I0(\u_dualportspi/hready_r ),
	.I1(\u_dualportspi/u_atcspi/hwrite_r ),
	.I2(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_10 ),
	.I3(\u_dualportspi/wr_rd_same_d1 ),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_s1 .INIT=16'h00EF;
LUT2 \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_waddr_Z [2]),
	.I1(\u_dualportspi/u_atcspi/reg_reg_tra_ctrl_wr_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_s2 .INIT=4'h8;
LUT2 \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_s3  (
	.I0(\u_dualportspi/u_atcspi/reg_wr_a_r ),
	.I1(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_s3 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/n17_s2  (
	.I0(wbm_we_o_Z),
	.I1(\u_dualportspi/u_atcspi/hwrite_r ),
	.I2(advspireg_wb_we_i_3),
	.I3(\u_dualportspi/u_atcspi/u_spi_regif/n17_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/n17_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/n17_s2 .INIT=16'hACCC;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/n17_s3  (
	.I0(\u_dualportspi/u_atcspi/n17_13 ),
	.I1(\u_dualportspi/u_atcspi/reg_req_r ),
	.I2(\u_dualportspi/u_atcspi/mem_clr_cs_r_1_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_regif/n17_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/n17_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/n17_s3 .INIT=16'h00EF;
LUT2 \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_s5  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.F(\u_dualportspi/u_atcspi/wr_rd_same_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_s5 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_regif/n17_s4  (
	.I0(wbm_stb_o_Z),
	.I1(wbm_adr_o_Z[5]),
	.I2(\u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/n17_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/n17_s4 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/n17_s6  (
	.I0(wbm_stb_o_Z),
	.I1(\u_dualportspi/u_atcspi/u_spi_regif/n17_11 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_regif/n17_8 ),
	.I3(advspireg_wb_we_i_3),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/n17_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/n17_s6 .INIT=16'h0B33;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/n17_s7  (
	.I0(\u_dualportspi/hready_r ),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_regif/hstate_r ),
	.I3(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/n17_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/n17_s7 .INIT=16'h1000;
LUT3 \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_s7  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [5]),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [4]),
	.F(\u_dualportspi/u_atcspi/wr_rd_same_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_s7 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_s4  (
	.I0(wbm_adr_o_Z[4]),
	.I1(wbm_adr_o_Z[6]),
	.I2(wbm_adr_o_Z[2]),
	.I3(wbm_adr_o_Z[3]),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_s4 .INIT=16'h1000;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_s5  (
	.I0(n519_5),
	.I1(wbm_we_o_Z),
	.I2(wbm_stb_o_Z),
	.I3(n301_4),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_s5 .INIT=16'h1000;
LUT3 \u_dualportspi/u_atcspi/u_spi_regif/n17_s8  (
	.I0(\u_dualportspi/u_atcspi/arb_busy_sysclk ),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/n17_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/n17_s8 .INIT=8'h02;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/reg_raddr_Z_2_s0  (
	.I0(advspireg_wb_adr_i[2]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [2]),
	.I2(\u_dualportspi/wr_rd_same_d1 ),
	.I3(\u_dualportspi/hready_r ),
	.F(\u_dualportspi/u_atcspi/reg_raddr_Z [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_raddr_Z_2_s0 .INIT=16'hCACC;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/reg_raddr_Z_3_s0  (
	.I0(advspireg_wb_adr_i[3]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [3]),
	.I2(\u_dualportspi/wr_rd_same_d1 ),
	.I3(\u_dualportspi/hready_r ),
	.F(\u_dualportspi/u_atcspi/reg_raddr_Z [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_raddr_Z_3_s0 .INIT=16'hCACC;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/reg_raddr_Z_6_s0  (
	.I0(advspireg_wb_adr_i[6]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [6]),
	.I2(\u_dualportspi/wr_rd_same_d1 ),
	.I3(\u_dualportspi/hready_r ),
	.F(\u_dualportspi/u_atcspi/reg_raddr_Z [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_raddr_Z_6_s0 .INIT=16'hCACC;
LUT3 \u_dualportspi/u_atcspi/u_spi_regif/reg_wr_a_pre_s1  (
	.I0(\u_dualportspi/n303_8 ),
	.I1(\u_dualportspi/wr_rd_same_d1 ),
	.I2(\u_dualportspi/hready_r ),
	.F(\u_dualportspi/u_atcspi/u_spi_regif/reg_wr_a_pre )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_wr_a_pre_s1 .INIT=8'h20;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_3 ),
	.I1(advspireg_wb_we_i_5),
	.I2(advspireg_wb_we_i_4),
	.I3(\u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_4 ),
	.F(\u_dualportspi/u_atcspi/reg_rd_a_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_rd_a_Z_s6 .INIT=16'h80FF;
LUT4 \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_s8  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [5]),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [4]),
	.I3(\u_dualportspi/u_atcspi/wr_rd_same_8 ),
	.F(\u_dualportspi/u_atcspi/wr_rd_same_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_s8 .INIT=16'h4000;
DFFC \u_dualportspi/u_atcspi/u_spi_regif/hstate_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_regif/hstate_r_nx ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_regif/hstate_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/hstate_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_regif/reg_wr_a_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_regif/reg_wr_a_pre ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_wr_a_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_wr_a_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_d1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/wr_rd_same_d1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/wr_rd_same_d1_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_regif/reg_addr_r_6_s0  (
	.D(advspireg_wb_adr_i[6]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_regif/n43_3 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_waddr_Z [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_addr_r_6_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_regif/reg_addr_r_5_s0  (
	.D(advspireg_wb_adr_i[5]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_regif/n43_3 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_waddr_Z [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_addr_r_5_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_regif/reg_addr_r_4_s0  (
	.D(advspireg_wb_adr_i[4]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_regif/n43_3 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_waddr_Z [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_addr_r_4_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_regif/reg_addr_r_3_s0  (
	.D(advspireg_wb_adr_i[3]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_regif/n43_3 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_waddr_Z [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_addr_r_3_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_regif/reg_addr_r_2_s0  (
	.D(advspireg_wb_adr_i[2]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_regif/n43_3 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_waddr_Z [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/reg_addr_r_2_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_regif/hwrite_r_s0  (
	.D(advspireg_wb_we_i),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_regif/n43_3 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/hwrite_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/hwrite_r_s0 .INIT=1'b0;
DFFP \u_dualportspi/u_atcspi/u_spi_regif/hready_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_regif/n17_5 ),
	.CLK(clk_in),
	.PRESET(n519_5),
	.Q(\u_dualportspi/hready_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/hready_r_s0 .INIT=1'b1;
ALU \u_dualportspi/u_atcspi/u_spi_regif/n182_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [2]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_regif/n182_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_regif/n182_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/n182_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_regif/n183_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [3]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_regif/n182_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_regif/n183_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_regif/n183_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/n183_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_regif/n184_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [4]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [4]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_regif/n183_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_regif/n184_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_regif/n184_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/n184_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_regif/n185_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [5]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [5]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_regif/n184_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_regif/n185_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_regif/n185_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/n185_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_regif/n186_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [6]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_regif/n185_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_regif/n186_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_regif/n186_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_regif/n186_s0 .ALU_MODE=3;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_waddr_Z [5]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [6]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_4 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_s0 .INIT=16'h1000;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_waddr_Z [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_4 ),
	.I2(\u_dualportspi/u_atcspi/reg_reg_tra_ctrl_wr_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_s0 .INIT=8'h10;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_waddr_Z [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr_s0 .INIT=8'h10;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_waddr_Z [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n471_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr_s0 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_spi_wr_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_waddr_Z [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n471_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_spi_wr )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_spi_wr_s0 .INIT=4'h8;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/reg_txf_wr_regclk_Z_s  (
	.I0(\u_dualportspi/u_atcspi/reg_waddr_Z [4]),
	.I1(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/reg_txf_wr_regclk_Z_4 ),
	.F(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_txf_wr_regclk_Z_s .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n471_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_waddr_Z [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_4 ),
	.I2(\u_dualportspi/u_atcspi/reg_waddr_Z [6]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n471_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n471_s0 .INIT=16'h1000;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_14 ),
	.I1(\u_dualportspi/ds1_hwdata [4]),
	.I2(\u_dualportspi/u_atcspi/spi_trans_end_int_r_16 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r [4]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_s3 .INIT=16'hF8FF;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_14 ),
	.I1(\u_dualportspi/ds1_hwdata [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_s3 .INIT=16'h8FFF;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_14 ),
	.I1(\u_dualportspi/ds1_hwdata [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_s3 .INIT=16'h8FFF;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_chg_r_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n471_3 ),
	.I1(\u_dualportspi/u_atcspi/mem_cmd_chg_window_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_chg_r_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_chg_r_s3 .INIT=4'hE;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n663_s5  (
	.I0(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.I1(advspimem_wb_dat_o[30]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n663_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n663_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n663_s5 .INIT=8'h8F;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n665_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spi_addr_Z [29]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n665_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n665_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n665_s5 .INIT=8'h8F;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n669_s5  (
	.I0(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.I1(advspimem_wb_dat_o[27]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n669_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n669_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n669_s5 .INIT=8'h8F;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n671_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spi_addr_Z [26]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n671_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n671_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n671_s5 .INIT=8'h8F;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n673_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [25]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n673_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n673_13 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n673_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n673_s6 .INIT=16'hF8FF;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n675_s5  (
	.I0(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.I1(advspimem_wb_dat_o[24]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n675_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n675_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n675_s5 .INIT=8'h8F;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n681_s5  (
	.I0(\u_dualportspi/u_atcspi/n681_10 ),
	.I1(advspimem_wb_dat_o[21]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n681_11 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n681_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n681_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n681_s5 .INIT=16'hF800;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n687_s7  (
	.I0(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.I1(advspimem_wb_dat_o[18]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n687_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n687_13 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n687_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n687_s7 .INIT=16'h8FFF;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n689_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n689_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n689_14 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n689_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n689_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n689_s8 .INIT=8'h7F;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n691_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n691_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n691_14 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n691_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n691_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n691_s8 .INIT=8'h7F;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n693_s6  (
	.I0(\u_dualportspi/u_atcspi/n374_2 ),
	.I1(\u_dualportspi/u_atcspi/n375_2 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n693_11 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n693_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n693_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n693_s6 .INIT=16'hFF10;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n697_s7  (
	.I0(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.I1(advspimem_wb_dat_o[13]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n697_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n697_13 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n697_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n697_s7 .INIT=16'hF8FF;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n703_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [10]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n703_15 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n703_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n703_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n703_s9 .INIT=16'h8FFF;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n709_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n709_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n709_14 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n709_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n709_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n709_s8 .INIT=8'h7F;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n711_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [6]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n711_13 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n711_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n711_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n711_s8 .INIT=16'h8FFF;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n715_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n715_17 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n715_18 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n715_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n715_s12 .INIT=16'h8FFF;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n717_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n717_17 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n717_18 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n717_19 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n717_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n717_s12 .INIT=8'h7F;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n677_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spi_addr_Z [23]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n677_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n677_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n677_s7 .INIT=8'h8F;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n679_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n679_18 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n679_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n679_14 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n679_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n679_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n679_s7 .INIT=16'h04FF;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n683_s8  (
	.I0(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.I1(advspimem_wb_dat_o[20]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n683_16 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n683_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n683_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n683_s8 .INIT=16'hF8FF;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n685_s8  (
	.I0(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.I1(advspimem_wb_dat_o[19]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n685_16 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n685_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n685_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n685_s8 .INIT=16'hF8FF;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n695_s8  (
	.I0(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.I1(advspimem_wb_dat_o[14]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n695_16 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n695_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n695_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n695_s8 .INIT=16'hF8FF;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n699_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n699_16 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n699_17 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n699_18 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n699_19 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n699_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n699_s11 .INIT=16'hBFFF;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n701_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n701_16 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n701_17 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n701_18 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n701_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n701_s11 .INIT=8'h7F;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n705_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [9]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n705_16 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n705_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n705_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n705_s11 .INIT=16'h8FFF;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n707_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n707_17 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n707_18 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n707_19 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n707_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n707_s12 .INIT=8'h7F;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n713_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [5]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n713_16 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n713_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n713_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n713_s11 .INIT=16'h8FFF;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n719_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n719_19 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n719_20 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n719_21 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n719_22 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n719_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n719_s14 .INIT=16'h7FFF;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n721_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n721_19 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n721_20 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n721_21 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n721_22 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n721_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n721_s14 .INIT=16'h7FFF;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n723_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n723_20 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n723_21 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n723_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n723_s15 .INIT=16'h8FFF;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n661_s5  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [31]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I2(advspimem_wb_dat_o[31]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n661_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n661_s5 .INIT=16'hF888;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n667_s7  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [28]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I2(advspimem_wb_dat_o[28]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n667_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n667_s7 .INIT=16'hF888;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n422_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_14 ),
	.I1(\u_dualportspi/ds1_hwdata [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n422_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n422_s2 .INIT=16'h0700;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n412_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_14 ),
	.I1(\u_dualportspi/ds1_hwdata [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n412_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n412_s2 .INIT=16'h0700;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n400_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_14 ),
	.I1(\u_dualportspi/ds1_hwdata [4]),
	.I2(\u_dualportspi/u_atcspi/spi_trans_end_int_r_16 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r [4]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n400_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n400_s2 .INIT=16'h7000;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n224_s2  (
	.I0(\u_dualportspi/u_atcspi/mem_clr_cs_r_1_9 ),
	.I1(\u_dualportspi/u_atcspi/spi_trans_end_int_r_16 ),
	.I2(\u_dualportspi/ds1_hwdata [0]),
	.I3(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n224_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n224_s2 .INIT=16'h0777;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_4 ),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [4]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_waddr_Z [2]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_s2 .INIT=4'h1;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_s1  (
	.I0(\u_dualportspi/hready_r ),
	.I1(\u_dualportspi/u_atcspi/reg_txf_full ),
	.I2(\u_dualportspi/u_atcspi/hwrite_r ),
	.I3(\u_dualportspi/u_atcspi/reg_wr_a_r ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_s1 .INIT=16'h00EF;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_wr_s1  (
	.I0(\u_dualportspi/u_atcspi/reg_waddr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [5]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_wr_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_wr_s1 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/reg_txf_wr_regclk_Z_s1  (
	.I0(\u_dualportspi/hready_r ),
	.I1(\u_dualportspi/u_atcspi/hwrite_r ),
	.I2(\u_dualportspi/u_atcspi/reg_wr_a_r ),
	.I3(\u_dualportspi/u_atcspi/reg_txf_full ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_txf_wr_regclk_Z_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_txf_wr_regclk_Z_s1 .INIT=16'h00F4;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_10 ),
	.I1(\u_dualportspi/u_atcspi/reg_txf_full ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [12]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_s4 .INIT=8'h0D;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [7]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_10 ),
	.I2(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_10 ),
	.I3(\u_dualportspi/u_atcspi/n373_2 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_s4 .INIT=16'h8EEE;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n663_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [30]),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [30]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n663_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n663_s6 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n665_s7  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [29]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I2(advspimem_wb_dat_o[29]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n665_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n665_s7 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n669_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [27]),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [27]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n669_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n669_s6 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n671_s6  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [26]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I2(advspimem_wb_dat_o[26]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n671_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n671_s6 .INIT=16'h0777;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/n673_s8  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n673_22 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n673_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n673_s8 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n673_s9  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [25]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I2(advspimem_wb_dat_o[25]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n673_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n673_s9 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n675_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [24]),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [24]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n675_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n675_s6 .INIT=16'h0777;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/n681_s6  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.F(\u_dualportspi/u_atcspi/n681_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n681_s6 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n681_s7  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [21]),
	.I1(\u_dualportspi/u_atcspi/reg_spi_addr_Z [21]),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.I3(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n681_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n681_s7 .INIT=16'h0C0A;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n681_s8  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [4]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [5]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n681_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n681_s8 .INIT=8'h10;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n687_s8  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [18]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I2(\u_dualportspi/u_atcspi/reg_txf_full ),
	.I3(\u_dualportspi/u_atcspi/wr_rd_same_13 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n687_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n687_s8 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n687_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [18]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [12]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n687_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n687_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n687_s9 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n689_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n679_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n679_13 ),
	.I2(\u_dualportspi/u_atcspi/reg_addr_len_Z [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n689_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n689_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n689_s9 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n689_s10  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [17]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I2(advspimem_wb_dat_o[17]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n689_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n689_s10 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n689_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [17]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [11]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n687_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n689_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n689_s11 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n691_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [10]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n687_16 ),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [16]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n691_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n691_s9 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n691_s10  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [16]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I2(advspimem_wb_dat_o[16]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n691_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n691_s10 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n691_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n679_18 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n679_13 ),
	.I2(\u_dualportspi/u_atcspi/reg_addr_len_Z [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n689_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n691_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n691_s11 .INIT=16'h0777;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n693_s7  (
	.I0(\u_dualportspi/u_atcspi/n373_2 ),
	.I1(\u_dualportspi/u_atcspi/wr_rd_same_13 ),
	.I2(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n693_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n693_s7 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n693_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n665_12 ),
	.I1(\u_dualportspi/u_atcspi/reg_spi_addr_Z [15]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n693_13 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n681_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n693_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n693_s8 .INIT=16'h8F00;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n697_s8  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [13]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n673_22 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n697_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n697_s8 .INIT=8'hD0;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n697_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [13]),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [13]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n697_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n697_s9 .INIT=16'h0777;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/n703_s10  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n673_22 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n703_s10 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n703_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [7]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n687_16 ),
	.I2(advspimem_wb_dat_o[10]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n703_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n703_s11 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n703_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n689_16 ),
	.I1(\u_dualportspi/u_atcspi/spi_data_len_Z [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n693_11 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n703_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n703_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n703_s12 .INIT=16'h0700;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n709_s9  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [7]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I2(advspimem_wb_dat_o[7]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n709_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n709_s9 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n709_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [7]),
	.I2(\u_dualportspi/u_atcspi/reg_opcode_Z [7]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n709_18 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n709_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n709_s10 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n709_s11  (
	.I0(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [7]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 ),
	.I2(\u_dualportspi/u_atcspi/reg_spi_format_r [5]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n689_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n709_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n709_s11 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n711_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [6]),
	.I2(\u_dualportspi/u_atcspi/reg_opcode_Z [6]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n709_18 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n711_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n711_s9 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n711_s10  (
	.I0(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.I1(advspimem_wb_dat_o[6]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n673_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n711_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n711_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n711_s10 .INIT=16'h0007;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n715_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spi_addr_Z [4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n715_19 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n715_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n715_s13 .INIT=8'h70;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n715_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n709_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_opcode_Z [4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n715_20 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n715_21 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n715_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n715_s14 .INIT=16'h7000;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n717_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [3]),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n717_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n717_s13 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n717_s14  (
	.I0(\u_dualportspi/u_atcspi/reg_opcode_Z [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n709_18 ),
	.I2(advspimem_wb_dat_o[3]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n717_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n717_s14 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n717_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n717_20 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n717_21 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n717_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n717_s15 .INIT=16'h0700;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n677_s8  (
	.I0(\u_dualportspi/u_atcspi/wr_rd_same_13 ),
	.I1(\u_dualportspi/u_atcspi/reg_txf_full ),
	.I2(advspimem_wb_dat_o[23]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n677_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n677_s8 .INIT=16'h0777;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/n679_s9  (
	.I0(\u_dualportspi/u_atcspi/reg_txf_full ),
	.I1(\u_dualportspi/u_atcspi/wr_rd_same_13 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n679_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n679_s9 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n679_s10  (
	.I0(\u_dualportspi/u_atcspi/gray_wr_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/wr_index [1]),
	.I2(\u_dualportspi/u_atcspi/gray_rd_ptr_sync2 [0]),
	.I3(\u_dualportspi/u_atcspi/n679_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n679_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n679_s10 .INIT=16'h3A5C;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n679_s11  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [22]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I2(advspimem_wb_dat_o[22]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n679_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n679_s11 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n683_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [20]),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [20]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n683_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n683_s10 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n685_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [19]),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [19]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n685_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n685_s10 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n695_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [14]),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [14]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n695_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n695_s10 .INIT=16'h0777;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/n699_s12  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n699_24 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n699_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n699_s12 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n699_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n687_16 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [9]),
	.I2(\u_dualportspi/u_atcspi/spi_data_len_Z [4]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n689_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n699_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n699_s13 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n699_s14  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [12]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I2(advspimem_wb_dat_o[12]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n699_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n699_s14 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n699_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [12]),
	.I2(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [12]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n699_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n699_s15 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n701_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [11]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [8]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n687_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n701_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n701_s12 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n701_s13  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [11]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I2(advspimem_wb_dat_o[11]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n701_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n701_s13 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n701_s14  (
	.I0(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [11]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 ),
	.I2(\u_dualportspi/u_atcspi/spi_data_len_Z [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n689_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n701_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n701_s14 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n705_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n687_16 ),
	.I2(advspimem_wb_dat_o[9]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n705_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n705_s12 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n705_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n689_16 ),
	.I1(\u_dualportspi/u_atcspi/spi_data_len_Z [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n705_18 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n705_19 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n705_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n705_s13 .INIT=16'h0700;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n707_s13  (
	.I0(\u_dualportspi/u_atcspi/wr_rd_same_13 ),
	.I1(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_10 ),
	.I2(\u_dualportspi/u_atcspi/n375_2 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n707_20 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n707_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n707_s13 .INIT=16'h7F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n707_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [8]),
	.I2(\u_dualportspi/u_atcspi/mem_cmd_chg_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n707_21 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n707_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n707_s14 .INIT=16'h0777;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n707_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n689_16 ),
	.I1(\u_dualportspi/u_atcspi/spi_data_len_Z [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n707_22 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n707_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n707_s15 .INIT=8'h70;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n713_s12  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I2(advspimem_wb_dat_o[5]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n713_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n713_s12 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n713_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [5]),
	.I2(\u_dualportspi/u_atcspi/reg_opcode_Z [5]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n709_18 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n713_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n713_s13 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n719_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n687_16 ),
	.I1(\u_dualportspi/u_atcspi/txf_clr_level_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n719_26 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n719_24 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n719_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n719_s15 .INIT=16'h0700;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n719_s16  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n707_21 ),
	.I2(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n719_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n719_s16 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n719_s17  (
	.I0(\u_dualportspi/u_atcspi/reg_opcode_Z [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n709_18 ),
	.I2(advspimem_wb_dat_o[2]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n719_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n719_s17 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n719_s18  (
	.I0(\u_dualportspi/u_atcspi/wr_rd_same_11 ),
	.I1(\u_dualportspi/u_atcspi/n681_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n673_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n719_22 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n719_s18 .INIT=16'h007F;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n721_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spi_addr_Z [1]),
	.I2(\u_dualportspi/u_atcspi/spi_mode_Z [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n689_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n721_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n721_s15 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n721_s16  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [1]),
	.I2(\u_dualportspi/u_atcspi/reg_opcode_Z [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n709_18 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n721_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n721_s16 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n721_s17  (
	.I0(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n703_14 ),
	.I2(advspimem_wb_dat_o[1]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n721_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n721_s17 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n721_s18  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n707_21 ),
	.I2(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n687_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n721_22 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n721_s18 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n723_s16  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n707_21 ),
	.I2(\u_dualportspi/u_atcspi/spi_mode_Z [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n689_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n723_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n723_s16 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n723_s17  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n723_22 ),
	.I1(\u_dualportspi/u_atcspi/wr_rd_same_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n723_23 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n723_24 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n723_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n723_s17 .INIT=16'hB000;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [11]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n679_14 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [10]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n679_18 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_s5 .INIT=16'hB2BB;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [6]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [5]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_s5 .INIT=16'h00F4;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/n665_s8  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n665_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n665_s8 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/n673_s10  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n673_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n673_s10 .INIT=4'h1;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n689_s12  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n673_20 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n689_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n689_s12 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n693_s9  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [15]),
	.I1(advspimem_wb_dat_o[15]),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.I3(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n693_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n693_s9 .INIT=16'h3FF5;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n703_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [10]),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [10]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n703_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n703_s13 .INIT=16'h0777;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/n711_s11  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n711_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n711_s11 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n715_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [4]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n687_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n715_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n715_s15 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n715_s16  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n699_24 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n715_24 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n715_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n715_s16 .INIT=16'h001F;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n715_s17  (
	.I0(\u_dualportspi/u_atcspi/spi_3line_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n689_16 ),
	.I2(advspimem_wb_dat_o[4]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n715_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n715_s17 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n717_s16  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n665_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n717_22 ),
	.I3(\u_dualportspi/u_atcspi/wr_rd_same_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n717_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n717_s16 .INIT=16'h8F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n717_s17  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n707_21 ),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n689_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n717_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n717_s17 .INIT=16'h0777;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/n679_s12  (
	.I0(\u_dualportspi/u_atcspi/gray_rd_ptr_sync2 [2]),
	.I1(\u_dualportspi/u_atcspi/gray_rd_ptr_sync2 [1]),
	.F(\u_dualportspi/u_atcspi/n679_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n679_s12 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_reg/n705_s14  (
	.I0(\u_dualportspi/u_atcspi/wr_rd_same_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n705_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n705_s14 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n705_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [9]),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [9]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n705_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n705_s15 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n707_s16  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n687_16 ),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [8]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n707_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n707_s16 .INIT=16'h0777;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n707_s17  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [4]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n673_20 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n707_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n707_s17 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n707_s18  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [8]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I2(advspimem_wb_dat_o[8]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n707_22 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n707_s18 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n719_s20  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [2]),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n719_24 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n719_s20 .INIT=16'h0777;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n723_s18  (
	.I0(\u_dualportspi/u_atcspi/mem_clr_cs_r_1_9 ),
	.I1(\u_dualportspi/u_atcspi/reg_req_r ),
	.I2(\u_dualportspi/u_atcspi/n17_13 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n723_22 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n723_s18 .INIT=8'h07;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n723_s19  (
	.I0(\u_dualportspi/u_atcspi/reg_opcode_Z [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/n709_18 ),
	.I2(advspimem_wb_dat_o[0]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n723_23 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n723_s19 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n723_s20  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 ),
	.I1(\u_dualportspi/u_atcspi/reg_spi_addr_Z [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/n699_16 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n723_25 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n723_24 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n723_s20 .INIT=16'h0700;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [6]),
	.I1(\u_dualportspi/u_atcspi/n375_2 ),
	.I2(\u_dualportspi/u_atcspi/n374_2 ),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_s7 .INIT=16'hD400;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n717_s18  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r ),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.I3(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n717_22 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n717_s18 .INIT=16'h3FF5;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n723_s21  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [0]),
	.I2(\u_dualportspi/u_atcspi/spi_reset_sysclk_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n687_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n723_25 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n723_s21 .INIT=16'h0777;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n679_s13  (
	.I0(\u_dualportspi/u_atcspi/gray_rd_ptr_sync2 [0]),
	.I1(\u_dualportspi/u_atcspi/bin_wr_ptr [0]),
	.I2(\u_dualportspi/u_atcspi/gray_rd_ptr_sync2 [2]),
	.I3(\u_dualportspi/u_atcspi/gray_rd_ptr_sync2 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n679_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n679_s13 .INIT=16'h6996;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_wr_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr_4 ),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [2]),
	.I2(\u_dualportspi/u_atcspi/reg_waddr_Z [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_wr_4 ),
	.F(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_wr_s2 .INIT=16'h0200;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/reg_txf_wr_regclk_Z_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_waddr_Z [2]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [3]),
	.I2(\u_dualportspi/u_atcspi/reg_waddr_Z [6]),
	.I3(\u_dualportspi/u_atcspi/reg_waddr_Z [5]),
	.F(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_txf_wr_regclk_Z_s2 .INIT=16'h0800;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_waddr_Z [2]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [3]),
	.I2(\u_dualportspi/u_atcspi/reg_waddr_Z [6]),
	.I3(\u_dualportspi/u_atcspi/reg_waddr_Z [5]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr_s2 .INIT=16'h0400;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_s3  (
	.I0(\u_dualportspi/u_atcspi/reg_waddr_Z [3]),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [4]),
	.I2(\u_dualportspi/u_atcspi/reg_waddr_Z [6]),
	.I3(\u_dualportspi/u_atcspi/reg_waddr_Z [5]),
	.F(\u_dualportspi/u_atcspi/reg_reg_tra_ctrl_wr_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_s3 .INIT=16'h0100;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_4 ),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [4]),
	.I2(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_s7 .INIT=8'h40;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_wr_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_4 ),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_wr )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_wr_s1 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n709_s13  (
	.I0(\u_dualportspi/u_atcspi/wr_rd_same_8 ),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [4]),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I3(\u_dualportspi/u_atcspi/reg_raddr_Z [5]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n709_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n709_s13 .INIT=16'h0200;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n673_s13  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [4]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [5]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n673_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n673_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n673_s13 .INIT=16'h1000;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n665_s9  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [4]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [5]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n665_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n665_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n665_s9 .INIT=16'h1000;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_s8  (
	.I0(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r ),
	.I1(\u_dualportspi/u_atcspi/a_level_sync2b_syn3_r ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/spi_trans_end_int_r_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_s8 .INIT=16'h0006;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_wr_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_4 ),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [2]),
	.I2(\u_dualportspi/u_atcspi/reg_reg_tra_ctrl_wr_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_wr )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_wr_s1 .INIT=8'h40;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n673_s14  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [5]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n673_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n673_s14 .INIT=8'h01;
LUT3 \u_dualportspi/u_atcspi/u_spi_reg/n687_s11  (
	.I0(\u_dualportspi/u_atcspi/wr_rd_same_11 ),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n687_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n687_s11 .INIT=8'h02;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n695_s11  (
	.I0(\u_dualportspi/u_atcspi/rxf_empty ),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/wr_rd_same_13 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n695_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n695_s11 .INIT=16'hFE00;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_s8  (
	.I0(\u_dualportspi/u_atcspi/n374_2 ),
	.I1(\u_dualportspi/u_atcspi/rxf_empty ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_s8 .INIT=16'h0002;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n673_s15  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [4]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [5]),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.I3(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n673_22 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n673_s15 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n699_s18  (
	.I0(\u_dualportspi/u_atcspi/reg_raddr_Z [5]),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [4]),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.I3(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n699_24 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n699_s18 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/reg_req_r_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr_4 ),
	.I1(\u_dualportspi/u_atcspi/reg_waddr_Z [2]),
	.I2(\u_dualportspi/u_atcspi/reg_reg_tra_ctrl_wr_7 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/n224_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/reg_req_r_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_req_r_s4 .INIT=16'h40FF;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n683_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [14]),
	.I1(\u_dualportspi/u_atcspi/wr_rd_same_11 ),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.I3(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n683_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n683_s11 .INIT=16'h0008;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n685_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [13]),
	.I1(\u_dualportspi/u_atcspi/wr_rd_same_11 ),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.I3(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n685_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n685_s11 .INIT=16'h0008;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n91_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_mode_Z [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/spi_rstn_d2_r ),
	.I2(\u_dualportspi/ds1_hwdata [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr ),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n91_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n91_s3 .INIT=16'h3022;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n92_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/spi_rstn_d2_r ),
	.I1(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr ),
	.I2(\u_dualportspi/u_atcspi/spi_mode_Z [0]),
	.I3(\u_dualportspi/ds1_hwdata [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n92_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n92_s3 .INIT=16'h5410;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/reg_txf_clr_regclk_Z_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_clr_level_Z ),
	.I1(\u_dualportspi/ds1_hwdata [2]),
	.I2(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.I3(\u_dualportspi/u_atcspi/txf_clr_ack ),
	.F(\u_dualportspi/u_atcspi/reg_txf_clr_regclk_Z_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_txf_clr_regclk_Z_s1 .INIT=16'hC0EA;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n715_s19  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r [4]),
	.I1(\u_dualportspi/u_atcspi/wr_rd_same_11 ),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.I3(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n715_24 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n715_s19 .INIT=16'h0800;
LUT4 \u_dualportspi/u_atcspi/u_spi_reg/n719_s21  (
	.I0(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r [2]),
	.I1(\u_dualportspi/u_atcspi/wr_rd_same_11 ),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [2]),
	.I3(\u_dualportspi/u_atcspi/reg_raddr_Z [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_reg/n719_26 )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/n719_s21 .INIT=16'h0800;
DFFP \u_dualportspi/u_atcspi/u_spi_reg/spi_rstn_d2_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/spi_rstn_d1_r ),
	.CLK(clk_in),
	.PRESET(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/spi_rstn_d2_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/spi_rstn_d2_r_s0 .INIT=1'b1;
DFFPE \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_12_s0  (
	.D(\u_dualportspi/ds1_hwdata [17]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr ),
	.PRESET(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_addr_len_Z [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_12_s0 .INIT=1'b1;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_11_s0  (
	.D(\u_dualportspi/ds1_hwdata [16]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_addr_len_Z [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_11_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_10_s0  (
	.D(\u_dualportspi/ds1_hwdata [12]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_data_len_Z [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_10_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_9_s0  (
	.D(\u_dualportspi/ds1_hwdata [11]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_data_len_Z [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_9_s0 .INIT=1'b0;
DFFPE \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_8_s0  (
	.D(\u_dualportspi/ds1_hwdata [10]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr ),
	.PRESET(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_data_len_Z [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_8_s0 .INIT=1'b1;
DFFPE \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_7_s0  (
	.D(\u_dualportspi/ds1_hwdata [9]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr ),
	.PRESET(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_data_len_Z [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_7_s0 .INIT=1'b1;
DFFPE \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_6_s0  (
	.D(\u_dualportspi/ds1_hwdata [8]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr ),
	.PRESET(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_data_len_Z [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_6_s0 .INIT=1'b1;
DFFPE \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_5_s0  (
	.D(\u_dualportspi/ds1_hwdata [7]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr ),
	.PRESET(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_format_r [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_5_s0 .INIT=1'b1;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_4_s0  (
	.D(\u_dualportspi/ds1_hwdata [4]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_3line_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_4_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_3_s0  (
	.D(\u_dualportspi/ds1_hwdata [3]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_lsb_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spi_format_r_3_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_30_s0  (
	.D(\u_dualportspi/ds1_hwdata [30]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [30])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_30_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_29_s0  (
	.D(\u_dualportspi/ds1_hwdata [29]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [29])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_29_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_27_s0  (
	.D(\u_dualportspi/ds1_hwdata [27]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [27])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_27_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_26_s0  (
	.D(\u_dualportspi/ds1_hwdata [26]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [26])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_26_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_25_s0  (
	.D(\u_dualportspi/ds1_hwdata [25]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [25])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_25_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_24_s0  (
	.D(\u_dualportspi/ds1_hwdata [24]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [24])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_24_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_21_s0  (
	.D(\u_dualportspi/ds1_hwdata [21]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [21])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_21_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_20_s0  (
	.D(\u_dualportspi/ds1_hwdata [20]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [20])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_20_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_19_s0  (
	.D(\u_dualportspi/ds1_hwdata [19]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [19])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_19_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_18_s0  (
	.D(\u_dualportspi/ds1_hwdata [18]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [18])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_18_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_17_s0  (
	.D(\u_dualportspi/ds1_hwdata [17]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [17])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_17_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_16_s0  (
	.D(\u_dualportspi/ds1_hwdata [16]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [16])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_16_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_15_s0  (
	.D(\u_dualportspi/ds1_hwdata [15]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [15])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_15_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_14_s0  (
	.D(\u_dualportspi/ds1_hwdata [14]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [14])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_14_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_13_s0  (
	.D(\u_dualportspi/ds1_hwdata [13]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [13])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_13_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_12_s0  (
	.D(\u_dualportspi/ds1_hwdata [12]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [12])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_12_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_11_s0  (
	.D(\u_dualportspi/ds1_hwdata [11]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [11])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_11_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_10_s0  (
	.D(\u_dualportspi/ds1_hwdata [10]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [10])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_10_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_9_s0  (
	.D(\u_dualportspi/ds1_hwdata [9]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [9])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_9_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_8_s0  (
	.D(\u_dualportspi/ds1_hwdata [8]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_8_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_7_s0  (
	.D(\u_dualportspi/ds1_hwdata [7]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_7_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_6_s0  (
	.D(\u_dualportspi/ds1_hwdata [6]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_6_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_5_s0  (
	.D(\u_dualportspi/ds1_hwdata [5]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_5_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_4_s0  (
	.D(\u_dualportspi/ds1_hwdata [4]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_4_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_3_s0  (
	.D(\u_dualportspi/ds1_hwdata [3]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_3_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_2_s0  (
	.D(\u_dualportspi/ds1_hwdata [2]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_2_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_1_s0  (
	.D(\u_dualportspi/ds1_hwdata [1]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_1_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_0_s0  (
	.D(\u_dualportspi/ds1_hwdata [0]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_tra_ctrl_r_0_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_7_s0  (
	.D(\u_dualportspi/ds1_hwdata [7]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_opcode_Z [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_7_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_6_s0  (
	.D(\u_dualportspi/ds1_hwdata [6]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_opcode_Z [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_6_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_5_s0  (
	.D(\u_dualportspi/ds1_hwdata [5]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_opcode_Z [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_5_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_4_s0  (
	.D(\u_dualportspi/ds1_hwdata [4]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_opcode_Z [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_4_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_3_s0  (
	.D(\u_dualportspi/ds1_hwdata [3]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_opcode_Z [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_3_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_2_s0  (
	.D(\u_dualportspi/ds1_hwdata [2]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_opcode_Z [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_2_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_1_s0  (
	.D(\u_dualportspi/ds1_hwdata [1]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_opcode_Z [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_1_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_0_s0  (
	.D(\u_dualportspi/ds1_hwdata [0]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_opcode_Z [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_cmd_r_0_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_31_s0  (
	.D(\u_dualportspi/ds1_hwdata [31]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [31])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_31_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_30_s0  (
	.D(\u_dualportspi/ds1_hwdata [30]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [30])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_30_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_29_s0  (
	.D(\u_dualportspi/ds1_hwdata [29]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [29])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_29_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_28_s0  (
	.D(\u_dualportspi/ds1_hwdata [28]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [28])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_28_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_27_s0  (
	.D(\u_dualportspi/ds1_hwdata [27]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [27])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_27_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_26_s0  (
	.D(\u_dualportspi/ds1_hwdata [26]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [26])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_26_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_25_s0  (
	.D(\u_dualportspi/ds1_hwdata [25]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [25])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_25_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_24_s0  (
	.D(\u_dualportspi/ds1_hwdata [24]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [24])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_24_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_23_s0  (
	.D(\u_dualportspi/ds1_hwdata [23]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [23])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_23_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_22_s0  (
	.D(\u_dualportspi/ds1_hwdata [22]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [22])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_22_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_21_s0  (
	.D(\u_dualportspi/ds1_hwdata [21]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [21])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_21_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_20_s0  (
	.D(\u_dualportspi/ds1_hwdata [20]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [20])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_20_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_19_s0  (
	.D(\u_dualportspi/ds1_hwdata [19]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [19])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_19_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_18_s0  (
	.D(\u_dualportspi/ds1_hwdata [18]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [18])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_18_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_17_s0  (
	.D(\u_dualportspi/ds1_hwdata [17]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [17])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_17_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_16_s0  (
	.D(\u_dualportspi/ds1_hwdata [16]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [16])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_16_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_15_s0  (
	.D(\u_dualportspi/ds1_hwdata [15]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [15])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_15_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_14_s0  (
	.D(\u_dualportspi/ds1_hwdata [14]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [14])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_14_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_13_s0  (
	.D(\u_dualportspi/ds1_hwdata [13]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [13])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_13_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_12_s0  (
	.D(\u_dualportspi/ds1_hwdata [12]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [12])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_12_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_11_s0  (
	.D(\u_dualportspi/ds1_hwdata [11]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [11])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_11_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_10_s0  (
	.D(\u_dualportspi/ds1_hwdata [10]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [10])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_10_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_9_s0  (
	.D(\u_dualportspi/ds1_hwdata [9]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [9])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_9_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_8_s0  (
	.D(\u_dualportspi/ds1_hwdata [8]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_8_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_7_s0  (
	.D(\u_dualportspi/ds1_hwdata [7]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_7_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_6_s0  (
	.D(\u_dualportspi/ds1_hwdata [6]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_6_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_5_s0  (
	.D(\u_dualportspi/ds1_hwdata [5]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_5_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_4_s0  (
	.D(\u_dualportspi/ds1_hwdata [4]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_4_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_3_s0  (
	.D(\u_dualportspi/ds1_hwdata [3]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_3_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_2_s0  (
	.D(\u_dualportspi/ds1_hwdata [2]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_2_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_1_s0  (
	.D(\u_dualportspi/ds1_hwdata [1]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_1_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_0_s0  (
	.D(\u_dualportspi/ds1_hwdata [0]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spi_addr_Z [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_addr_r_0_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_14_s0  (
	.D(\u_dualportspi/ds1_hwdata [20]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [14])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_14_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_13_s0  (
	.D(\u_dualportspi/ds1_hwdata [19]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [13])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_13_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_12_s0  (
	.D(\u_dualportspi/ds1_hwdata [18]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [12])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_12_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_11_s0  (
	.D(\u_dualportspi/ds1_hwdata [17]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [11])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_11_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_10_s0  (
	.D(\u_dualportspi/ds1_hwdata [16]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [10])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_10_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_9_s0  (
	.D(\u_dualportspi/ds1_hwdata [12]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [9])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_9_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_8_s0  (
	.D(\u_dualportspi/ds1_hwdata [11]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_8_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_7_s0  (
	.D(\u_dualportspi/ds1_hwdata [10]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_7_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_6_s0  (
	.D(\u_dualportspi/ds1_hwdata [9]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_6_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_5_s0  (
	.D(\u_dualportspi/ds1_hwdata [8]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_5_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_4_s0  (
	.D(\u_dualportspi/ds1_hwdata [4]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_4_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_3_s0  (
	.D(\u_dualportspi/ds1_hwdata [3]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_reg_ctrl_r_3_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r_4_s0  (
	.D(\u_dualportspi/ds1_hwdata [4]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r_4_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r_3_s0  (
	.D(\u_dualportspi/ds1_hwdata [3]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r_3_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r_2_s0  (
	.D(\u_dualportspi/ds1_hwdata [2]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_int_en_r_2_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_13_s0  (
	.D(\u_dualportspi/ds1_hwdata [13]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [13])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_13_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_12_s0  (
	.D(\u_dualportspi/ds1_hwdata [12]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [12])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_12_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_11_s0  (
	.D(\u_dualportspi/ds1_hwdata [11]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [11])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_11_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_10_s0  (
	.D(\u_dualportspi/ds1_hwdata [10]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [10])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_10_s0 .INIT=1'b0;
DFFPE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_9_s0  (
	.D(\u_dualportspi/ds1_hwdata [9]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.PRESET(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [9])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_9_s0 .INIT=1'b1;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_8_s0  (
	.D(\u_dualportspi/ds1_hwdata [8]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_8_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_7_s0  (
	.D(\u_dualportspi/ds1_hwdata [7]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_7_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_6_s0  (
	.D(\u_dualportspi/ds1_hwdata [6]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_6_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_5_s0  (
	.D(\u_dualportspi/ds1_hwdata [5]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_5_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_4_s0  (
	.D(\u_dualportspi/ds1_hwdata [4]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_4_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_3_s0  (
	.D(\u_dualportspi/ds1_hwdata [3]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_3_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_2_s0  (
	.D(\u_dualportspi/ds1_hwdata [2]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_2_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_1_s0  (
	.D(\u_dualportspi/ds1_hwdata [1]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_1_s0 .INIT=1'b0;
DFFPE \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_0_s0  (
	.D(\u_dualportspi/ds1_hwdata [0]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_spi_interface_wr ),
	.PRESET(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_spiif_timing_r_0_s0 .INIT=1'b1;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r_3_s0  (
	.D(\u_dualportspi/ds1_hwdata [3]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_spi_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r_3_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r_2_s0  (
	.D(\u_dualportspi/ds1_hwdata [2]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_spi_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r_2_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r_1_s0  (
	.D(\u_dualportspi/ds1_hwdata [1]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_spi_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r_1_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r_0_s0  (
	.D(\u_dualportspi/ds1_hwdata [0]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_spi_wr ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r_0_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/mem_cmd_r_3_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r [3]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/mem_cmd_chg_window_Z ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/mem_cmd_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/mem_cmd_r_3_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/mem_cmd_r_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r [2]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/mem_cmd_chg_window_Z ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/mem_cmd_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/mem_cmd_r_2_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/mem_cmd_r_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r [1]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/mem_cmd_chg_window_Z ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/mem_cmd_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/mem_cmd_r_1_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/mem_cmd_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_r [0]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/mem_cmd_chg_window_Z ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/mem_cmd_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/mem_cmd_r_0_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_31_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n661_10 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[31])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_31_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_30_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n663_9 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[30])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_30_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_29_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n665_9 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[29])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_29_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_28_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n667_12 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[28])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_28_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_27_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n669_9 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[27])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_27_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_26_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n671_9 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[26])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_26_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_25_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n673_10 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[25])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_25_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_24_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n675_9 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[24])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_24_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_23_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n677_11 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[23])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_23_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_22_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n679_11 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[22])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_22_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_21_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n681_9 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[21])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_21_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_20_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n683_12 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[20])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_20_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_19_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n685_12 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[19])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_19_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_18_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n687_11 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[18])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_18_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_17_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n689_12 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[17])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_17_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_16_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n691_12 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[16])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_16_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_15_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n693_10 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[15])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_15_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_14_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n695_12 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[14])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_14_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_13_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n697_11 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[13])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_13_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_12_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n699_15 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[12])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_12_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_11_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n701_15 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[11])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_11_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_10_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n703_13 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[10])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_10_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_9_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n705_15 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[9])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_9_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_8_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n707_16 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[8])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_8_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_7_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n709_12 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[7])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_7_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_6_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n711_12 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[6])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_6_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_5_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n713_15 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[5])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_5_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_4_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n715_16 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[4])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_4_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_3_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n717_16 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[3])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_3_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n719_18 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[2])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_2_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n721_18 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[1])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_1_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n723_19 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.CLEAR(n519_5),
	.Q(advspireg_wb_dat_o[0])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_rdata_r_0_s0 .INIT=1'b0;
DFFP \u_dualportspi/u_atcspi/u_spi_reg/spi_rstn_d1_r_s0  (
	.D(GND),
	.CLK(clk_in),
	.PRESET(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/spi_rstn_d1_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/spi_rstn_d1_r_s0 .INIT=1'b1;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_req_r_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n224_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_req_r_10 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_req_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_req_r_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n400_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/spi_trans_end_int_r_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n412_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/txf_thres_int_r_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n422_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/rxf_thres_int_r_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_chg_r_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n471_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_chg_r_6 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/mem_cmd_chg_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/reg_mem_cmd_chg_r_s1 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_reg/spi_mode_r_1_s4  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n91_8 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_mode_Z [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/spi_mode_r_1_s4 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_reg/spi_mode_r_0_s3  (
	.D(\u_dualportspi/u_atcspi/u_spi_reg/n92_8 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_mode_Z [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_reg/spi_mode_r_0_s3 .INIT=1'b0;
LUT2 \u_dualportspi/u_atcspi/u_spi_arbiter/n72_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/n72_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n72_s0 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_Z_s  (
	.I0(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_10 ),
	.I1(\u_dualportspi/u_atcspi/reg_rd_a_Z ),
	.I2(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 ),
	.I3(\u_dualportspi/arb_rxf_rd_Z_5 ),
	.F(\u_dualportspi/u_atcspi/arb_rxf_rd_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_Z_s .INIT=16'hFF80;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_s  (
	.I0(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.I1(\u_dualportspi/ds1_hwdata [1]),
	.I2(\u_dualportspi/u_atcspi/arb_rxf_clr_Z_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_9 ),
	.F(\u_dualportspi/u_atcspi/arb_rxf_clr_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_s .INIT=16'hFFF8;
LUT2 \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sysclk_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s1 .INIT=4'h1;
LUT2 \u_dualportspi/u_atcspi/u_spi_arbiter/n62_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sysclk_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n62_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n62_s1 .INIT=4'h1;
LUT2 \u_dualportspi/u_atcspi/u_spi_arbiter/n61_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sysclk_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_arbiter/n61_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n61_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n61_s1 .INIT=4'h1;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s1  (
	.I0(\u_dualportspi/u_atcspi/n92_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_8 ),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s1 .INIT=16'hB0BB;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_trans_end_int_r_16 ),
	.I1(\u_dualportspi/u_atcspi/mem_clr_cs_r_1_9 ),
	.I2(\u_dualportspi/u_atcspi/reg_req_r ),
	.F(\u_dualportspi/u_atcspi/n92_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s2 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_Z_s2  (
	.I0(\u_dualportspi/u_atcspi/ahb_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/rxf_empty ),
	.I2(\u_dualportspi/u_atcspi/ahb_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_12 ),
	.F(\u_dualportspi/arb_rxf_rd_Z_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_Z_s2 .INIT=16'h1000;
LUT2 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_s0  (
	.I0(\u_dualportspi/u_atcspi/mem_intf_idle_clr_regclk ),
	.I1(\u_dualportspi/u_atcspi/arb_mem_idle_regclk ),
	.F(\u_dualportspi/u_atcspi/arb_rxf_clr_Z_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_s0 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_13 ),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_8 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s2 .INIT=16'h0007;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n61_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_arbiter/n61_7 ),
	.I2(\u_dualportspi/u_atcspi/arb_busy_sysclk ),
	.I3(\u_dualportspi/u_atcspi/u_spi_arbiter/n61_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n61_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n61_s2 .INIT=16'hB0BB;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s4  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s4 .INIT=16'h4000;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s5  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_15 ),
	.I2(\u_dualportspi/u_atcspi/arb_busy_sysclk ),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s5 .INIT=16'h0305;
LUT2 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_s2  (
	.I0(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r ),
	.I1(\u_dualportspi/u_atcspi/a_level_sync2b_syn3_r ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_s2 .INIT=4'h6;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s4  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s4 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s5  (
	.I0(\u_dualportspi/u_atcspi/arb_busy_sysclk ),
	.I1(\u_dualportspi/u_atcspi/n92_5 ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s5 .INIT=16'hF400;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n61_s3  (
	.I0(\u_dualportspi/u_atcspi/reg_req_r ),
	.I1(\u_dualportspi/u_atcspi/mem_clr_cs_r_1_9 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_arbiter/n61_11 ),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n61_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n61_s3 .INIT=16'h7F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n61_s4  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_9 ),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n61_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n61_s4 .INIT=16'hC0B2;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s6  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/mem_cmd_chg_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s6 .INIT=8'h0E;
LUT2 \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s7  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s7 .INIT=4'h1;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s6  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_5 ),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s6 .INIT=16'hEE0F;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s7  (
	.I0(\u_dualportspi/u_atcspi/arb_busy_sysclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_9 ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s7 .INIT=16'h0BB0;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/mem_cmd_chg_window_Z_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_4 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_arbiter/n61_6 ),
	.I3(\u_dualportspi/u_atcspi/arb_busy_sysclk ),
	.F(\u_dualportspi/u_atcspi/mem_cmd_chg_window_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/mem_cmd_chg_window_Z_s0 .INIT=16'h00EF;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_4 ),
	.I1(\u_dualportspi/u_atcspi/n92_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_arbiter/n61_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s9 .INIT=16'h0D00;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s10  (
	.I0(\u_dualportspi/u_atcspi/n92_5 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/mem_cmd_chg_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s10 .INIT=16'h5501;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/n61_s6  (
	.I0(\u_dualportspi/u_atcspi/arb_busy_sysclk ),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n61_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n61_s6 .INIT=8'h54;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s8  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_15 ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n63_s8 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_Z_s4  (
	.I0(\u_dualportspi/u_atcspi/n681_10 ),
	.I1(\u_dualportspi/u_atcspi/reg_raddr_Z [4]),
	.I2(\u_dualportspi/u_atcspi/reg_raddr_Z [6]),
	.I3(\u_dualportspi/u_atcspi/reg_raddr_Z [5]),
	.F(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_Z_s4 .INIT=16'h0200;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_Z_s5  (
	.I0(\u_dualportspi/u_atcspi/rxf_empty ),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_Z_s5 .INIT=8'h01;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_s4  (
	.I0(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r ),
	.I1(\u_dualportspi/u_atcspi/a_level_sync2b_syn3_r ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_clr_Z_s4 .INIT=16'h0600;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_Z_s6  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/arb_rxf_rd_Z_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_Z_s6 .INIT=16'h0400;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_0_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [0]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_0_s0 .INIT=8'hBA;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_1_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [1]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_1_s0 .INIT=8'hBA;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_12_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [12]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [12])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_12_s0 .INIT=8'hBA;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_13_s0  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [13]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [13])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_13_s0 .INIT=8'hBA;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_2_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [2]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_2_s0 .INIT=8'hB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_3_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [3]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_3_s0 .INIT=8'hB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_4_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [4]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_4_s0 .INIT=8'hB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_5_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [5]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_5_s0 .INIT=8'hB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_6_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [6]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_6_s0 .INIT=8'hB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_7_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [7]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_7_s0 .INIT=8'hB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_8_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [8]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_8_s0 .INIT=8'hB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_14_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [14]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [14])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_14_s0 .INIT=8'hB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_15_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [15]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [15])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_15_s0 .INIT=8'hB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_16_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [16]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [16])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_16_s0 .INIT=8'hB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_17_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [17]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [17])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_17_s0 .INIT=8'hB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_18_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [18]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [18])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_18_s0 .INIT=8'hB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_19_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [19]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [19])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_19_s0 .INIT=8'hB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_20_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [20]),
	.F(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [20])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_trans_ctrl_Z_20_s0 .INIT=8'hB0;
DFFC \u_dualportspi/u_atcspi/u_spi_arbiter/arb_cs_r_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_arbiter/n62_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/arb_cs_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_cs_r_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_arbiter/arb_cs_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_arbiter/n63_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/arb_cs_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_cs_r_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_arbiter/arb_req_sysclk_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_13 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/arb_req_sysclk_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_req_sysclk_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_arbiter/arb_cs_r_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_arbiter/n61_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/arb_cs_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_cs_r_2_s0 .INIT=1'b0;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s16  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s16 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s17  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [8]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [12]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s17 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s18  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [16]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [20]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s18 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s19  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [24]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [28]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s19 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s16  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [5]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s16 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s17  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [9]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [13]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s17 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s18  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [17]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [21]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s18 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s19  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [25]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [29]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s19 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s16  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [6]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s16 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s17  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [10]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [14]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s17 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s18  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [18]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [22]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s18 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s19  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [26]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [30]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s19 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s16  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [7]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s16 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s17  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [11]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [15]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s17 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s18  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [19]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [23]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s18 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s19  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [27]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [31]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s19 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s108  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_68 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s108 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s109  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_69 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s109 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s110  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [5]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_70 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s110 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s111  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [7]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_71 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s111 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s112  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [8]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [9]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_72 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s112 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s113  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [10]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [11]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_73 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s113 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s114  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [12]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [13]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_74 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s114 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s115  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [14]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [15]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_75 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s115 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s116  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [16]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [17]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_76 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s116 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s117  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [18]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [19]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_77 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s117 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s118  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [20]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [21]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_78 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s118 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s119  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [22]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [23]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_79 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s119 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s120  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [24]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [25]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_80 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s120 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s121  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [26]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [27]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_81 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s121 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s122  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [28]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [29]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_82 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s122 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s123  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [30]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [31]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_83 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s123 .INIT=8'hCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_Z_s  (
	.I0(\u_dualportspi/u_atcspi/ctrl_ns [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_Z_3 ),
	.F(\u_dualportspi/u_atcspi/txf_rd_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_Z_s .INIT=16'h1400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n840_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n840_7 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n840_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n840_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n840_s0 .INIT=16'hF888;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n841_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_4 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n841_s0 .INIT=8'hFE;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n842_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n842_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n842_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n842_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n842_s0 .INIT=8'hFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n843_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n843_7 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n843_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n843_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n843_s0 .INIT=16'hF888;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n844_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n844_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n844_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n844_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n844_s0 .INIT=8'hFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n845_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n845_7 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n845_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n845_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n845_s0 .INIT=16'hF888;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n846_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n846_7 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n846_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n846_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n846_s0 .INIT=16'hF888;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n847_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n847_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n847_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n847_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n847_s0 .INIT=8'hFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n848_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n848_7 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n848_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n848_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n848_s0 .INIT=16'hF888;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n849_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n849_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n849_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n849_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n849_s0 .INIT=8'hFE;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n850_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n850_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n850_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n850_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n850_s0 .INIT=8'hFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n851_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n851_7 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n851_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n851_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n851_s0 .INIT=16'hF888;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n852_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n852_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n852_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n852_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n852_s0 .INIT=8'hFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n853_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n853_7 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n853_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n853_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n853_s0 .INIT=16'hF888;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n854_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n854_7 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n854_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n854_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n854_s0 .INIT=16'hF888;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n855_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n855_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n855_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n855_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n855_s0 .INIT=8'hFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n856_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n856_7 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n856_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n856_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n856_s0 .INIT=16'hF888;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n857_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n857_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n857_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n857_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n857_s0 .INIT=8'hFE;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n858_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n858_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n858_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n858_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n858_s0 .INIT=8'hFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n859_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n859_7 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n859_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n859_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n859_s0 .INIT=16'hF888;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n860_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n860_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n860_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n860_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n860_s0 .INIT=8'hFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n861_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n861_7 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n861_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n861_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n861_s0 .INIT=16'hF888;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n862_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n862_7 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n862_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n862_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n862_s0 .INIT=16'hF888;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n863_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n863_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n863_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n863_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n863_s0 .INIT=8'hFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n864_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n864_10 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n864_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n864_8 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n864_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n864_s0 .INIT=16'hF0EE;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s0 .INIT=8'hF1;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n866_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n866_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n866_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n866_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n866_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n866_s0 .INIT=8'hF1;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n867_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n867_4 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n867_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n867_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n867_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n867_s0 .INIT=8'hFE;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_4 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s0 .INIT=8'hF1;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n869_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_4 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n869_s0 .INIT=8'hFE;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n870_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n870_8 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n870_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n870_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n870_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n870_s0 .INIT=8'hFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n871_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_4 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n871_s0 .INIT=16'hFF0B;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr_4_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n942_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [4]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr_4_s1 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr_3_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n943_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr_3_s0 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr_2_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n944_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr_2_s0 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr_1_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n945_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr_1_s0 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr_0_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n946_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr_0_s0 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr_4_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [4]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr_4_s0 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr_3_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr_3_s0 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr_2_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n992_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr_2_s0 .INIT=8'hCA;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_Z_s  (
	.I0(\u_dualportspi/u_atcspi/rxf_full ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_Z_s .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_3 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_4 ),
	.I2(\u_dualportspi/u_atcspi/rxf_full ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r ),
	.F(\u_dualportspi/u_atcspi/spi_rx_hold_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_s .INIT=16'h9000;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/mem_intf_idle_clr_sclk_Z_s  (
	.I0(\u_dualportspi/u_atcspi/arb_mem_req_sclk ),
	.I1(\u_dualportspi/u_atcspi/spi_rx_hold_Z ),
	.F(\u_dualportspi/u_atcspi/mem_intf_idle_clr_sclk_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/mem_intf_idle_clr_sclk_Z_s .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_3 ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.I2(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_s3 .INIT=16'h40FF;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_s3  (
	.I0(\u_dualportspi/u_atcspi/tx_bit_cnt_clr ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_s3 .INIT=4'hE;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s5 .INIT=4'hB;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n551_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n552_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n551_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n551_s1 .INIT=8'h60;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n550_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n552_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n550_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n550_s1 .INIT=16'h7800;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n548_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n548_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n552_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n548_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n548_s1 .INIT=8'h60;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n510_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n510_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n510_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n510_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n510_s2 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n509_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n510_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n509_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n509_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n509_s2 .INIT=8'h10;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n443_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n443_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n443_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n443_s1 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n442_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n443_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n442_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n442_s1 .INIT=8'h60;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n441_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n443_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n441_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n441_s1 .INIT=16'h7800;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n443_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s1 .INIT=4'h8;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n439_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n439_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n443_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n439_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n439_s1 .INIT=8'h60;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n362_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n362_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n362_s1 .INIT=8'h60;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n360_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n361_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n360_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n360_s1 .INIT=16'h7800;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n359_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n359_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n359_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n359_s1 .INIT=8'h60;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n357_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n358_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [6]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n357_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n357_s1 .INIT=16'h7800;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n356_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n358_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n356_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [7]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n356_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n356_s1 .INIT=16'h7800;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n355_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [8]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n355_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n355_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n355_s1 .INIT=8'h60;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n304_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/ctrl_ns [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n304_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n304_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_20 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n302_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n302_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n302_s1 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_34 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s1 .INIT=8'h0D;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_8 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_9 ),
	.F(\u_dualportspi/u_atcspi/ctrl_ns [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s1 .INIT=16'hF100;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_25 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_7 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s1 .INIT=16'h0700;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n20_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/arb_req_sclk ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n20_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n20_s2 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/spi_oe_Z_0_s  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/spi_oe_Z_0_4 ),
	.F(\u_dualportspi/u_atcspi/spi_oe_Z [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/spi_oe_Z_0_s .INIT=4'hB;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [2]),
	.I1(\u_dualportspi/u_atcspi/ctrl_ns [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_10 ),
	.F(\u_dualportspi/u_atcspi/arb_trans_end_sclk_Z_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_s1 .INIT=8'h10;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_s0  (
	.I0(\u_dualportspi/u_atcspi/ctrl_ns [1]),
	.I1(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_Z_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_s0 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n314_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.F(\u_dualportspi/u_atcspi/n314_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n314_s1 .INIT=4'h1;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_Z_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_19 ),
	.I1(\u_dualportspi/u_atcspi/tx_ready ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [3]),
	.I3(\u_dualportspi/u_atcspi/txf_empty ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_Z_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_Z_s0 .INIT=16'h000B;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n841_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [6]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [30]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n841_s1 .INIT=16'hAC00;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n841_s2  (
	.I0(\u_dualportspi/u_atcspi/ctrl_ns [1]),
	.I1(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_Z_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n841_s2 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n841_s3  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [30]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [30]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n841_s3 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n842_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [5]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [29]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n842_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n842_s1 .INIT=16'hAC00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n842_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [29]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [29]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n842_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n842_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n844_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [3]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [27]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n844_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n844_s1 .INIT=16'hAC00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n844_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [27]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [27]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n844_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n844_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n847_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [0]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [24]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n847_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n847_s1 .INIT=16'hAC00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n847_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [24]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [24]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n847_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n847_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n849_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [14]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [22]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n849_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n849_s1 .INIT=16'hAC00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n849_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [22]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [22]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n849_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n849_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n850_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [13]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [21]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n850_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n850_s1 .INIT=16'hAC00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n850_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [21]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [21]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n850_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n850_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n852_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [11]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [19]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n852_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n852_s1 .INIT=16'hAC00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n852_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [19]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [19]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n852_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n852_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n855_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [8]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [16]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n855_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n855_s1 .INIT=16'hAC00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n855_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [16]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [16]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n855_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n855_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n857_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [14]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [22]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n857_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n857_s1 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n857_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [14]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [14]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n857_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n857_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n858_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [13]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [21]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n858_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n858_s1 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n858_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [13]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [13]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n858_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n858_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n860_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [11]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [19]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n860_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n860_s1 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n860_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [11]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [11]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n860_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n860_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n863_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [8]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [16]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n863_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n863_s1 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n863_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [8]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [8]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n863_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n863_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n864_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [7]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [7]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n864_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n864_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_10 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_4 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s2 .INIT=16'h0007;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [6]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [30]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s3 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n866_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n866_9 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_4 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n866_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n866_s2 .INIT=16'h0007;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n866_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [5]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [29]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n866_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n866_s3 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n867_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [4]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [28]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n867_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n867_s1 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n867_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [4]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [4]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n867_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n867_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n867_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n867_7 ),
	.I1(\u_dualportspi/u_atcspi/reg_opcode_Z [4]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n867_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n867_s3 .INIT=16'hAC00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_10 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_4 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s1 .INIT=16'h0007;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_8 ),
	.I1(\u_dualportspi/u_atcspi/reg_opcode_Z [3]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s2 .INIT=16'h5300;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [3]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [27]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s3 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n869_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [2]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [26]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n869_s1 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n869_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [2]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [2]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n869_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n869_s3  (
	.I0(\u_dualportspi/u_atcspi/n72_3 ),
	.I1(\u_dualportspi/u_atcspi/reg_opcode_Z [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n869_s3 .INIT=16'hF400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n870_s2  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [1]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [25]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n870_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n870_s2 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n870_s3  (
	.I0(\u_dualportspi/u_atcspi/n72_3 ),
	.I1(\u_dualportspi/u_atcspi/reg_opcode_Z [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n870_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n870_s3 .INIT=16'h0E00;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n871_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [2]),
	.I1(\u_dualportspi/u_atcspi/ctrl_ns [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n871_s1 .INIT=8'h10;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n871_s2  (
	.I0(\u_dualportspi/u_atcspi/n72_3 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_3 ),
	.I2(\u_dualportspi/u_atcspi/reg_spi_addr_Z [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n871_s2 .INIT=16'h00BF;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n871_s3  (
	.I0(\u_dualportspi/u_atcspi/n72_3 ),
	.I1(\u_dualportspi/u_atcspi/reg_opcode_Z [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n871_s3 .INIT=16'hF100;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n871_s4  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [0]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [24]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 ),
	.I3(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n871_s4 .INIT=16'hCA00;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_s0  (
	.I0(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_s0 .INIT=4'h1;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_s0 .INIT=4'h1;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_s1  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_s1 .INIT=16'h0130;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s5  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/data_cnt_r_8_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s5 .INIT=16'h010E;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_25 ),
	.I2(\u_dualportspi/u_atcspi/arb_mem_req_sclk ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_23 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s6 .INIT=16'hBF00;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_s4  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/tx_bit_cnt_clr ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_s4 .INIT=4'h1;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s4  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.I1(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s4 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_6 ),
	.I1(\u_dualportspi/u_atcspi/spi_data_len_Z [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_13 ),
	.I3(\u_dualportspi/u_atcspi/spi_data_len_Z [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s6 .INIT=16'h4000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_15 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s7 .INIT=16'hBBB0;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_rxdata_Z [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_19 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_7 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_s2 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n1066_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_rxdata_Z [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_19 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_8 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1066_s2 .INIT=16'hCCAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n1065_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_rxdata_Z [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_19 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_7 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1065_s2 .INIT=16'hCCAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n1064_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_rxdata_Z [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_19 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_7 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1064_s2 .INIT=16'hACCC;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n552_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n552_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n552_s2 .INIT=8'h01;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n549_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n549_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n549_s2 .INIT=16'h7F80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n548_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n548_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n548_s2 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n510_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_10 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [2]),
	.I2(\u_dualportspi/u_atcspi/ctrl_ns [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n510_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n510_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n510_s3 .INIT=16'hD700;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n510_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n477_10 ),
	.I2(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I3(\u_dualportspi/u_atcspi/tx_bit_cnt_clr ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n510_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n510_s4 .INIT=16'h0C05;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n509_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n476_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [1]),
	.I3(\u_dualportspi/u_atcspi/tx_bit_cnt_clr ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n509_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n509_s3 .INIT=16'hAAC3;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s2 .INIT=16'h7F80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n439_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n439_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n439_s2 .INIT=16'h8000;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n361_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n361_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n361_s2 .INIT=4'h8;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n358_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n359_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n358_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n358_s2 .INIT=4'h8;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n356_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [6]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n356_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n356_s2 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n476_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n476_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n476_s2 .INIT=16'hE718;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s2 .INIT=16'hE0EE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_25 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s2 .INIT=16'h4F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_9 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_11 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_13 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s3 .INIT=16'hFE00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_11 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s2 .INIT=16'h4000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_54 ),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s3 .INIT=16'h004F;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_15 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_50 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s4 .INIT=16'h0B00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_34 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_17 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_18 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_19 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s5 .INIT=16'h0001;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s2  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_25 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s2 .INIT=8'h10;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_11 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s3 .INIT=16'hF400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_25 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_13 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s4 .INIT=16'hEF00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/spi_oe_Z_0_s0  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/spi_3line_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/spi_oe_Z_0_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/spi_oe_Z_0_s0 .INIT=16'h7000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_s2  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_s2 .INIT=16'h0D00;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_s3  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_s3 .INIT=4'h1;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_s2  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_s2 .INIT=4'h1;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_6 ),
	.F(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_Z_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_Z_s1 .INIT=16'hD000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s4 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n867_s4  (
	.I0(\u_dualportspi/u_atcspi/mem_cmd_r [0]),
	.I1(\u_dualportspi/u_atcspi/mem_cmd_r [1]),
	.I2(\u_dualportspi/u_atcspi/mem_cmd_r [2]),
	.I3(\u_dualportspi/u_atcspi/mem_cmd_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n867_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n867_s4 .INIT=16'h0100;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s5  (
	.I0(\u_dualportspi/u_atcspi/mem_cmd_r [1]),
	.I1(\u_dualportspi/u_atcspi/mem_cmd_r [2]),
	.I2(\u_dualportspi/u_atcspi/mem_cmd_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s5 .INIT=8'h10;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s7  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.I1(\u_dualportspi/u_atcspi/spi_ns [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s7 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n276_1_COUT ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_16 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n262_1_COUT ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s8 .INIT=16'hB0BB;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s7  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I1(\u_dualportspi/u_atcspi/spi_ns_2_20 ),
	.I2(\u_dualportspi/u_atcspi/n225_18 ),
	.I3(\u_dualportspi/u_atcspi/spi_ns_2_21 ),
	.F(\u_dualportspi/u_atcspi/tx_ready_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s7 .INIT=16'h1000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s6  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_12 ),
	.I2(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s6 .INIT=8'h20;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_14 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n645_1_COUT ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s7 .INIT=16'h0C05;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s8  (
	.I0(\u_dualportspi/u_atcspi/spi_data_len_Z [3]),
	.I1(\u_dualportspi/u_atcspi/spi_data_len_Z [4]),
	.I2(\u_dualportspi/u_atcspi/spi_data_len_Z [2]),
	.I3(\u_dualportspi/u_atcspi/reg_spi_format_r [5]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s8 .INIT=16'h1000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s9  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/reg_addr_len_Z [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s9 .INIT=8'h01;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s10  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s10 .INIT=16'h1000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s11  (
	.I0(\u_dualportspi/u_atcspi/spi_data_len_Z [4]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_s11 .INIT=8'h01;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_s8  (
	.I0(\u_dualportspi/u_atcspi/reg_addr_len_Z [0]),
	.I1(\u_dualportspi/u_atcspi/mem_cmd_r [3]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_s8 .INIT=16'hCCCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n993_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_s3 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n994_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_s4 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n510_s5  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/tx_bit_cnt_clr ),
	.I2(\u_dualportspi/u_atcspi/data_cnt_r_8_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n510_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n510_s5 .INIT=8'h8C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_23 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s3 .INIT=16'hDF00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_25 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_13 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s4 .INIT=16'h00EF;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_15 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s5 .INIT=8'h07;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_16 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_11 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s6 .INIT=16'h8F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_32 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s5 .INIT=16'hDF00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_16 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_25 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_50 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s6 .INIT=16'h00BF;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_16 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_11 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_30 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s7 .INIT=16'h008F;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_19 ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_20 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s8 .INIT=16'hEF00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_21 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_5 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s9 .INIT=16'h0007;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s10  (
	.I0(\u_dualportspi/u_atcspi/arb_req_invalid ),
	.I1(\u_dualportspi/u_atcspi/arb_req_sclk ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s10 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_48 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_58 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_22 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_23 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s6 .INIT=16'h0007;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_24 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_40 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_17 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_25 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s7 .INIT=16'hBF00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_26 ),
	.I1(\u_dualportspi/u_atcspi/spi_ns [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_27 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s8 .INIT=16'hE000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s9  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s9 .INIT=8'h3A;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_29 ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_13 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s11 .INIT=16'h0700;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_46 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s13 .INIT=8'h20;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_14 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_42 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_31 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s14 .INIT=16'h0B00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s15  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_32 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_52 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s15 .INIT=16'hBF00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s6  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.I1(\u_dualportspi/u_atcspi/spi_ns [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_15 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s6 .INIT=16'h8000;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s7  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s7 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s8  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s8 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s9  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [29]),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [21]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_21 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s9 .INIT=8'h10;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s10  (
	.I0(\u_dualportspi/u_atcspi/arb_mem_req_sclk ),
	.I1(\u_dualportspi/u_atcspi/arb_trans_end_sclk_Z_8 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s10 .INIT=16'hFC50;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_18 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_21 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n585_1_COUT ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s10 .INIT=16'h008F;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s11  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s11 .INIT=16'h0100;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s12  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s12 .INIT=16'h0100;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_15 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_15 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s8 .INIT=16'h3A00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s8 .INIT=16'h7077;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [4]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [4]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s9 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s9  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [24]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_20 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_16 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_19 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s9 .INIT=16'h004F;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_14 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_50 ),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s10 .INIT=16'h77F0;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_26 ),
	.I1(\u_dualportspi/u_atcspi/spi_ns [2]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_27 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s11 .INIT=16'hE000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_26 ),
	.I1(\u_dualportspi/u_atcspi/spi_ns [2]),
	.I2(\u_dualportspi/u_atcspi/arb_mem_req_sclk ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n276_1_COUT ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s12 .INIT=16'h000E;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s13  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_13 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s13 .INIT=8'h01;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_29 ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s12 .INIT=16'h0007;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_14 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_21 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_31 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s13 .INIT=16'h4F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_24 ),
	.I3(\u_dualportspi/u_atcspi/n72_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s15 .INIT=16'hEE78;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s16  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s16 .INIT=4'h8;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s17  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_23 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_21 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s17 .INIT=8'h8B;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s18  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [24]),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [25]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_20 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_22 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s18 .INIT=16'hEF00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s19  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_35 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_24 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_36 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_23 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s19 .INIT=16'h001F;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s20  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [25]),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [26]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_24 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s20 .INIT=4'h1;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s22  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I1(\u_dualportspi/u_atcspi/spi_ns_1_18 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_26 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s22 .INIT=4'h1;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s23  (
	.I0(\u_dualportspi/u_atcspi/arb_mem_req_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n262_1_COUT ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_27 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s23 .INIT=4'h1;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s25  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_29 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s25 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s27  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_31 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s27 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s28  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_56 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_37 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_32 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s28 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s11  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s11 .INIT=16'h000E;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s12  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [24]),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [27]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [25]),
	.I3(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [26]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s12 .INIT=16'h133F;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_25 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_23 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s13 .INIT=8'h10;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [4]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s13 .INIT=4'h6;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n262_1_COUT ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_17 ),
	.I2(\u_dualportspi/u_atcspi/arb_mem_req_sclk ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s9 .INIT=16'h00BF;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_14 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_13 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s10 .INIT=16'h2814;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s11  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s11 .INIT=16'hD3FD;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_23 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_13 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s14 .INIT=8'h0D;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_24 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_40 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_21 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s15 .INIT=16'hBBF0;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s16  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [27]),
	.I3(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [26]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s16 .INIT=16'h0B00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s19  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_48 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_58 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_26 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_27 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_23 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s19 .INIT=16'h000D;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s20  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [10]),
	.I3(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [9]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_24 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s20 .INIT=16'hF536;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s30  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [25]),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [27]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [26]),
	.I3(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [24]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_34 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s30 .INIT=16'h1400;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s31  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [26]),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [25]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [24]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_35 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s31 .INIT=8'h70;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s32  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [27]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_36 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s32 .INIT=8'h0B;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s33  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [21]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_37 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s33 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [4]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s12 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s17  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [24]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_15 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_36 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_24 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s17 .INIT=16'h1000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s21  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [26]),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [24]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [25]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_25 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s21 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s22  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_28 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_15 ),
	.I3(\u_dualportspi/u_atcspi/n72_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_26 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s22 .INIT=16'h0C05;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s23  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [24]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_16 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_20 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_27 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s23 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s24  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [25]),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [26]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [24]),
	.I3(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [27]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_28 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s24 .INIT=16'hEE8F;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s25  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_25 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_36 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_17 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_23 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_30 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s25 .INIT=16'h8F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_data_len_Z [0]),
	.I1(\u_dualportspi/u_atcspi/spi_data_len_Z [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_13 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_s3 .INIT=16'h7F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s35  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_36 ),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [26]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [25]),
	.I3(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [24]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_40 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s35 .INIT=16'h2A00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s36  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [29]),
	.I1(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [21]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_10 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_21 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_42 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s36 .INIT=16'h4500;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_15 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_17 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s15 .INIT=16'hF807;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_4_15 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_s9 .INIT=16'hFFEA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_s4  (
	.I0(\u_dualportspi/u_atcspi/arb_trans_end_sclk_Z_4 ),
	.I1(\u_dualportspi/u_atcspi/tx_bit_cnt_clr ),
	.I2(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I3(\u_dualportspi/u_atcspi/arb_req_sclk ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_s4 .INIT=16'hF8FF;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s26  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_23 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_13 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_30 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_32 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s26 .INIT=16'hF200;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n355_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [7]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n358_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [5]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [6]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n355_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n355_s3 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n443_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_15 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n443_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n443_s3 .INIT=16'h2F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s13  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s13 .INIT=16'hA200;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n359_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n359_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n359_s3 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n361_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n361_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n361_s3 .INIT=16'h6A00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s18  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_18 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_19 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_23 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s18 .INIT=16'h0B00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n314_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I3(\u_dualportspi/u_atcspi/arb_trans_end_sclk_Z_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n314_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n314_s2 .INIT=16'hFEFF;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n358_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n359_8 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n358_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n358_s3 .INIT=16'h6A00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s16  (
	.I0(\u_dualportspi/u_atcspi/arb_trans_end_sclk_Z_8 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I2(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I3(\u_dualportspi/u_atcspi/tx_bit_cnt_clr ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_23 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s16 .INIT=16'h000D;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_s5  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_Z ),
	.I1(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I2(\u_dualportspi/u_atcspi/tx_bit_cnt_clr ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_s5 .INIT=8'hFE;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n476_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n476_6 ),
	.I1(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I2(\u_dualportspi/u_atcspi/tx_ready_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n476_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n476_s3 .INIT=8'h02;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n477_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n477_10 ),
	.I1(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I2(\u_dualportspi/u_atcspi/tx_ready_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n477_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n477_s3 .INIT=8'h02;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n690_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I1(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I2(\u_dualportspi/u_atcspi/tx_ready_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n690_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n690_s3 .INIT=8'h02;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_19 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I3(\u_dualportspi/u_atcspi/tx_ready_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s14 .INIT=16'hFFFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s38  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_23 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_12 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_46 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s38 .INIT=16'h4000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s39  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_48 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s39 .INIT=16'h1000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s40  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r ),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_50 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s40 .INIT=16'hF700;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s41  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_52 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s41 .INIT=16'h0700;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/spi_rx_hold_Z_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s6 .INIT=8'hE1;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s19  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_25 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n303_s19 .INIT=8'h54;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s42  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_42 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_54 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s42 .INIT=16'h00FE;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_s4  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/arb_trans_end_sclk_Z_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_s4 .INIT=8'h01;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s16  (
	.I0(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [30]),
	.I1(\u_dualportspi/u_atcspi/n72_3 ),
	.I2(\u_dualportspi/u_atcspi/arb_req_invalid ),
	.I3(\u_dualportspi/u_atcspi/arb_req_sclk ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s16 .INIT=16'h0100;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s27  (
	.I0(\u_dualportspi/u_atcspi/arb_req_invalid ),
	.I1(\u_dualportspi/u_atcspi/arb_req_sclk ),
	.I2(\u_dualportspi/u_atcspi/arb_mem_req_sclk ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_34 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s27 .INIT=8'hB0;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [4]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s6 .INIT=16'h3500;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [4]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s7 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_s10  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/spi_data_len_Z [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_3_s10 .INIT=16'h00FE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_2_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_data_len_Z [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_6 ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_2_s2 .INIT=16'hFFFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_1_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_data_len_Z [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_6 ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_1_s2 .INIT=16'hFFFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_s4  (
	.I0(\u_dualportspi/u_atcspi/spi_data_len_Z [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_6 ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len_0_s4 .INIT=16'hFFFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_s6 .INIT=16'h0035;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_s6 .INIT=16'h3500;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_2 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I3(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_s6 .INIT=16'h5044;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s8 .INIT=16'hCA00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n870_s4  (
	.I0(\u_dualportspi/u_atcspi/n72_3 ),
	.I1(\u_dualportspi/u_atcspi/reg_spi_addr_Z [1]),
	.I2(\u_dualportspi/u_atcspi/ctrl_ns [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_Z_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n870_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n870_s4 .INIT=16'h0400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n864_s4  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [7]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [31]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n864_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n864_s4 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n862_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [9]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [17]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n862_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n862_s3 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n861_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [10]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [18]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n861_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n861_s3 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n859_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [12]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [20]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n859_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n859_s3 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n856_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [15]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [23]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n856_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n856_s3 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n854_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [9]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [17]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n854_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n854_s3 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n853_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [10]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [18]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n853_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n853_s3 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n851_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [12]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [20]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n851_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n851_s3 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n848_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [15]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [23]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n848_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n848_s3 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n846_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [1]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [25]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n846_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n846_s3 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n845_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [2]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [26]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n845_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n845_s3 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n843_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [4]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [28]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n843_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n843_s3 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n840_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd_data [7]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_data [31]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n840_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n840_s3 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_0_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [24]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_0_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_1_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [25]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_1_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_2_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [26]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_2_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_3_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [27]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_3_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_4_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [28]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_4_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_5_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [29]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_5_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_6_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [30]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_6_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_7_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [7]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [31]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_7_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_8_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [8]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [16]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_8_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_9_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [9]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [17]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [9])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_9_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_10_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [10]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [18]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [10])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_10_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_11_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [11]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [19]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [11])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_11_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_12_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [12]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [20]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [12])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_12_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_13_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [13]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [21]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [13])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_13_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_14_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [14]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [22]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [14])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_14_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_15_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [15]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [23]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [15])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_15_s0 .INIT=16'hAAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_16_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [8]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [16]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [16])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_16_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_17_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [9]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [17]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [17])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_17_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_18_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [10]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [18]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [18])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_18_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_19_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [11]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [19]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [19])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_19_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_20_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [12]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [20]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [20])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_20_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_21_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [13]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [21]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [21])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_21_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_22_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [14]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [22]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [22])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_22_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_23_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [15]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [23]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [23])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_23_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_24_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [24]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [24])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_24_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_25_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [25]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [25])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_25_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_26_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [26]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [26])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_26_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_27_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [27]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [27])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_27_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_28_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [28]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [28])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_28_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_29_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [29]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [29])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_29_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_30_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [30]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [30])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_30_s0 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [7]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [31]),
	.I2(\u_dualportspi/u_atcspi/spi_lsb_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_7 ),
	.F(\u_dualportspi/u_atcspi/rxf_wr_data_Z [31])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_data_Z_31_s4 .INIT=16'hCCCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s17  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [21]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_56 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_23 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s17 .INIT=16'h004F;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s43  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [29]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_56 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s43 .INIT=16'h00F4;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s44  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_34 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_8 ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_58 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s44 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s18  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_15 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_25 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s18 .INIT=16'h000B;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n869_s5  (
	.I0(\u_dualportspi/u_atcspi/mem_cmd_r [3]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n869_s5 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s6  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [3]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [3]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s6 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n866_s5  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [5]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [5]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n866_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n866_s5 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s6  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [6]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [6]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s6 .INIT=16'hACAA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n841_s5  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_trans_ctrl_Z [11]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n841_s5 .INIT=8'hB0;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n866_s6  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_opcode_Z [5]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n866_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n866_s6 .INIT=16'h4F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s7  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_opcode_Z [6]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s7 .INIT=16'h4F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n864_s5  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/reg_opcode_Z [7]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n864_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n864_s5 .INIT=16'hB000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n862_s4  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [9]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [9]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n862_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n862_s4 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n861_s4  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [10]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [10]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n861_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n861_s4 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n859_s4  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [12]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [12]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n859_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n859_s4 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n856_s4  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [15]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [15]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n856_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n856_s4 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n854_s4  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [17]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [17]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n854_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n854_s4 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n853_s4  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [18]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [18]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n853_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n853_s4 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n851_s4  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [20]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [20]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n851_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n851_s4 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n848_s4  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [23]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [23]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n848_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n848_s4 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n846_s4  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [25]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [25]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n846_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n846_s4 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n845_s4  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [26]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [26]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n845_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n845_s4 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n843_s4  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [28]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [28]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n843_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n843_s4 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n840_s4  (
	.I0(\u_dualportspi/u_atcspi/reg_spi_addr_Z [31]),
	.I1(\u_dualportspi/u_atcspi/ahb_spi_addr_Z [31]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n840_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n840_s4 .INIT=16'hACAA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n477_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_Z ),
	.I2(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.I3(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n477_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n477_s4 .INIT=16'h9666;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s7  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.I2(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s7 .INIT=16'hFFEA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s11  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_12 ),
	.I2(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s11 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_34 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_Z_s5 .INIT=16'h00F2;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n305_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_7 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_34 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n305_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n305_s2 .INIT=16'h0051;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s2  (
	.I0(\u_dualportspi/u_atcspi/arb_req_invalid ),
	.I1(\u_dualportspi/u_atcspi/arb_req_sclk ),
	.I2(\u_dualportspi/u_atcspi/arb_mem_req_sclk ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s2 .INIT=16'h004F;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s12  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/arb_req_invalid ),
	.I2(\u_dualportspi/u_atcspi/arb_req_sclk ),
	.I3(\u_dualportspi/u_atcspi/arb_mem_req_sclk ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s12 .INIT=16'h1055;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n549_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n549_6 ),
	.I1(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n549_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n549_s3 .INIT=16'h0002;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n552_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n552_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n552_s3 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_s6  (
	.I0(\u_dualportspi/u_atcspi/rxf_full ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_s6 .INIT=16'hF444;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1056_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1056_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1056_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1057_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1057_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1057_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1058_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1058_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1058_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1059_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1059_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1059_s2 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s8  (
	.I0(\u_dualportspi/u_atcspi/rxf_full ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s8 .INIT=16'hF444;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1052_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1052_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1052_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1053_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1053_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1053_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1054_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1054_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1054_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1055_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1055_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1055_s2 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_s8  (
	.I0(\u_dualportspi/u_atcspi/rxf_full ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_s8 .INIT=16'hF444;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1048_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1048_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1048_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1049_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1049_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1049_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1050_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1050_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1050_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1051_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1051_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1051_s2 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_s8  (
	.I0(\u_dualportspi/u_atcspi/rxf_full ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_s8 .INIT=16'hF444;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1044_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1044_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1044_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1045_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1045_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1045_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1046_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1046_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1046_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1047_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1047_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1047_s2 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_s8  (
	.I0(\u_dualportspi/u_atcspi/rxf_full ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_s8 .INIT=16'hF444;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1040_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1040_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1040_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1041_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1041_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1041_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1042_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1042_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1042_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1043_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1043_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1043_s2 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s10  (
	.I0(\u_dualportspi/u_atcspi/rxf_full ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s10 .INIT=16'hF444;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1036_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1036_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1036_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1037_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1037_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1037_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1038_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1038_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1038_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1039_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1039_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1039_s2 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s6  (
	.I0(\u_dualportspi/u_atcspi/rxf_full ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s6 .INIT=16'hF444;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1064_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1064_s3 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1065_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1065_s3 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1066_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1066_s3 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_s5 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_s6  (
	.I0(\u_dualportspi/u_atcspi/rxf_full ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_s6 .INIT=16'hF444;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1060_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1060_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1060_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1061_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1061_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1061_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1062_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1062_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1062_s2 .INIT=8'h80;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1063_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1063_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1063_s2 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s17  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.I1(\u_dualportspi/u_atcspi/spi_ns [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_15 ),
	.I3(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_25 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s17 .INIT=16'h0080;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n363_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_11 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_25 ),
	.I3(\u_dualportspi/u_atcspi/data_cnt_r_8_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n363_s3 .INIT=16'h4888;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s18  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_25 ),
	.I2(\u_dualportspi/u_atcspi/data_cnt_r_8_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_27 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s18 .INIT=8'hD5;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n1262_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_18 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_20 ),
	.I3(\u_dualportspi/u_atcspi/rxf_full ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1262_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1262_s4 .INIT=16'hE0C0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_3_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n302_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ctrl_cs_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_3_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n303_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ctrl_cs_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n304_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ctrl_cs_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n305_7 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/ctrl_cs_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/arb_busy_sclk_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n314_6 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/arb_busy_sclk_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_busy_sclk_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n476_8 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n477_8 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r_0_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n355_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_27 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_7_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n356_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_27 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_7_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_6_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n357_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_27 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_6_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_5_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n358_8 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_27 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_5_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_4_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n359_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_27 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_4_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n360_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_27 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n361_8 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_27 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n362_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_27 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n439_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_11 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_11 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n441_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_11 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n442_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_11 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_0_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n443_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_11 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_0_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n509_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_0_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n510_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_0_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n548_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_14 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n549_8 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_14 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n550_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_14 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n551_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_14 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_0_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n552_8 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_14 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_0_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n690_8 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_21 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/tx_ready )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n840_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [31])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_30_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [30])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_30_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_29_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n842_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [29])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_29_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_28_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n843_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [28])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_28_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_27_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n844_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [27])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_27_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_26_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n845_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [26])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_26_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_25_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n846_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [25])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_25_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_24_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n847_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [24])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_24_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_23_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n848_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [23])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_23_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_22_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n849_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [22])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_22_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_21_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n850_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [21])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_21_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_20_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n851_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [20])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_20_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_19_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n852_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [19])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_19_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_18_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n853_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [18])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_18_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_17_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n854_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [17])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_17_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_16_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n855_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [16])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_16_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_15_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n856_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [15])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_15_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_14_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n857_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [14])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_14_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_13_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n858_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [13])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_13_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_12_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n859_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [12])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_12_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_11_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n860_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [11])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_11_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_10_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n861_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [10])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_10_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_9_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n862_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [9])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_9_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_8_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n863_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_8_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_7_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n864_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_7_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_6_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_6_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_5_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n866_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_5_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_4_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n867_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_4_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n870_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_0_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n871_3 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_0_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1036_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_19 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [31])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_30_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1037_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_19 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [30])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_30_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_29_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1038_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_19 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [29])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_29_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_28_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1039_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_19 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [28])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_28_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1040_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [27])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_26_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1041_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [26])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_26_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_25_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1042_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [25])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_25_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_24_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1043_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [24])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_24_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1044_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [23])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_22_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1045_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [22])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_22_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_21_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1046_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [21])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_21_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_20_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1047_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [20])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_20_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1048_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [19])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_18_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1049_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [18])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_18_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_17_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1050_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [17])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_17_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_16_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1051_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [16])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_16_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1052_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [15])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_14_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1053_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [14])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_14_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_13_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1054_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [13])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_13_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_12_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1055_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_16 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [12])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_12_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1056_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_13 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [11])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_10_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1057_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_13 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [10])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_10_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_9_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1058_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_13 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [9])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_9_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_8_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1059_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_13 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_8_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1060_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_13 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_6_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1061_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_13 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_6_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_5_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1062_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_13 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_5_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_4_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1063_7 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_13 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_4_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_8 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_13 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_8 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_13 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_8 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_13 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_0_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_10 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_13 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_0_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n20_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_10 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/arb_req_invalid )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_s1 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_0_s3  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_8 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_0_s3 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s13  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1262_9 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s13 .INIT=1'b0;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n946_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n946_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n946_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n946_s .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n945_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n946_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n945_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n945_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n945_s .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n944_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n945_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n944_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n944_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n944_s .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n943_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n944_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n943_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n943_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n943_s .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n942_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [4]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n943_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n942_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n942_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n942_s .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n994_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n994_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n994_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n994_s .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n993_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n994_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n993_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n993_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n993_s .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n992_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n993_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n992_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n992_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n992_s .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n991_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n992_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n991_s .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n990_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [4]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n990_s .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n13_s0  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n13_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n13_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n13_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n14_s0  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/ctrl_ns [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n13_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n14_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n14_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n14_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n15_s0  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n14_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n15_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n15_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n15_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n16_s0  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [3]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n15_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/tx_bit_cnt_clr ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n16_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n16_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n254_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [12]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n254_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n254_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n254_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n255_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [13]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n254_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n255_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n255_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n255_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n256_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [14]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n255_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n256_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n256_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n256_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n257_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [15]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n256_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n257_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n257_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n257_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n258_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [4]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [16]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n257_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n258_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n258_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n258_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n259_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [5]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [17]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n258_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n259_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n259_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n259_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n260_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [6]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [18]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n259_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n260_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n260_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n260_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n261_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [7]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [19]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n260_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n261_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n261_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n261_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n262_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [8]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [20]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n261_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n262_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n262_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n262_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n268_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n268_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n268_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n268_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n269_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n268_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n269_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n269_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n269_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n270_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n269_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n270_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n270_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n270_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n271_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [3]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n270_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n271_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n271_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n271_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n272_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [4]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [4]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n271_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n272_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n272_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n272_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n273_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [5]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [5]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n272_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n273_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n273_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n273_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n274_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [6]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [6]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n273_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n274_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n274_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n274_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n275_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [7]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [7]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n274_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n275_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n275_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n275_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n276_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [8]),
	.I1(\u_dualportspi/u_atcspi/arb_trans_ctrl_Z [8]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n275_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n276_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n276_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n276_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n590_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n590_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n590_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n590_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n587_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n590_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n587_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n587_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n587_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n585_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n587_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n585_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n585_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n585_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n650_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n650_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n650_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n650_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n647_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n650_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n647_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n647_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n647_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_ctrl/n645_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_word_len [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_ctrl/n647_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_ctrl/n645_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_ctrl/n645_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n645_s0 .ALU_MODE=3;
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_10 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_11 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [3]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_15 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_13 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [3]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_17 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_10 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_11 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [3]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_15 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_13 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [3]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_17 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_10 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_11 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [3]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_15 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_13 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [3]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_17 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_10 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_11 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [3]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_15 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_13 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [3]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_17 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s100  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_68 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_69 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_85 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s101  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_70 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_71 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_87 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s102  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_72 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_73 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_89 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s103  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_74 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_75 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_91 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s104  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_76 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_77 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_93 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s105  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_78 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_79 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_95 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s106  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_80 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_81 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_97 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s107  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_82 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_83 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_99 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_15 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_17 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [4]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_19 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_15 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_17 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [4]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_19 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_15 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_17 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [4]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_19 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_15 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_17 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_ptr [4]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_19 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s96  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_85 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_87 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [2]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_101 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s97  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_89 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_91 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [2]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_103 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s98  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_93 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_95 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [2]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_105 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s99  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_97 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_99 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [2]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_107 )
);
MUX2_LUT7 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s94  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_101 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_103 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [3]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_109 )
);
MUX2_LUT7 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s95  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_105 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_107 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [3]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_111 )
);
MUX2_LUT8 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s93  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_109 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_111 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ptr [4]),
	.O(\u_dualportspi/u_atcspi/sngl_txdata [0])
);
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_rxdata_Z_0_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_in_d1_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_in_d1_r [0]),
	.I2(\u_dualportspi/u_atcspi/spi_3line_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n370_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_rxdata_Z_0_s1 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_rxdata_Z_0_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_in_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_in_r [0]),
	.I2(\u_dualportspi/u_atcspi/spi_3line_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n375_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_rxdata_Z_0_s0 .INIT=8'hCA;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_4 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_s0 .INIT=4'h8;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_txdata_rd_Z_s  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.I1(\u_dualportspi/u_atcspi/spi_ns [0]),
	.I2(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_6 ),
	.F(\u_dualportspi/u_atcspi/spi_txdata_rd_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_txdata_rd_Z_s .INIT=8'h08;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n316_s0  (
	.I0(\u_dualportspi/u_atcspi/spi_mode_Z [0]),
	.I1(\u_dualportspi/u_atcspi/spi_mode_Z [1]),
	.I2(io_spi_clk_1),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n316_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n316_s0 .INIT=8'h96;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_15 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_16 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_17 ),
	.F(\u_dualportspi/u_atcspi/spi_ns [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s8 .INIT=16'hFFFE;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_14 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s8 .INIT=8'hB0;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_25 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_16 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_17 ),
	.F(\u_dualportspi/u_atcspi/spi_ns [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s9 .INIT=16'hFFB0;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_9 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_17 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s3 .INIT=16'h7F3F;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_s3 .INIT=4'hB;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/n299_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/n299_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n299_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n299_s1 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n271_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_mode_Z [0]),
	.I1(\u_dualportspi/u_atcspi/spi_ns [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1 [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/n271_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n271_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n271_s1 .INIT=16'h9000;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n203_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/n204_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n203_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n203_s1 .INIT=16'h7800;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/n137_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/n137_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n137_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n137_s2 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n136_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/n137_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n136_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n136_s2 .INIT=8'h60;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n134_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/n135_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/n137_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n134_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n134_s2 .INIT=16'h7800;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n133_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/n133_9 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/n137_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n133_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n133_s2 .INIT=8'h60;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n132_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/n133_9 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [5]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/n137_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n132_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n132_s2 .INIT=16'h7800;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n131_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/n131_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/n137_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n131_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n131_s2 .INIT=8'h60;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n130_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/n131_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [7]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/n137_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n130_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n130_s2 .INIT=16'h7800;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/n82_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/spi_ns [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n82_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n82_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/n80_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/spi_ns [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n80_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n80_s1 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_s1  (
	.I0(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [4]),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [5]),
	.I2(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [6]),
	.I3(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [7]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_s1 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_s2  (
	.I0(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [0]),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [1]),
	.I2(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [2]),
	.I3(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_s2 .INIT=16'h8000;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_18 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_19 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s9 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s10  (
	.I0(\u_dualportspi/u_atcspi/spi_ns_2_20 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I2(\u_dualportspi/u_atcspi/n225_18 ),
	.I3(\u_dualportspi/u_atcspi/spi_ns_2_21 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s10 .INIT=16'hEF00;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_22 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s11 .INIT=16'h7000;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s12  (
	.I0(\u_dualportspi/u_atcspi/spi_ns_2_20 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_22 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_23 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s12 .INIT=8'h10;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_21 ),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s9 .INIT=16'h7770;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_17 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I2(\u_dualportspi/u_atcspi/spi_ns_1_18 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s10 .INIT=8'h0B;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s11  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_22 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s11 .INIT=8'h10;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_19 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_20 ),
	.I2(\u_dualportspi/u_atcspi/spi_rx_hold_Z ),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s12 .INIT=16'hF100;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_18 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/n299_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_23 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s4 .INIT=8'hE0;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_13 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s5 .INIT=8'h70;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_19 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_14 ),
	.I2(\u_dualportspi/u_atcspi/spi_rx_hold_Z ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s7 .INIT=16'h3F0A;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_18 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_25 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_10 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s4 .INIT=16'h0700;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n299_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/n299_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_23 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_4 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n299_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n299_s2 .INIT=16'hACCC;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/n204_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n204_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n204_s2 .INIT=4'h8;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/n135_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n135_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n135_s3 .INIT=4'h8;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n131_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [5]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/n133_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n131_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n131_s3 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_24 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_25 ),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I3(\u_dualportspi/u_atcspi/n314_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s13 .INIT=16'hB000;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_26 ),
	.I1(\u_dualportspi/u_atcspi/data_cnt_r_8_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_4 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s14 .INIT=16'h7000;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_13 ),
	.F(\u_dualportspi/u_atcspi/spi_ns_2_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s15 .INIT=8'h07;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s16  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.F(\u_dualportspi/u_atcspi/spi_ns_2_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s16 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s17  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_27 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_28 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_29 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_22 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s17 .INIT=8'h3A;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s18  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_23 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s18 .INIT=8'h10;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_22 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I3(\u_dualportspi/u_atcspi/spi_rx_hold_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s12 .INIT=16'h7077;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_23 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_18 ),
	.I3(\u_dualportspi/u_atcspi/n314_4 ),
	.F(\u_dualportspi/u_atcspi/spi_ns_1_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s13 .INIT=16'hBF00;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_27 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_28 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_29 ),
	.I3(\u_dualportspi/u_atcspi/spi_ns_2_21 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s14 .INIT=16'hC500;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_13 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_21 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s15 .INIT=16'hF800;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s8  (
	.I0(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [7]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/n154_32 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [7]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s8 .INIT=8'hD4;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_15 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s9 .INIT=16'h2C00;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_21 ),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s5 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s6  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I1(\u_dualportspi/u_atcspi/tx_ready_12 ),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s6 .INIT=16'h0130;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n299_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n299_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n299_s3 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s19  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [13]),
	.I3(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [12]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_24 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s19 .INIT=16'h8EAF;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s20  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_25 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s20 .INIT=4'h1;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s21  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/tx_ready ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_26 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s21 .INIT=4'h1;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s22  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_27 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s22 .INIT=16'h001F;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s23  (
	.I0(\u_dualportspi/u_atcspi/arb_req_invalid ),
	.I1(\u_dualportspi/u_atcspi/arb_req_sclk ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_28 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s23 .INIT=16'h000B;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s24  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_29 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s24 .INIT=8'h0D;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s16  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s16 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s10 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s15  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_24 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s15 .INIT=16'h5554;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n204_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n204_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n204_s3 .INIT=16'h6A00;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n284_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/spi_ns [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/n81_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n284_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n284_s1 .INIT=8'h0B;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_txdata_rd_Z_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_17 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I2(\u_dualportspi/u_atcspi/spi_ns_1_18 ),
	.I3(\u_dualportspi/u_atcspi/spi_ns [2]),
	.F(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_txdata_rd_Z_s2 .INIT=16'h0BF4;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s17  (
	.I0(\u_dualportspi/u_atcspi/data_cnt_r_8_10 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/tx_ready ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_23 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s17 .INIT=8'h02;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n133_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n133_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n133_s4 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n135_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/n137_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n135_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n135_s4 .INIT=16'h6A00;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n81_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_14 ),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_15 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n81_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n81_s2 .INIT=16'h4500;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s11  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I3(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s11 .INIT=16'h00FE;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n271_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_5 ),
	.I3(\u_dualportspi/u_atcspi/spi_ns [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n271_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n271_s3 .INIT=16'h0015;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/master_sclk_r_s4  (
	.I0(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/n262_2 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_4 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/master_sclk_r_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/master_sclk_r_s4 .INIT=16'hFEEE;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n360_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_rx_hold_d_r ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n360_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n360_s1 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n137_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_13 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n137_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n137_s4 .INIT=16'h0700;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s18  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_5 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_13 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_23 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_25 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s18 .INIT=16'h00F8;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_txdata_rd_Z_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_18 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/n299_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_23 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_12 ),
	.F(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_txdata_rd_Z_s3 .INIT=16'h1F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n205_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_9 ),
	.I3(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n205_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n205_s3 .INIT=16'h60A0;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_9 ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s7 .INIT=4'hD;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n206_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_9 ),
	.I2(\u_dualportspi/u_atcspi/spi_txdata_rd_Z_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n206_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n206_s3 .INIT=8'h48;
DFFC \u_dualportspi/u_atcspi/u_spi_spiif/spi_cs_r_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n81_7 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_cs_r_0 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_cs_r_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_spiif/spi_cs_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n82_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_cs_r_0 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_cs_r_0_s0 .INIT=1'b0;
DFFPE \u_dualportspi/u_atcspi/u_spi_spiif/spi_out_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/sngl_txdata [0]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/spi_txdata_rd_Z ),
	.PRESET(n519_5),
	.Q(spi_out_r[0])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_out_r_0_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFPE \u_dualportspi/u_atcspi/u_spi_spiif/spi_oe_r_1_s0  (
	.D(GND),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/spi_txdata_rd_Z ),
	.PRESET(n519_5),
	.Q(\u_dualportspi/spi_oe_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_oe_r_1_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFPE \u_dualportspi/u_atcspi/u_spi_spiif/spi_oe_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/spi_oe_Z [0]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/spi_txdata_rd_Z ),
	.PRESET(n519_5),
	.Q(\u_dualportspi/spi_oe_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_oe_r_0_s0 .INIT=1'b1;
DFF \u_dualportspi/u_atcspi/u_spi_spiif/spi_in_r_1_s0  (
	.D(io_spi_miso_1),
	.CLK(\u_dualportspi/u_atcspi/u_spi_spiif/n316_3 ),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/spi_in_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_in_r_1_s0 .INIT=1'b0;
DFF \u_dualportspi/u_atcspi/u_spi_spiif/spi_in_r_0_s0  (
	.D(io_spi_mosi_1),
	.CLK(\u_dualportspi/u_atcspi/u_spi_spiif/n316_3 ),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/spi_in_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_in_r_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_spiif/spi_rx_hold_d_r_s0  (
	.D(\u_dualportspi/u_atcspi/spi_rx_hold_Z ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/spi_rx_hold_d_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_rx_hold_d_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_spiif/spi_cs_r_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n80_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_cs_r_0 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_cs_r_2_s0 .INIT=1'b0;
DFFP \u_dualportspi/u_atcspi/u_spi_spiif/master_cs_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n284_5 ),
	.CLK(clk_in),
	.PRESET(n519_5),
	.Q(spi_csn_out)
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/master_cs_r_s0 .INIT=1'b1;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n130_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_6_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n131_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_6_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_5_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n132_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_5_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_4_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n133_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_4_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n134_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n135_9 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n136_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n137_6 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_7_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n203_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_14 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n204_8 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_14 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/master_sclk_r_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n271_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/master_sclk_r_8 ),
	.CLEAR(n519_5),
	.Q(spi_clk_out_Z)
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/master_sclk_r_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n299_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_8 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_s1 .INIT=1'b0;
DFFNCE \u_dualportspi/u_atcspi/u_spi_spiif/spi_in_d1_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/spi_in_r [1]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/n360_5 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/spi_in_d1_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_in_d1_r_1_s1 .INIT=1'b0;
DFFNCE \u_dualportspi/u_atcspi/u_spi_spiif/spi_in_d1_r_0_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/spi_in_r [0]),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/n360_5 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/spi_in_d1_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_in_d1_r_0_s1 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_1_s3  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n205_8 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_1_s3 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_0_s3  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n206_8 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_0_s3 .INIT=1'b0;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n154_s16  (
	.I0(VCC),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [0]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [0]),
	.COUT(\u_dualportspi/u_atcspi/u_spi_spiif/n154_20 ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n154_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n154_s16 .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n154_s17  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_spiif/n154_20 ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_spiif/n154_22 ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n154_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n154_s17 .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n154_s18  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_spiif/n154_22 ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_spiif/n154_24 ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n154_23 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n154_s18 .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n154_s19  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [3]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_spiif/n154_24 ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_spiif/n154_26 ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n154_25 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n154_s19 .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n154_s20  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [4]),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [4]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_spiif/n154_26 ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_spiif/n154_28 ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n154_27 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n154_s20 .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n154_s21  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [5]),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [5]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_spiif/n154_28 ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_spiif/n154_30 ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n154_29 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n154_s21 .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n154_s22  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r [6]),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [6]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_spiif/n154_30 ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_spiif/n154_32 ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n154_31 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n154_s22 .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n225_s8  (
	.I0(VCC),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [8]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0]),
	.COUT(\u_dualportspi/u_atcspi/u_spi_spiif/n225_12 ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n225_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n225_s8 .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n225_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [9]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_spiif/n225_12 ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_spiif/n225_14 ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n225_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n225_s9 .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n225_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [10]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_spiif/n225_14 ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_spiif/n225_16 ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n225_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n225_s10 .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n225_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/reg_spiif_setting_Z [11]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_spiif/n225_16 ),
	.COUT(\u_dualportspi/u_atcspi/n225_18 ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n225_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n225_s11 .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n259_s0  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I1(\u_dualportspi/u_atcspi/spi_ns [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_spiif/n259_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n259_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n259_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n260_s0  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1 [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_spiif/n259_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_spiif/n260_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n260_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n260_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_spiif/n261_s0  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I1(\u_dualportspi/u_atcspi/spi_ns [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_spiif/n260_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_spiif/n262_2 ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_spiif/n261_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n261_s0 .ALU_MODE=3;
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_spiif/spi_rxdata_Z_0_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/n375_2 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/n370_2 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_spiif/sclk_1t ),
	.O(\u_dualportspi/u_atcspi/spi_rxdata_Z [0])
);
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack ),
	.I1(\u_dualportspi/u_atcspi/arb_rxf_clr_Z ),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_s3 .INIT=4'hE;
DFFCE \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_s1  (
	.D(\u_dualportspi/u_atcspi/arb_rxf_clr_Z ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_5 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/rxf_clr_level_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_s1 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_level_s5  (
	.D(\u_dualportspi/u_atcspi/reg_txf_clr_regclk_Z_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/txf_clr_level_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_level_s5 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sync/a_signal_sync1 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sclk )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/txf_clr_level_Z ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sync/a_signal_sync1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_ack_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_ack_sync/a_signal_sync1 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/txf_clr_ack )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_ack_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_ack_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sclk ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_ack_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_ack_sync/a_signal_sync1_s0 .INIT=1'b0;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/wr_index_1_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_0 [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_0 [1]),
	.F(\u_dualportspi/u_atcspi/wr_index [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/wr_index_1_s0 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index_1_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index_1_s0 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s0 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n318_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync1 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n318_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n318_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n317_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync1 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n317_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n317_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n316_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync1 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n316_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n316_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n315_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/gray_wr_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n315_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n315_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n314_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_0 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n314_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n314_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n313_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_0 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n313_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n313_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n304_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n304_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n304_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n100_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync1 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n100_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n100_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n99_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync1 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n99_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n99_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n98_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync1 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n98_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n98_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n97_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n97_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n97_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n96_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n96_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n96_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n95_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n95_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n95_s1 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n88_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n88_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n88_s1 .INIT=8'h14;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n87_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n87_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n87_s1 .INIT=8'h14;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n86_s1  (
	.I0(\u_dualportspi/u_atcspi/txf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n86_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n86_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n332_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n330_1_COUT ),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n332_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n332_s1 .INIT=4'hB;
LUT4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_8 ),
	.I3(\u_dualportspi/u_atcspi/n679_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_s2 .INIT=16'h8002;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr [2]),
	.I1(\u_dualportspi/u_atcspi/gray_rd_ptr_sync2 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_s3 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/gray_rd_ptr_sync2 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_s4 .INIT=4'h6;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n306_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n306_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n306_s2 .INIT=8'h14;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n305_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/txf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n305_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n305_s2 .INIT=8'h14;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/bin_rd_ptr_0_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/bin_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/bin_rd_ptr_0_s1 .INIT=8'h96;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/bin_wr_ptr_0_s1  (
	.I0(\u_dualportspi/u_atcspi/gray_wr_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_0 [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_0 [1]),
	.F(\u_dualportspi/u_atcspi/bin_wr_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/bin_wr_ptr_0_s1 .INIT=8'h96;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n87_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_0 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n88_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/gray_wr_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync1_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n95_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync1 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync1_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync1_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n96_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync1 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync1_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync1_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n97_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync1 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync1_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync2_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n98_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/gray_rd_ptr_sync2 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync2_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync2_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n99_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/gray_rd_ptr_sync2 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync2_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync2_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n100_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/gray_rd_ptr_sync2 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_sync2_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/full_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n111_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/reg_txf_full )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/full_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n304_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n305_7 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n306_7 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync1_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n313_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync1 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync1_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync1_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n314_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync1 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync1_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync1_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n315_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync1 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync1_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync2_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n316_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync2 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync2_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync2_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n317_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync2 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync2_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync2_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n318_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync2 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync2_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n86_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_0 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_2_s0 .INIT=1'b0;
DFFP \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/empty_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n332_5 ),
	.CLK(clk_in),
	.PRESET(n519_5),
	.Q(\u_dualportspi/u_atcspi/txf_empty )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/empty_s0 .INIT=1'b1;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_0_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z ),
	.DI({\u_dualportspi/ds1_hwdata [3:0]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/wr_index [1], \u_dualportspi/u_atcspi/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]}),
	.DO({\u_dualportspi/u_atcspi/txf_rd_data [3:0]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_0_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_0_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_0_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_0_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_1_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z ),
	.DI({\u_dualportspi/ds1_hwdata [7:4]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/wr_index [1], \u_dualportspi/u_atcspi/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]}),
	.DO({\u_dualportspi/u_atcspi/txf_rd_data [7:4]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_1_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_1_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_1_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_1_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_2_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z ),
	.DI({\u_dualportspi/ds1_hwdata [11:8]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/wr_index [1], \u_dualportspi/u_atcspi/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]}),
	.DO({\u_dualportspi/u_atcspi/txf_rd_data [11:8]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_2_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_2_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_2_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_2_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_3_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z ),
	.DI({\u_dualportspi/ds1_hwdata [15:12]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/wr_index [1], \u_dualportspi/u_atcspi/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]}),
	.DO({\u_dualportspi/u_atcspi/txf_rd_data [15:12]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_3_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_3_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_3_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_3_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_4_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z ),
	.DI({\u_dualportspi/ds1_hwdata [19:16]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/wr_index [1], \u_dualportspi/u_atcspi/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]}),
	.DO({\u_dualportspi/u_atcspi/txf_rd_data [19:16]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_4_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_4_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_4_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_4_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_5_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z ),
	.DI({\u_dualportspi/ds1_hwdata [23:20]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/wr_index [1], \u_dualportspi/u_atcspi/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]}),
	.DO({\u_dualportspi/u_atcspi/txf_rd_data [23:20]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_5_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_5_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_5_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_5_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_6_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z ),
	.DI({\u_dualportspi/ds1_hwdata [27:24]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/wr_index [1], \u_dualportspi/u_atcspi/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]}),
	.DO({\u_dualportspi/u_atcspi/txf_rd_data [27:24]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_6_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_6_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_6_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_6_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_7_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z ),
	.DI({\u_dualportspi/ds1_hwdata [31:28]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/wr_index [1], \u_dualportspi/u_atcspi/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]}),
	.DO({\u_dualportspi/u_atcspi/txf_rd_data [31:28]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_7_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_7_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_7_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/mem_mem_0_7_s .INIT_3=16'h0000;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_0_s  (
	.I0(\u_dualportspi/u_atcspi/bin_wr_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/reg_txf_wr_regclk_Z ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_0_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_0_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_1_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/wr_index [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_0_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_1_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_1_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_2_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_0 [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_1_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_2_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_wr_ptr_2_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/bin_rd_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/txf_rd_Z ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n328_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync2 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n328_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n328_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n328_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n329_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync2 [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n328_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n329_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n329_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n329_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n330_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_wr_ptr_sync2 [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n329_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n330_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n330_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n330_s0 .ALU_MODE=3;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/a_signal_sync1 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sclk )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/a_signal_sync1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sclk ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1_s0 .INIT=1'b0;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index_1_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index_1_s0 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index_1_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index_1_s0 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_0_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_0_s0 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_1_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_1_s0 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr_r_clk_1_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr_r_clk [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr_r_clk_1_s1 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n318_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n318_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n318_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n317_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n317_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n317_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n316_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n316_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n316_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n315_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n315_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n315_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n314_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n314_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n314_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n313_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n313_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n313_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n304_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n304_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n304_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s1 .INIT=4'h1;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n100_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n100_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n100_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n99_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n99_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n99_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n98_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n98_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n98_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n97_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n97_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n97_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n96_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n96_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n96_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n95_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n95_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n95_s1 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n88_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n88_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n88_s1 .INIT=8'h14;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n87_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n87_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n87_s1 .INIT=8'h14;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n86_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n86_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n86_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n330_1_COUT ),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_s1 .INIT=4'hB;
LUT4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_8 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s2 .INIT=16'hFD3F;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s3 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s4 .INIT=4'h6;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s5 .INIT=8'hE7;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr_r_clk_0_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr_r_clk [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr_r_clk_0_s1 .INIT=8'h96;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n306_s2  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n306_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n306_s2 .INIT=8'h14;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n305_s2  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level_Z ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n305_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n305_s2 .INIT=8'h14;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr_0_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr_0_s1 .INIT=8'h96;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_rd_ptr_0_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_rd_ptr_0_s1 .INIT=8'h96;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n87_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n88_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n95_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n96_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n97_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n98_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n99_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n100_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/full_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/rxf_full )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/full_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n304_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n305_7 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n306_7 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n313_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n314_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n315_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n316_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n317_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n318_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n86_5 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_2_s0 .INIT=1'b0;
DFFP \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/empty_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_5 ),
	.CLK(clk_in),
	.PRESET(n519_5),
	.Q(\u_dualportspi/u_atcspi/rxf_empty )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/empty_s0 .INIT=1'b1;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr_Z ),
	.DI({\u_dualportspi/u_atcspi/rxf_wr_data_Z [3:0]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({advspimem_wb_dat_o[3:0]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr_Z ),
	.DI({\u_dualportspi/u_atcspi/rxf_wr_data_Z [7:4]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({advspimem_wb_dat_o[7:4]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr_Z ),
	.DI({\u_dualportspi/u_atcspi/rxf_wr_data_Z [11:8]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({advspimem_wb_dat_o[11:8]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr_Z ),
	.DI({\u_dualportspi/u_atcspi/rxf_wr_data_Z [15:12]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({advspimem_wb_dat_o[15:12]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr_Z ),
	.DI({\u_dualportspi/u_atcspi/rxf_wr_data_Z [19:16]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({advspimem_wb_dat_o[19:16]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr_Z ),
	.DI({\u_dualportspi/u_atcspi/rxf_wr_data_Z [23:20]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({advspimem_wb_dat_o[23:20]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr_Z ),
	.DI({\u_dualportspi/u_atcspi/rxf_wr_data_Z [27:24]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({advspimem_wb_dat_o[27:24]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s  (
	.CLK(clk_in),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr_Z ),
	.DI({\u_dualportspi/u_atcspi/rxf_wr_data_Z [31:28]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({advspimem_wb_dat_o[31:28]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s .INIT_3=16'h0000;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_0_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/rxf_wr_Z ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_0_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_0_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_1_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_0_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_1_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_1_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_2_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_1_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_2_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_2_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_0_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_rd_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/arb_rxf_rd_Z ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_0_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_0_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_1_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_0_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_1_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_1_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_2_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_1_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_2_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_2_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n375_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr_r_clk [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_rd_ptr [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n375_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/n375_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n375_s .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n374_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr_r_clk [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n375_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n374_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/n374_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n374_s .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n373_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n374_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n373_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/n373_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n373_s .ALU_MODE=1;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n328_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n328_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n328_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n328_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n329_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n328_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n329_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n329_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n329_s0 .ALU_MODE=3;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n330_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n329_1_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n330_1_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n330_2 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n330_s0 .ALU_MODE=3;
LUT2 \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sysclk_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_sync/spi_reset_ack ),
	.I1(\u_dualportspi/u_atcspi/u_spi_sync/n39_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sysclk_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sysclk_s3 .INIT=4'hE;
LUT4 \u_dualportspi/u_atcspi/u_spi_sync/n39_s1  (
	.I0(\u_dualportspi/u_atcspi/reg_reg_ctrl_wr ),
	.I1(\u_dualportspi/ds1_hwdata [0]),
	.I2(\u_dualportspi/u_atcspi/mem_intf_idle_clr_regclk ),
	.I3(\u_dualportspi/u_atcspi/arb_mem_idle_regclk ),
	.F(\u_dualportspi/u_atcspi/u_spi_sync/n39_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/n39_s1 .INIT=16'hF888;
DFFCE \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sysclk_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/n39_5 ),
	.CLK(clk_in),
	.CE(\u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sysclk_5 ),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_reset_sysclk_Z )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sysclk_s1 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/a_signal_sync1 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/arb_req_sclk )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/arb_req_sysclk_Z ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/a_signal_sync1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/a_signal_sync1 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/arb_busy_sysclk )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/arb_busy_sclk_Z ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/a_signal_sync1_s0 .INIT=1'b0;
LUT4 \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/n8_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_r_6 ),
	.I1(\u_dualportspi/u_atcspi/arb_trans_end_sclk_Z_8 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I3(\u_dualportspi/u_atcspi/arb_trans_end_sclk_Z_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/n8_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/n8_s3 .INIT=16'h59AA;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_r_6 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn2_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn2_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn3_r_s0  (
	.D(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/a_level_sync2b_syn3_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn3_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_r_s2  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/n8_7 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_r_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_r_s2 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/a_signal_sync1 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/arb_mem_req_sclk )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/n72_3 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/a_signal_sync1_s0 .INIT=1'b0;
LUT4 \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/n8_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_r_6 ),
	.I1(\u_dualportspi/u_atcspi/tx_bit_cnt_clr ),
	.I2(\u_dualportspi/u_atcspi/ctrl_ns [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_Z_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/n8_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/n8_s3 .INIT=16'hA6AA;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_r_6 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn2_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r_35 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn2_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn3_r_s0  (
	.D(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r_35 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/a_level_sync2b_syn3_r_36 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn3_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_r_s2  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/n8_7 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_r_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_r_s2 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sync/a_signal_sync1 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/spi_reset_sclk )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/spi_reset_sysclk_Z ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_sync/a_signal_sync1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_ack_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/spi_reset_ack_sync/a_signal_sync1 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/spi_reset_ack )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_ack_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_ack_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/spi_reset_sclk ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/spi_reset_ack_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/spi_reset_ack_sync/a_signal_sync1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/mem_intf_idle_clr_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/mem_intf_idle_clr_sync/a_signal_sync1 ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/mem_intf_idle_clr_regclk )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/mem_intf_idle_clr_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/mem_intf_idle_clr_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/mem_intf_idle_clr_sclk_Z ),
	.CLK(clk_in),
	.CLEAR(n519_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/mem_intf_idle_clr_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/mem_intf_idle_clr_sync/a_signal_sync1_s0 .INIT=1'b0;
endmodule
