// Seed: 2990977021
module module_0 (
    input  wand  id_0,
    input  uwire id_1,
    input  wire  id_2,
    output wand  id_3,
    input  uwire id_4
);
  wire \id_6 , id_7;
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input wire id_2,
    output wire id_3,
    input wand id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wire id_7,
    output tri1 id_8,
    input tri id_9,
    output tri id_10
);
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_8,
      id_7
  );
endmodule
