Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Thu Apr 25 15:39:27 2019
| Host             : DESKTOP-IGHGFH8 running 64-bit major release  (build 9200)
| Command          : report_power -file pattern_rec_power_routed.rpt -pb pattern_rec_power_summary_routed.pb -rpx pattern_rec_power_routed.rpx
| Design           : pattern_rec
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.143        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.036        |
| Device Static (W)        | 0.106        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        3 |       --- |             --- |
| Slice Logic              |     0.009 |     6322 |       --- |             --- |
|   LUT as Logic           |     0.008 |     2607 |     53200 |            4.90 |
|   CARRY4                 |    <0.001 |      239 |     13300 |            1.80 |
|   Register               |    <0.001 |     2722 |    106400 |            2.56 |
|   F7/F8 Muxes            |    <0.001 |      241 |     53200 |            0.45 |
|   LUT as Distributed RAM |    <0.001 |       64 |     17400 |            0.37 |
|   Others                 |     0.000 |       33 |       --- |             --- |
| Signals                  |     0.011 |     4980 |       --- |             --- |
| Block RAM                |     0.004 |      1.5 |       140 |            1.07 |
| I/O                      |     0.005 |       11 |       200 |            5.50 |
| Static Power             |     0.106 |          |           |                 |
| Total                    |     0.143 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.038 |       0.031 |      0.008 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| CLK   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| pattern_rec                      |     0.036 |
|   oled                           |     0.008 |
|     Example                      |     0.007 |
|       char_lib_comp              |    <0.001 |
|       delay_comp                 |    <0.001 |
|       spi_comp                   |    <0.001 |
|     Initialize                   |    <0.001 |
|       delay_comp                 |    <0.001 |
|       spi_comp                   |    <0.001 |
|   rfs                            |     0.008 |
|     input_r_U                    |    <0.001 |
|       read_from_string_bkb_rom_U |    <0.001 |
|     pattern_U                    |    <0.001 |
|       read_from_string_eOg_rom_U |    <0.001 |
|     pointer_U                    |     0.001 |
|       read_from_string_dEe_ram_u |     0.001 |
|         ram_reg_0_15_0_0         |    <0.001 |
|         ram_reg_0_15_0_0__0      |    <0.001 |
|         ram_reg_0_15_0_0__1      |    <0.001 |
|         ram_reg_0_15_0_0__10     |    <0.001 |
|         ram_reg_0_15_0_0__11     |    <0.001 |
|         ram_reg_0_15_0_0__12     |    <0.001 |
|         ram_reg_0_15_0_0__13     |    <0.001 |
|         ram_reg_0_15_0_0__14     |    <0.001 |
|         ram_reg_0_15_0_0__15     |    <0.001 |
|         ram_reg_0_15_0_0__16     |    <0.001 |
|         ram_reg_0_15_0_0__17     |    <0.001 |
|         ram_reg_0_15_0_0__18     |    <0.001 |
|         ram_reg_0_15_0_0__19     |    <0.001 |
|         ram_reg_0_15_0_0__2      |    <0.001 |
|         ram_reg_0_15_0_0__20     |    <0.001 |
|         ram_reg_0_15_0_0__21     |    <0.001 |
|         ram_reg_0_15_0_0__22     |    <0.001 |
|         ram_reg_0_15_0_0__23     |    <0.001 |
|         ram_reg_0_15_0_0__24     |    <0.001 |
|         ram_reg_0_15_0_0__25     |    <0.001 |
|         ram_reg_0_15_0_0__26     |    <0.001 |
|         ram_reg_0_15_0_0__27     |    <0.001 |
|         ram_reg_0_15_0_0__28     |    <0.001 |
|         ram_reg_0_15_0_0__29     |    <0.001 |
|         ram_reg_0_15_0_0__3      |    <0.001 |
|         ram_reg_0_15_0_0__30     |    <0.001 |
|         ram_reg_0_15_0_0__31     |    <0.001 |
|         ram_reg_0_15_0_0__32     |    <0.001 |
|         ram_reg_0_15_0_0__33     |    <0.001 |
|         ram_reg_0_15_0_0__34     |    <0.001 |
|         ram_reg_0_15_0_0__35     |    <0.001 |
|         ram_reg_0_15_0_0__36     |    <0.001 |
|         ram_reg_0_15_0_0__37     |    <0.001 |
|         ram_reg_0_15_0_0__38     |    <0.001 |
|         ram_reg_0_15_0_0__39     |    <0.001 |
|         ram_reg_0_15_0_0__4      |    <0.001 |
|         ram_reg_0_15_0_0__40     |    <0.001 |
|         ram_reg_0_15_0_0__41     |    <0.001 |
|         ram_reg_0_15_0_0__42     |    <0.001 |
|         ram_reg_0_15_0_0__43     |    <0.001 |
|         ram_reg_0_15_0_0__44     |    <0.001 |
|         ram_reg_0_15_0_0__45     |    <0.001 |
|         ram_reg_0_15_0_0__46     |    <0.001 |
|         ram_reg_0_15_0_0__47     |    <0.001 |
|         ram_reg_0_15_0_0__48     |    <0.001 |
|         ram_reg_0_15_0_0__49     |    <0.001 |
|         ram_reg_0_15_0_0__5      |    <0.001 |
|         ram_reg_0_15_0_0__50     |    <0.001 |
|         ram_reg_0_15_0_0__51     |    <0.001 |
|         ram_reg_0_15_0_0__52     |    <0.001 |
|         ram_reg_0_15_0_0__53     |    <0.001 |
|         ram_reg_0_15_0_0__54     |    <0.001 |
|         ram_reg_0_15_0_0__55     |    <0.001 |
|         ram_reg_0_15_0_0__56     |    <0.001 |
|         ram_reg_0_15_0_0__57     |    <0.001 |
|         ram_reg_0_15_0_0__58     |    <0.001 |
|         ram_reg_0_15_0_0__59     |    <0.001 |
|         ram_reg_0_15_0_0__6      |    <0.001 |
|         ram_reg_0_15_0_0__60     |    <0.001 |
|         ram_reg_0_15_0_0__61     |    <0.001 |
|         ram_reg_0_15_0_0__62     |    <0.001 |
|         ram_reg_0_15_0_0__7      |    <0.001 |
|         ram_reg_0_15_0_0__8      |    <0.001 |
|         ram_reg_0_15_0_0__9      |    <0.001 |
|     result_U                     |     0.005 |
|       read_from_string_cud_ram_u |     0.005 |
+----------------------------------+-----------+


