
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 5.14

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: result[7]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input65/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.18    0.19    0.39 ^ input65/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net66 (net)
                  0.18    0.00    0.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.66    0.64    0.45    0.84 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.64    0.00    0.84 ^ result[7]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.84   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ result[7]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.31    0.31   library removal time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: larger_exp_stage1[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result_exp_stage2[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ larger_exp_stage1[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.00    0.05    0.35    0.35 v larger_exp_stage1[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         larger_exp_stage1[0] (net)
                  0.05    0.00    0.35 v result_exp_stage2[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ result_exp_stage2[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: is_a_larger_stage1$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input65/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.18    0.19    0.39 ^ input65/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net66 (net)
                  0.18    0.00    0.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.66    0.64    0.45    0.84 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.64    0.00    0.84 ^ is_a_larger_stage1$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.84   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ is_a_larger_stage1$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.09    9.91   library recovery time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  9.07   slack (MET)


Startpoint: b[23] (input port clocked by core_clock)
Endpoint: aligned_a_mant[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v b[23] (in)
                                         b[23] (net)
                  0.00    0.00    0.20 v input48/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.07    0.16    0.19    0.39 v input48/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net49 (net)
                  0.16    0.00    0.39 v _2980_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.46 ^ _2980_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1691_ (net)
                  0.08    0.00    0.46 ^ _3629_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.26    0.30    0.76 ^ _3629_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1692_ (net)
                  0.26    0.00    0.76 ^ _3560_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.16    0.13    0.89 v _3560_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1566_ (net)
                  0.16    0.00    0.89 v _3587_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     4    0.05    0.21    0.38    1.28 v _3587_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _1567_ (net)
                  0.21    0.00    1.28 v _3555_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.29    0.22    1.50 ^ _3555_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1295_ (net)
                  0.29    0.00    1.50 ^ _3556_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.12    0.08    1.57 v _3556_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1296_ (net)
                  0.12    0.00    1.57 v _3557_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.35    1.93 v _3557_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _1297_ (net)
                  0.12    0.00    1.93 v _3558_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.15    0.37    2.30 ^ _3558_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1298_ (net)
                  0.15    0.00    2.30 ^ _1979_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     7    0.09    0.36    0.36    2.66 ^ _1979_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1385_ (net)
                  0.36    0.00    2.66 ^ _2027_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.25    0.19    2.85 v _2027_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _1433_ (net)
                  0.25    0.00    2.85 v _2064_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.10    0.13    0.24    3.09 v _2064_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1469_ (net)
                  0.13    0.00    3.09 v _2065_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.03    0.15    0.32    3.41 v _2065_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _1470_ (net)
                  0.15    0.00    3.41 v _2070_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.40    0.23    3.64 ^ _2070_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1475_ (net)
                  0.40    0.00    3.64 ^ _2077_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.04    0.24    0.16    3.80 v _2077_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1482_ (net)
                  0.24    0.00    3.80 v _2261_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.02    0.18    0.39    4.19 v _2261_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0219_ (net)
                  0.18    0.00    4.19 v _2262_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.14    0.29    4.48 v _2262_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0220_ (net)
                  0.14    0.00    4.48 v _2379_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.33    0.21    4.69 ^ _2379_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0045_ (net)
                  0.33    0.00    4.69 ^ aligned_a_mant[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.69   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ aligned_a_mant[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -4.69   data arrival time
-----------------------------------------------------------------------------
                                  5.14   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: is_a_larger_stage1$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input65/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.18    0.19    0.39 ^ input65/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net66 (net)
                  0.18    0.00    0.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.66    0.64    0.45    0.84 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.64    0.00    0.84 ^ is_a_larger_stage1$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.84   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ is_a_larger_stage1$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.09    9.91   library recovery time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  9.07   slack (MET)


Startpoint: b[23] (input port clocked by core_clock)
Endpoint: aligned_a_mant[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v b[23] (in)
                                         b[23] (net)
                  0.00    0.00    0.20 v input48/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.07    0.16    0.19    0.39 v input48/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net49 (net)
                  0.16    0.00    0.39 v _2980_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.46 ^ _2980_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1691_ (net)
                  0.08    0.00    0.46 ^ _3629_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.26    0.30    0.76 ^ _3629_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1692_ (net)
                  0.26    0.00    0.76 ^ _3560_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.16    0.13    0.89 v _3560_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1566_ (net)
                  0.16    0.00    0.89 v _3587_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     4    0.05    0.21    0.38    1.28 v _3587_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _1567_ (net)
                  0.21    0.00    1.28 v _3555_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.29    0.22    1.50 ^ _3555_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1295_ (net)
                  0.29    0.00    1.50 ^ _3556_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.12    0.08    1.57 v _3556_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1296_ (net)
                  0.12    0.00    1.57 v _3557_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.35    1.93 v _3557_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _1297_ (net)
                  0.12    0.00    1.93 v _3558_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.15    0.37    2.30 ^ _3558_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1298_ (net)
                  0.15    0.00    2.30 ^ _1979_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     7    0.09    0.36    0.36    2.66 ^ _1979_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1385_ (net)
                  0.36    0.00    2.66 ^ _2027_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.25    0.19    2.85 v _2027_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _1433_ (net)
                  0.25    0.00    2.85 v _2064_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.10    0.13    0.24    3.09 v _2064_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1469_ (net)
                  0.13    0.00    3.09 v _2065_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.03    0.15    0.32    3.41 v _2065_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _1470_ (net)
                  0.15    0.00    3.41 v _2070_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.40    0.23    3.64 ^ _2070_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1475_ (net)
                  0.40    0.00    3.64 ^ _2077_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.04    0.24    0.16    3.80 v _2077_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1482_ (net)
                  0.24    0.00    3.80 v _2261_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.02    0.18    0.39    4.19 v _2261_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0219_ (net)
                  0.18    0.00    4.19 v _2262_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.14    0.29    4.48 v _2262_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0220_ (net)
                  0.14    0.00    4.48 v _2379_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.33    0.21    4.69 ^ _2379_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0045_ (net)
                  0.33    0.00    4.69 ^ aligned_a_mant[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.69   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ aligned_a_mant[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -4.69   data arrival time
-----------------------------------------------------------------------------
                                  5.14   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.9306219816207886

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6895

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2371741384267807

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8797

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: result_exp_stage2[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: final_mant[22]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ result_exp_stage2[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.51    0.51 ^ result_exp_stage2[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.27    0.78 ^ _2459_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.27    1.05 ^ _2460_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.28    1.33 ^ _2461_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.19    1.52 v _2462_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
   0.27    1.79 v _3636_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.26    2.05 v _3098_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.23    2.27 v _3099_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.36    2.63 ^ _3100_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai33_2)
   0.31    2.94 ^ _3107_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.21    3.15 ^ _3270_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.22    3.37 ^ _3339_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.07    3.44 v _3340_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.28    3.72 ^ _3344_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.20    3.92 ^ _3349_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.14    4.05 v _3350_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.17    4.22 ^ _3351_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.16    4.38 ^ _3352_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    4.38 ^ final_mant[22]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           4.38   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ final_mant[22]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -4.38   data arrival time
---------------------------------------------------------
           5.49   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: larger_exp_stage1[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result_exp_stage2[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ larger_exp_stage1[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.35    0.35 v larger_exp_stage1[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.35 v result_exp_stage2[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.35   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ result_exp_stage2[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.35   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
4.6894

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
5.1430

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
109.672879

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.64e-02   4.72e-03   1.00e-07   3.11e-02  27.5%
Combinational          5.17e-02   3.04e-02   4.51e-07   8.21e-02  72.5%
Clock                  0.00e+00   0.00e+00   2.18e-08   2.18e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.81e-02   3.51e-02   5.73e-07   1.13e-01 100.0%
                          69.0%      31.0%       0.0%
