<profile>

<section name = "Vitis HLS Report for 'pool'" level="0">
<item name = "Date">Fri Dec  9 11:05:09 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">v10</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.320 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14, 532, 70.000 ns, 2.660 us, 14, 532, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_pool_Pipeline_VITIS_LOOP_178_2_fu_110">pool_Pipeline_VITIS_LOOP_178_2, 21, 35, 0.105 us, 0.175 us, 21, 35, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_175_1">0, 518, 23 ~ 37, -, -, 0 ~ 14, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 255, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 1424, 1304, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 135, -</column>
<column name="Register">-, -, 375, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="hmul_16ns_16ns_16_4_max_dsp_1_U302">hmul_16ns_16ns_16_4_max_dsp_1, 0, 2, 91, 35, 0</column>
<column name="grp_pool_Pipeline_VITIS_LOOP_178_2_fu_110">pool_Pipeline_VITIS_LOOP_178_2, 0, 0, 1333, 1269, 0</column>
<column name="sptohp_32ns_16_2_no_dsp_1_U301">sptohp_32ns_16_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="uitofp_32ns_32_7_no_dsp_1_U300">uitofp_32ns_32_7_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln175_1_fu_246_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln175_2_fu_324_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln175_3_fu_329_p2">+, 0, 0, 71, 64, 2</column>
<column name="add_ln175_fu_194_p2">+, 0, 0, 18, 9, 2</column>
<column name="empty_70_fu_292_p2">+, 0, 0, 13, 6, 1</column>
<column name="sub_ln175_fu_200_p2">-, 0, 0, 18, 9, 9</column>
<column name="icmp_ln1027_fu_255_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln112_fu_234_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tobool_i_fu_185_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln112_fu_240_p2">or, 0, 0, 2, 1, 1</column>
<column name="empty_71_fu_317_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="actp_regp_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_return_0">9, 2, 32, 64</column>
<column name="ap_return_1">9, 2, 32, 64</column>
<column name="x1_fu_90">9, 2, 32, 64</column>
<column name="y_fu_94">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="actp_regp_read_reg_404">32, 0, 32, 0</column>
<column name="add_ln175_1_reg_424">32, 0, 32, 0</column>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_return_0_preg">32, 0, 32, 0</column>
<column name="ap_return_1_preg">32, 0, 32, 0</column>
<column name="conv2_i_reg_398">16, 0, 16, 0</column>
<column name="conv_i_reg_393">32, 0, 32, 0</column>
<column name="empty_69_reg_437">1, 0, 1, 0</column>
<column name="empty_71_reg_452">1, 0, 1, 0</column>
<column name="empty_reg_380">8, 0, 8, 0</column>
<column name="grp_pool_Pipeline_VITIS_LOOP_178_2_fu_110_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_reg_409">16, 0, 16, 0</column>
<column name="or_ln112_reg_419">1, 0, 1, 0</column>
<column name="tmp_6_reg_442">5, 0, 10, 5</column>
<column name="tmp_8_reg_447">5, 0, 10, 5</column>
<column name="x1_fu_90">32, 0, 32, 0</column>
<column name="x1_load_reg_432">32, 0, 32, 0</column>
<column name="y_3_reg_374">8, 0, 8, 0</column>
<column name="y_fu_94">64, 0, 64, 0</column>
<column name="zext_ln175_reg_414">8, 0, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pool, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pool, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pool, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pool, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pool, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pool, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pool, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, pool, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, pool, return value</column>
<column name="I_0_0_address0">out, 10, ap_memory, I_0_0, array</column>
<column name="I_0_0_ce0">out, 1, ap_memory, I_0_0, array</column>
<column name="I_0_0_q0">in, 32, ap_memory, I_0_0, array</column>
<column name="I_0_0_address1">out, 10, ap_memory, I_0_0, array</column>
<column name="I_0_0_ce1">out, 1, ap_memory, I_0_0, array</column>
<column name="I_0_0_q1">in, 32, ap_memory, I_0_0, array</column>
<column name="I_0_1_address0">out, 10, ap_memory, I_0_1, array</column>
<column name="I_0_1_ce0">out, 1, ap_memory, I_0_1, array</column>
<column name="I_0_1_q0">in, 32, ap_memory, I_0_1, array</column>
<column name="I_0_1_address1">out, 10, ap_memory, I_0_1, array</column>
<column name="I_0_1_ce1">out, 1, ap_memory, I_0_1, array</column>
<column name="I_0_1_q1">in, 32, ap_memory, I_0_1, array</column>
<column name="I_1_0_address0">out, 10, ap_memory, I_1_0, array</column>
<column name="I_1_0_ce0">out, 1, ap_memory, I_1_0, array</column>
<column name="I_1_0_q0">in, 32, ap_memory, I_1_0, array</column>
<column name="I_1_0_address1">out, 10, ap_memory, I_1_0, array</column>
<column name="I_1_0_ce1">out, 1, ap_memory, I_1_0, array</column>
<column name="I_1_0_q1">in, 32, ap_memory, I_1_0, array</column>
<column name="I_1_1_address0">out, 10, ap_memory, I_1_1, array</column>
<column name="I_1_1_ce0">out, 1, ap_memory, I_1_1, array</column>
<column name="I_1_1_q0">in, 32, ap_memory, I_1_1, array</column>
<column name="I_1_1_address1">out, 10, ap_memory, I_1_1, array</column>
<column name="I_1_1_ce1">out, 1, ap_memory, I_1_1, array</column>
<column name="I_1_1_q1">in, 32, ap_memory, I_1_1, array</column>
<column name="O_address0">out, 12, ap_memory, O, array</column>
<column name="O_ce0">out, 1, ap_memory, O, array</column>
<column name="O_we0">out, 1, ap_memory, O, array</column>
<column name="O_d0">out, 32, ap_memory, O, array</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="actp_regp_dout">in, 32, ap_fifo, actp_regp, pointer</column>
<column name="actp_regp_num_data_valid">in, 5, ap_fifo, actp_regp, pointer</column>
<column name="actp_regp_fifo_cap">in, 5, ap_fifo, actp_regp, pointer</column>
<column name="actp_regp_empty_n">in, 1, ap_fifo, actp_regp, pointer</column>
<column name="actp_regp_read">out, 1, ap_fifo, actp_regp, pointer</column>
</table>
</item>
</section>
</profile>
