# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sum_anticipado.srcs/sources_1/new/Sum_acarreo.vhd" \
"../../../../sum_anticipado.srcs/sim_1/new/simSumaAca.vhd" \

# Do not sort compile order
nosort
