<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file word00_word0.ncd.
Design name: topword00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue Sep 10 08:41:37 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o word00_word0.twr -gui -msgset C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/word00/promote.xml word00_word0.ncd word00_word0.prf 
Design file:     word00_word0.ncd
Preference file: word00_word0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "W00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   66.582MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "W00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.750ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[6]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[22]  (to W00/sclk +)

   Delay:              14.869ns  (46.8% logic, 53.2% route), 21 logic levels.

 Constraint Details:

     14.869ns physical path delay W00/D01/SLICE_9 to W00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.750ns

 Physical Path Details:

      Data path W00/D01/SLICE_9 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C17D.CLK to     R16C17D.Q1 W00/D01/SLICE_9 (from W00/sclk)
ROUTE         2     1.230     R16C17D.Q1 to     R17C17D.A1 W00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R17C17D.A1 to     R17C17D.F1 W00/D01/SLICE_40
ROUTE         1     0.885     R17C17D.F1 to     R17C17C.B1 W00/D01/un1_sdiv77_i_0_a2_7_7
CTOF_DEL    ---     0.452     R17C17C.B1 to     R17C17C.F1 W00/D01/SLICE_34
ROUTE         2     0.862     R17C17C.F1 to     R17C17A.A1 W00/D01/N_77
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 W00/D01/SLICE_33
ROUTE         5     0.989     R17C17A.F1 to     R18C18C.C1 W00/D01/N_79
CTOF_DEL    ---     0.452     R18C18C.C1 to     R18C18C.F1 W00/D01/SLICE_37
ROUTE         1     0.656     R18C18C.F1 to     R18C19C.C0 W00/D01/N_36
CTOF_DEL    ---     0.452     R18C19C.C0 to     R18C19C.F0 W00/D01/SLICE_30
ROUTE         1     0.873     R18C19C.F0 to     R18C18D.A1 W00/D01/un1_sdiv77_i_0_12_tz_0
CTOF_DEL    ---     0.452     R18C18D.A1 to     R18C18D.F1 W00/D01/SLICE_27
ROUTE         1     0.384     R18C18D.F1 to     R18C18D.C0 W00/D01/N_23_tz
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 W00/D01/SLICE_27
ROUTE         1     0.851     R18C18D.F0 to     R18C17B.A0 W00/D01/un1_sdiv_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 W00/D01/SLICE_24
ROUTE         1     1.180     R18C17B.F0 to     R16C17A.B0 W00/D01/un1_sdiv77_i_0
C0TOFCO_DE  ---     0.905     R16C17A.B0 to    R16C17A.FCO W00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI W00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO W00/D01/SLICE_11
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI W00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO W00/D01/SLICE_10
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI W00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO W00/D01/SLICE_9
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI W00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO W00/D01/SLICE_8
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI W00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO W00/D01/SLICE_7
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI W00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO W00/D01/SLICE_6
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI W00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO W00/D01/SLICE_5
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI W00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO W00/D01/SLICE_4
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI W00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO W00/D01/SLICE_3
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI W00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO W00/D01/SLICE_2
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI W00/D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569    R16C19D.FCI to     R16C19D.F1 W00/D01/SLICE_1
ROUTE         1     0.000     R16C19D.F1 to    R16C19D.DI1 W00/D01/un1_sdiv[23] (to W00/sclk)
                  --------
                   14.869   (46.8% logic, 53.2% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C17D.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19D.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.802ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[6]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[21]  (to W00/sclk +)

   Delay:              14.817ns  (46.6% logic, 53.4% route), 21 logic levels.

 Constraint Details:

     14.817ns physical path delay W00/D01/SLICE_9 to W00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.802ns

 Physical Path Details:

      Data path W00/D01/SLICE_9 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C17D.CLK to     R16C17D.Q1 W00/D01/SLICE_9 (from W00/sclk)
ROUTE         2     1.230     R16C17D.Q1 to     R17C17D.A1 W00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R17C17D.A1 to     R17C17D.F1 W00/D01/SLICE_40
ROUTE         1     0.885     R17C17D.F1 to     R17C17C.B1 W00/D01/un1_sdiv77_i_0_a2_7_7
CTOF_DEL    ---     0.452     R17C17C.B1 to     R17C17C.F1 W00/D01/SLICE_34
ROUTE         2     0.862     R17C17C.F1 to     R17C17A.A1 W00/D01/N_77
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 W00/D01/SLICE_33
ROUTE         5     0.989     R17C17A.F1 to     R18C18C.C1 W00/D01/N_79
CTOF_DEL    ---     0.452     R18C18C.C1 to     R18C18C.F1 W00/D01/SLICE_37
ROUTE         1     0.656     R18C18C.F1 to     R18C19C.C0 W00/D01/N_36
CTOF_DEL    ---     0.452     R18C19C.C0 to     R18C19C.F0 W00/D01/SLICE_30
ROUTE         1     0.873     R18C19C.F0 to     R18C18D.A1 W00/D01/un1_sdiv77_i_0_12_tz_0
CTOF_DEL    ---     0.452     R18C18D.A1 to     R18C18D.F1 W00/D01/SLICE_27
ROUTE         1     0.384     R18C18D.F1 to     R18C18D.C0 W00/D01/N_23_tz
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 W00/D01/SLICE_27
ROUTE         1     0.851     R18C18D.F0 to     R18C17B.A0 W00/D01/un1_sdiv_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 W00/D01/SLICE_24
ROUTE         1     1.180     R18C17B.F0 to     R16C17A.B0 W00/D01/un1_sdiv77_i_0
C0TOFCO_DE  ---     0.905     R16C17A.B0 to    R16C17A.FCO W00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI W00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO W00/D01/SLICE_11
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI W00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO W00/D01/SLICE_10
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI W00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO W00/D01/SLICE_9
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI W00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO W00/D01/SLICE_8
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI W00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO W00/D01/SLICE_7
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI W00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO W00/D01/SLICE_6
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI W00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO W00/D01/SLICE_5
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI W00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO W00/D01/SLICE_4
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI W00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO W00/D01/SLICE_3
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI W00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO W00/D01/SLICE_2
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI W00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C19D.FCI to     R16C19D.F0 W00/D01/SLICE_1
ROUTE         1     0.000     R16C19D.F0 to    R16C19D.DI0 W00/D01/un1_sdiv[22] (to W00/sclk)
                  --------
                   14.817   (46.6% logic, 53.4% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C17D.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19D.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.896ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[6]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[20]  (to W00/sclk +)

   Delay:              14.723ns  (46.3% logic, 53.7% route), 20 logic levels.

 Constraint Details:

     14.723ns physical path delay W00/D01/SLICE_9 to W00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.896ns

 Physical Path Details:

      Data path W00/D01/SLICE_9 to W00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C17D.CLK to     R16C17D.Q1 W00/D01/SLICE_9 (from W00/sclk)
ROUTE         2     1.230     R16C17D.Q1 to     R17C17D.A1 W00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R17C17D.A1 to     R17C17D.F1 W00/D01/SLICE_40
ROUTE         1     0.885     R17C17D.F1 to     R17C17C.B1 W00/D01/un1_sdiv77_i_0_a2_7_7
CTOF_DEL    ---     0.452     R17C17C.B1 to     R17C17C.F1 W00/D01/SLICE_34
ROUTE         2     0.862     R17C17C.F1 to     R17C17A.A1 W00/D01/N_77
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 W00/D01/SLICE_33
ROUTE         5     0.989     R17C17A.F1 to     R18C18C.C1 W00/D01/N_79
CTOF_DEL    ---     0.452     R18C18C.C1 to     R18C18C.F1 W00/D01/SLICE_37
ROUTE         1     0.656     R18C18C.F1 to     R18C19C.C0 W00/D01/N_36
CTOF_DEL    ---     0.452     R18C19C.C0 to     R18C19C.F0 W00/D01/SLICE_30
ROUTE         1     0.873     R18C19C.F0 to     R18C18D.A1 W00/D01/un1_sdiv77_i_0_12_tz_0
CTOF_DEL    ---     0.452     R18C18D.A1 to     R18C18D.F1 W00/D01/SLICE_27
ROUTE         1     0.384     R18C18D.F1 to     R18C18D.C0 W00/D01/N_23_tz
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 W00/D01/SLICE_27
ROUTE         1     0.851     R18C18D.F0 to     R18C17B.A0 W00/D01/un1_sdiv_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 W00/D01/SLICE_24
ROUTE         1     1.180     R18C17B.F0 to     R16C17A.B0 W00/D01/un1_sdiv77_i_0
C0TOFCO_DE  ---     0.905     R16C17A.B0 to    R16C17A.FCO W00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI W00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO W00/D01/SLICE_11
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI W00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO W00/D01/SLICE_10
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI W00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO W00/D01/SLICE_9
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI W00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO W00/D01/SLICE_8
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI W00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO W00/D01/SLICE_7
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI W00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO W00/D01/SLICE_6
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI W00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO W00/D01/SLICE_5
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI W00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO W00/D01/SLICE_4
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI W00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO W00/D01/SLICE_3
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI W00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C19C.FCI to     R16C19C.F1 W00/D01/SLICE_2
ROUTE         1     0.000     R16C19C.F1 to    R16C19C.DI1 W00/D01/un1_sdiv[21] (to W00/sclk)
                  --------
                   14.723   (46.3% logic, 53.7% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C17D.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19C.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.948ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[6]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[19]  (to W00/sclk +)

   Delay:              14.671ns  (46.1% logic, 53.9% route), 20 logic levels.

 Constraint Details:

     14.671ns physical path delay W00/D01/SLICE_9 to W00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.948ns

 Physical Path Details:

      Data path W00/D01/SLICE_9 to W00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C17D.CLK to     R16C17D.Q1 W00/D01/SLICE_9 (from W00/sclk)
ROUTE         2     1.230     R16C17D.Q1 to     R17C17D.A1 W00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R17C17D.A1 to     R17C17D.F1 W00/D01/SLICE_40
ROUTE         1     0.885     R17C17D.F1 to     R17C17C.B1 W00/D01/un1_sdiv77_i_0_a2_7_7
CTOF_DEL    ---     0.452     R17C17C.B1 to     R17C17C.F1 W00/D01/SLICE_34
ROUTE         2     0.862     R17C17C.F1 to     R17C17A.A1 W00/D01/N_77
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 W00/D01/SLICE_33
ROUTE         5     0.989     R17C17A.F1 to     R18C18C.C1 W00/D01/N_79
CTOF_DEL    ---     0.452     R18C18C.C1 to     R18C18C.F1 W00/D01/SLICE_37
ROUTE         1     0.656     R18C18C.F1 to     R18C19C.C0 W00/D01/N_36
CTOF_DEL    ---     0.452     R18C19C.C0 to     R18C19C.F0 W00/D01/SLICE_30
ROUTE         1     0.873     R18C19C.F0 to     R18C18D.A1 W00/D01/un1_sdiv77_i_0_12_tz_0
CTOF_DEL    ---     0.452     R18C18D.A1 to     R18C18D.F1 W00/D01/SLICE_27
ROUTE         1     0.384     R18C18D.F1 to     R18C18D.C0 W00/D01/N_23_tz
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 W00/D01/SLICE_27
ROUTE         1     0.851     R18C18D.F0 to     R18C17B.A0 W00/D01/un1_sdiv_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 W00/D01/SLICE_24
ROUTE         1     1.180     R18C17B.F0 to     R16C17A.B0 W00/D01/un1_sdiv77_i_0
C0TOFCO_DE  ---     0.905     R16C17A.B0 to    R16C17A.FCO W00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI W00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO W00/D01/SLICE_11
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI W00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO W00/D01/SLICE_10
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI W00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO W00/D01/SLICE_9
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI W00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO W00/D01/SLICE_8
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI W00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO W00/D01/SLICE_7
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI W00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO W00/D01/SLICE_6
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI W00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO W00/D01/SLICE_5
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI W00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO W00/D01/SLICE_4
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI W00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO W00/D01/SLICE_3
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI W00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R16C19C.FCI to     R16C19C.F0 W00/D01/SLICE_2
ROUTE         1     0.000     R16C19C.F0 to    R16C19C.DI0 W00/D01/un1_sdiv[20] (to W00/sclk)
                  --------
                   14.671   (46.1% logic, 53.9% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C17D.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19C.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.031ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[7]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[22]  (to W00/sclk +)

   Delay:              14.588ns  (47.7% logic, 52.3% route), 21 logic levels.

 Constraint Details:

     14.588ns physical path delay W00/D01/SLICE_8 to W00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.031ns

 Physical Path Details:

      Data path W00/D01/SLICE_8 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18A.CLK to     R16C18A.Q0 W00/D01/SLICE_8 (from W00/sclk)
ROUTE         2     0.949     R16C18A.Q0 to     R17C17D.D1 W00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R17C17D.D1 to     R17C17D.F1 W00/D01/SLICE_40
ROUTE         1     0.885     R17C17D.F1 to     R17C17C.B1 W00/D01/un1_sdiv77_i_0_a2_7_7
CTOF_DEL    ---     0.452     R17C17C.B1 to     R17C17C.F1 W00/D01/SLICE_34
ROUTE         2     0.862     R17C17C.F1 to     R17C17A.A1 W00/D01/N_77
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 W00/D01/SLICE_33
ROUTE         5     0.989     R17C17A.F1 to     R18C18C.C1 W00/D01/N_79
CTOF_DEL    ---     0.452     R18C18C.C1 to     R18C18C.F1 W00/D01/SLICE_37
ROUTE         1     0.656     R18C18C.F1 to     R18C19C.C0 W00/D01/N_36
CTOF_DEL    ---     0.452     R18C19C.C0 to     R18C19C.F0 W00/D01/SLICE_30
ROUTE         1     0.873     R18C19C.F0 to     R18C18D.A1 W00/D01/un1_sdiv77_i_0_12_tz_0
CTOF_DEL    ---     0.452     R18C18D.A1 to     R18C18D.F1 W00/D01/SLICE_27
ROUTE         1     0.384     R18C18D.F1 to     R18C18D.C0 W00/D01/N_23_tz
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 W00/D01/SLICE_27
ROUTE         1     0.851     R18C18D.F0 to     R18C17B.A0 W00/D01/un1_sdiv_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 W00/D01/SLICE_24
ROUTE         1     1.180     R18C17B.F0 to     R16C17A.B0 W00/D01/un1_sdiv77_i_0
C0TOFCO_DE  ---     0.905     R16C17A.B0 to    R16C17A.FCO W00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI W00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO W00/D01/SLICE_11
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI W00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO W00/D01/SLICE_10
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI W00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO W00/D01/SLICE_9
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI W00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO W00/D01/SLICE_8
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI W00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO W00/D01/SLICE_7
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI W00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO W00/D01/SLICE_6
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI W00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO W00/D01/SLICE_5
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI W00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO W00/D01/SLICE_4
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI W00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO W00/D01/SLICE_3
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI W00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO W00/D01/SLICE_2
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI W00/D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569    R16C19D.FCI to     R16C19D.F1 W00/D01/SLICE_1
ROUTE         1     0.000     R16C19D.F1 to    R16C19D.DI1 W00/D01/un1_sdiv[23] (to W00/sclk)
                  --------
                   14.588   (47.7% logic, 52.3% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C18A.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19D.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.042ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[6]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[18]  (to W00/sclk +)

   Delay:              14.577ns  (45.7% logic, 54.3% route), 19 logic levels.

 Constraint Details:

     14.577ns physical path delay W00/D01/SLICE_9 to W00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.042ns

 Physical Path Details:

      Data path W00/D01/SLICE_9 to W00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C17D.CLK to     R16C17D.Q1 W00/D01/SLICE_9 (from W00/sclk)
ROUTE         2     1.230     R16C17D.Q1 to     R17C17D.A1 W00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R17C17D.A1 to     R17C17D.F1 W00/D01/SLICE_40
ROUTE         1     0.885     R17C17D.F1 to     R17C17C.B1 W00/D01/un1_sdiv77_i_0_a2_7_7
CTOF_DEL    ---     0.452     R17C17C.B1 to     R17C17C.F1 W00/D01/SLICE_34
ROUTE         2     0.862     R17C17C.F1 to     R17C17A.A1 W00/D01/N_77
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 W00/D01/SLICE_33
ROUTE         5     0.989     R17C17A.F1 to     R18C18C.C1 W00/D01/N_79
CTOF_DEL    ---     0.452     R18C18C.C1 to     R18C18C.F1 W00/D01/SLICE_37
ROUTE         1     0.656     R18C18C.F1 to     R18C19C.C0 W00/D01/N_36
CTOF_DEL    ---     0.452     R18C19C.C0 to     R18C19C.F0 W00/D01/SLICE_30
ROUTE         1     0.873     R18C19C.F0 to     R18C18D.A1 W00/D01/un1_sdiv77_i_0_12_tz_0
CTOF_DEL    ---     0.452     R18C18D.A1 to     R18C18D.F1 W00/D01/SLICE_27
ROUTE         1     0.384     R18C18D.F1 to     R18C18D.C0 W00/D01/N_23_tz
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 W00/D01/SLICE_27
ROUTE         1     0.851     R18C18D.F0 to     R18C17B.A0 W00/D01/un1_sdiv_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 W00/D01/SLICE_24
ROUTE         1     1.180     R18C17B.F0 to     R16C17A.B0 W00/D01/un1_sdiv77_i_0
C0TOFCO_DE  ---     0.905     R16C17A.B0 to    R16C17A.FCO W00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI W00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO W00/D01/SLICE_11
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI W00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO W00/D01/SLICE_10
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI W00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO W00/D01/SLICE_9
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI W00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO W00/D01/SLICE_8
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI W00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO W00/D01/SLICE_7
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI W00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO W00/D01/SLICE_6
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI W00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO W00/D01/SLICE_5
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI W00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO W00/D01/SLICE_4
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI W00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R16C19B.FCI to     R16C19B.F1 W00/D01/SLICE_3
ROUTE         1     0.000     R16C19B.F1 to    R16C19B.DI1 W00/D01/un1_sdiv[19] (to W00/sclk)
                  --------
                   14.577   (45.7% logic, 54.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C17D.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19B.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.069ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[4]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[22]  (to W00/sclk +)

   Delay:              14.550ns  (47.8% logic, 52.2% route), 21 logic levels.

 Constraint Details:

     14.550ns physical path delay W00/D01/SLICE_10 to W00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.069ns

 Physical Path Details:

      Data path W00/D01/SLICE_10 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C17C.CLK to     R16C17C.Q1 W00/D01/SLICE_10 (from W00/sclk)
ROUTE         2     0.911     R16C17C.Q1 to     R17C17D.B1 W00/D01/sdiv[4]
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 W00/D01/SLICE_40
ROUTE         1     0.885     R17C17D.F1 to     R17C17C.B1 W00/D01/un1_sdiv77_i_0_a2_7_7
CTOF_DEL    ---     0.452     R17C17C.B1 to     R17C17C.F1 W00/D01/SLICE_34
ROUTE         2     0.862     R17C17C.F1 to     R17C17A.A1 W00/D01/N_77
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 W00/D01/SLICE_33
ROUTE         5     0.989     R17C17A.F1 to     R18C18C.C1 W00/D01/N_79
CTOF_DEL    ---     0.452     R18C18C.C1 to     R18C18C.F1 W00/D01/SLICE_37
ROUTE         1     0.656     R18C18C.F1 to     R18C19C.C0 W00/D01/N_36
CTOF_DEL    ---     0.452     R18C19C.C0 to     R18C19C.F0 W00/D01/SLICE_30
ROUTE         1     0.873     R18C19C.F0 to     R18C18D.A1 W00/D01/un1_sdiv77_i_0_12_tz_0
CTOF_DEL    ---     0.452     R18C18D.A1 to     R18C18D.F1 W00/D01/SLICE_27
ROUTE         1     0.384     R18C18D.F1 to     R18C18D.C0 W00/D01/N_23_tz
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 W00/D01/SLICE_27
ROUTE         1     0.851     R18C18D.F0 to     R18C17B.A0 W00/D01/un1_sdiv_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 W00/D01/SLICE_24
ROUTE         1     1.180     R18C17B.F0 to     R16C17A.B0 W00/D01/un1_sdiv77_i_0
C0TOFCO_DE  ---     0.905     R16C17A.B0 to    R16C17A.FCO W00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI W00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO W00/D01/SLICE_11
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI W00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO W00/D01/SLICE_10
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI W00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO W00/D01/SLICE_9
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI W00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO W00/D01/SLICE_8
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI W00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO W00/D01/SLICE_7
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI W00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO W00/D01/SLICE_6
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI W00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO W00/D01/SLICE_5
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI W00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO W00/D01/SLICE_4
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI W00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO W00/D01/SLICE_3
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI W00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO W00/D01/SLICE_2
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI W00/D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569    R16C19D.FCI to     R16C19D.F1 W00/D01/SLICE_1
ROUTE         1     0.000     R16C19D.F1 to    R16C19D.DI1 W00/D01/un1_sdiv[23] (to W00/sclk)
                  --------
                   14.550   (47.8% logic, 52.2% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C17C.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19D.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.083ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[7]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[21]  (to W00/sclk +)

   Delay:              14.536ns  (47.5% logic, 52.5% route), 21 logic levels.

 Constraint Details:

     14.536ns physical path delay W00/D01/SLICE_8 to W00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.083ns

 Physical Path Details:

      Data path W00/D01/SLICE_8 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18A.CLK to     R16C18A.Q0 W00/D01/SLICE_8 (from W00/sclk)
ROUTE         2     0.949     R16C18A.Q0 to     R17C17D.D1 W00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R17C17D.D1 to     R17C17D.F1 W00/D01/SLICE_40
ROUTE         1     0.885     R17C17D.F1 to     R17C17C.B1 W00/D01/un1_sdiv77_i_0_a2_7_7
CTOF_DEL    ---     0.452     R17C17C.B1 to     R17C17C.F1 W00/D01/SLICE_34
ROUTE         2     0.862     R17C17C.F1 to     R17C17A.A1 W00/D01/N_77
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 W00/D01/SLICE_33
ROUTE         5     0.989     R17C17A.F1 to     R18C18C.C1 W00/D01/N_79
CTOF_DEL    ---     0.452     R18C18C.C1 to     R18C18C.F1 W00/D01/SLICE_37
ROUTE         1     0.656     R18C18C.F1 to     R18C19C.C0 W00/D01/N_36
CTOF_DEL    ---     0.452     R18C19C.C0 to     R18C19C.F0 W00/D01/SLICE_30
ROUTE         1     0.873     R18C19C.F0 to     R18C18D.A1 W00/D01/un1_sdiv77_i_0_12_tz_0
CTOF_DEL    ---     0.452     R18C18D.A1 to     R18C18D.F1 W00/D01/SLICE_27
ROUTE         1     0.384     R18C18D.F1 to     R18C18D.C0 W00/D01/N_23_tz
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 W00/D01/SLICE_27
ROUTE         1     0.851     R18C18D.F0 to     R18C17B.A0 W00/D01/un1_sdiv_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 W00/D01/SLICE_24
ROUTE         1     1.180     R18C17B.F0 to     R16C17A.B0 W00/D01/un1_sdiv77_i_0
C0TOFCO_DE  ---     0.905     R16C17A.B0 to    R16C17A.FCO W00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI W00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO W00/D01/SLICE_11
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI W00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO W00/D01/SLICE_10
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI W00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO W00/D01/SLICE_9
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI W00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO W00/D01/SLICE_8
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI W00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO W00/D01/SLICE_7
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI W00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO W00/D01/SLICE_6
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI W00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO W00/D01/SLICE_5
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI W00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO W00/D01/SLICE_4
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI W00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO W00/D01/SLICE_3
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI W00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO W00/D01/SLICE_2
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI W00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C19D.FCI to     R16C19D.F0 W00/D01/SLICE_1
ROUTE         1     0.000     R16C19D.F0 to    R16C19D.DI0 W00/D01/un1_sdiv[22] (to W00/sclk)
                  --------
                   14.536   (47.5% logic, 52.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C18A.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19D.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.094ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[6]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[17]  (to W00/sclk +)

   Delay:              14.525ns  (45.5% logic, 54.5% route), 19 logic levels.

 Constraint Details:

     14.525ns physical path delay W00/D01/SLICE_9 to W00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.094ns

 Physical Path Details:

      Data path W00/D01/SLICE_9 to W00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C17D.CLK to     R16C17D.Q1 W00/D01/SLICE_9 (from W00/sclk)
ROUTE         2     1.230     R16C17D.Q1 to     R17C17D.A1 W00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R17C17D.A1 to     R17C17D.F1 W00/D01/SLICE_40
ROUTE         1     0.885     R17C17D.F1 to     R17C17C.B1 W00/D01/un1_sdiv77_i_0_a2_7_7
CTOF_DEL    ---     0.452     R17C17C.B1 to     R17C17C.F1 W00/D01/SLICE_34
ROUTE         2     0.862     R17C17C.F1 to     R17C17A.A1 W00/D01/N_77
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 W00/D01/SLICE_33
ROUTE         5     0.989     R17C17A.F1 to     R18C18C.C1 W00/D01/N_79
CTOF_DEL    ---     0.452     R18C18C.C1 to     R18C18C.F1 W00/D01/SLICE_37
ROUTE         1     0.656     R18C18C.F1 to     R18C19C.C0 W00/D01/N_36
CTOF_DEL    ---     0.452     R18C19C.C0 to     R18C19C.F0 W00/D01/SLICE_30
ROUTE         1     0.873     R18C19C.F0 to     R18C18D.A1 W00/D01/un1_sdiv77_i_0_12_tz_0
CTOF_DEL    ---     0.452     R18C18D.A1 to     R18C18D.F1 W00/D01/SLICE_27
ROUTE         1     0.384     R18C18D.F1 to     R18C18D.C0 W00/D01/N_23_tz
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 W00/D01/SLICE_27
ROUTE         1     0.851     R18C18D.F0 to     R18C17B.A0 W00/D01/un1_sdiv_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 W00/D01/SLICE_24
ROUTE         1     1.180     R18C17B.F0 to     R16C17A.B0 W00/D01/un1_sdiv77_i_0
C0TOFCO_DE  ---     0.905     R16C17A.B0 to    R16C17A.FCO W00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI W00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO W00/D01/SLICE_11
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI W00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO W00/D01/SLICE_10
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI W00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO W00/D01/SLICE_9
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI W00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO W00/D01/SLICE_8
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI W00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO W00/D01/SLICE_7
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI W00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO W00/D01/SLICE_6
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI W00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO W00/D01/SLICE_5
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI W00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO W00/D01/SLICE_4
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI W00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R16C19B.FCI to     R16C19B.F0 W00/D01/SLICE_3
ROUTE         1     0.000     R16C19B.F0 to    R16C19B.DI0 W00/D01/un1_sdiv[18] (to W00/sclk)
                  --------
                   14.525   (45.5% logic, 54.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C17D.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19B.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.121ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[4]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[21]  (to W00/sclk +)

   Delay:              14.498ns  (47.6% logic, 52.4% route), 21 logic levels.

 Constraint Details:

     14.498ns physical path delay W00/D01/SLICE_10 to W00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.121ns

 Physical Path Details:

      Data path W00/D01/SLICE_10 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C17C.CLK to     R16C17C.Q1 W00/D01/SLICE_10 (from W00/sclk)
ROUTE         2     0.911     R16C17C.Q1 to     R17C17D.B1 W00/D01/sdiv[4]
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 W00/D01/SLICE_40
ROUTE         1     0.885     R17C17D.F1 to     R17C17C.B1 W00/D01/un1_sdiv77_i_0_a2_7_7
CTOF_DEL    ---     0.452     R17C17C.B1 to     R17C17C.F1 W00/D01/SLICE_34
ROUTE         2     0.862     R17C17C.F1 to     R17C17A.A1 W00/D01/N_77
CTOF_DEL    ---     0.452     R17C17A.A1 to     R17C17A.F1 W00/D01/SLICE_33
ROUTE         5     0.989     R17C17A.F1 to     R18C18C.C1 W00/D01/N_79
CTOF_DEL    ---     0.452     R18C18C.C1 to     R18C18C.F1 W00/D01/SLICE_37
ROUTE         1     0.656     R18C18C.F1 to     R18C19C.C0 W00/D01/N_36
CTOF_DEL    ---     0.452     R18C19C.C0 to     R18C19C.F0 W00/D01/SLICE_30
ROUTE         1     0.873     R18C19C.F0 to     R18C18D.A1 W00/D01/un1_sdiv77_i_0_12_tz_0
CTOF_DEL    ---     0.452     R18C18D.A1 to     R18C18D.F1 W00/D01/SLICE_27
ROUTE         1     0.384     R18C18D.F1 to     R18C18D.C0 W00/D01/N_23_tz
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 W00/D01/SLICE_27
ROUTE         1     0.851     R18C18D.F0 to     R18C17B.A0 W00/D01/un1_sdiv_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 W00/D01/SLICE_24
ROUTE         1     1.180     R18C17B.F0 to     R16C17A.B0 W00/D01/un1_sdiv77_i_0
C0TOFCO_DE  ---     0.905     R16C17A.B0 to    R16C17A.FCO W00/D01/SLICE_0
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI W00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C17B.FCI to    R16C17B.FCO W00/D01/SLICE_11
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI W00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C17C.FCI to    R16C17C.FCO W00/D01/SLICE_10
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI W00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C17D.FCI to    R16C17D.FCO W00/D01/SLICE_9
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI W00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C18A.FCI to    R16C18A.FCO W00/D01/SLICE_8
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI W00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO W00/D01/SLICE_7
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI W00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO W00/D01/SLICE_6
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI W00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO W00/D01/SLICE_5
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI W00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO W00/D01/SLICE_4
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI W00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO W00/D01/SLICE_3
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI W00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO W00/D01/SLICE_2
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI W00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C19D.FCI to     R16C19D.F0 W00/D01/SLICE_1
ROUTE         1     0.000     R16C19D.F0 to    R16C19D.DI0 W00/D01/un1_sdiv[22] (to W00/sclk)
                  --------
                   14.498   (47.6% logic, 52.4% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C17C.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19D.CLK W00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   66.582MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "W00/sclk" 2.080000 MHz ; |    2.080 MHz|   66.582 MHz|  21  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: W00/D01/SLICE_12.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: W00/sclk   Source: W00/D00/OSCinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "W00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4417 paths, 1 nets, and 259 connections (83.82% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue Sep 10 08:41:37 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o word00_word0.twr -gui -msgset C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/word00/promote.xml word00_word0.ncd word00_word0.prf 
Design file:     word00_word0.ncd
Preference file: word00_word0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "W00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "W00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[16]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[16]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/D01/SLICE_4 to W00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/D01/SLICE_4 to W00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19A.CLK to     R16C19A.Q1 W00/D01/SLICE_4 (from W00/sclk)
ROUTE         6     0.132     R16C19A.Q1 to     R16C19A.A1 W00/D01/sdiv[16]
CTOF_DEL    ---     0.101     R16C19A.A1 to     R16C19A.F1 W00/D01/SLICE_4
ROUTE         1     0.000     R16C19A.F1 to    R16C19A.DI1 W00/D01/un1_sdiv[17] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19A.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19A.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[1]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[1]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/D01/SLICE_11 to W00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/D01/SLICE_11 to W00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C17B.CLK to     R16C17B.Q0 W00/D01/SLICE_11 (from W00/sclk)
ROUTE         2     0.132     R16C17B.Q0 to     R16C17B.A0 W00/D01/sdiv[1]
CTOF_DEL    ---     0.101     R16C17B.A0 to     R16C17B.F0 W00/D01/SLICE_11
ROUTE         1     0.000     R16C17B.F0 to    R16C17B.DI0 W00/D01/un1_sdiv[2] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C17B.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C17B.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[17]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[17]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/D01/SLICE_3 to W00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/D01/SLICE_3 to W00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19B.CLK to     R16C19B.Q0 W00/D01/SLICE_3 (from W00/sclk)
ROUTE         6     0.132     R16C19B.Q0 to     R16C19B.A0 W00/D01/sdiv[17]
CTOF_DEL    ---     0.101     R16C19B.A0 to     R16C19B.F0 W00/D01/SLICE_3
ROUTE         1     0.000     R16C19B.F0 to    R16C19B.DI0 W00/D01/un1_sdiv[18] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19B.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19B.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[14]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[14]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/D01/SLICE_5 to W00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/D01/SLICE_5 to W00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18D.CLK to     R16C18D.Q1 W00/D01/SLICE_5 (from W00/sclk)
ROUTE         7     0.132     R16C18D.Q1 to     R16C18D.A1 W00/D01/sdiv[14]
CTOF_DEL    ---     0.101     R16C18D.A1 to     R16C18D.F1 W00/D01/SLICE_5
ROUTE         1     0.000     R16C18D.F1 to    R16C18D.DI1 W00/D01/un1_sdiv[15] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C18D.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C18D.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[21]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[21]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/D01/SLICE_1 to W00/D01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/D01/SLICE_1 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19D.CLK to     R16C19D.Q0 W00/D01/SLICE_1 (from W00/sclk)
ROUTE         5     0.132     R16C19D.Q0 to     R16C19D.A0 W00/D01/sdiv[21]
CTOF_DEL    ---     0.101     R16C19D.A0 to     R16C19D.F0 W00/D01/SLICE_1
ROUTE         1     0.000     R16C19D.F0 to    R16C19D.DI0 W00/D01/un1_sdiv[22] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19D.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19D.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/oscout  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/oscout  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/D01/SLICE_12 to W00/D01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/D01/SLICE_12 to W00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q0 W00/D01/SLICE_12 (from W00/sclk)
ROUTE         7     0.132     R14C18D.Q0 to     R14C18D.A0 clk00_c
CTOF_DEL    ---     0.101     R14C18D.A0 to     R14C18D.F0 W00/D01/SLICE_12
ROUTE         1     0.000     R14C18D.F0 to    R14C18D.DI0 W00/D01/oscout_0 (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R14C18D.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R14C18D.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[9]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[9]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/D01/SLICE_7 to W00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/D01/SLICE_7 to W00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18B.CLK to     R16C18B.Q0 W00/D01/SLICE_7 (from W00/sclk)
ROUTE         2     0.132     R16C18B.Q0 to     R16C18B.A0 W00/D01/sdiv[9]
CTOF_DEL    ---     0.101     R16C18B.A0 to     R16C18B.F0 W00/D01/SLICE_7
ROUTE         1     0.000     R16C18B.F0 to    R16C18B.DI0 W00/D01/un1_sdiv[10] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C18B.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C18B.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[20]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[20]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/D01/SLICE_2 to W00/D01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/D01/SLICE_2 to W00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q1 W00/D01/SLICE_2 (from W00/sclk)
ROUTE         6     0.132     R16C19C.Q1 to     R16C19C.A1 W00/D01/sdiv[20]
CTOF_DEL    ---     0.101     R16C19C.A1 to     R16C19C.F1 W00/D01/SLICE_2
ROUTE         1     0.000     R16C19C.F1 to    R16C19C.DI1 W00/D01/un1_sdiv[21] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19C.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19C.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[13]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[13]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/D01/SLICE_5 to W00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/D01/SLICE_5 to W00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18D.CLK to     R16C18D.Q0 W00/D01/SLICE_5 (from W00/sclk)
ROUTE         3     0.132     R16C18D.Q0 to     R16C18D.A0 W00/D01/sdiv[13]
CTOF_DEL    ---     0.101     R16C18D.A0 to     R16C18D.F0 W00/D01/SLICE_5
ROUTE         1     0.000     R16C18D.F0 to    R16C18D.DI0 W00/D01/un1_sdiv[14] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C18D.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C18D.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/D01/sdiv[4]  (from W00/sclk +)
   Destination:    FF         Data in        W00/D01/sdiv[4]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/D01/SLICE_10 to W00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/D01/SLICE_10 to W00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C17C.CLK to     R16C17C.Q1 W00/D01/SLICE_10 (from W00/sclk)
ROUTE         2     0.132     R16C17C.Q1 to     R16C17C.A1 W00/D01/sdiv[4]
CTOF_DEL    ---     0.101     R16C17C.A1 to     R16C17C.F1 W00/D01/SLICE_10
ROUTE         1     0.000     R16C17C.F1 to    R16C17C.DI1 W00/D01/un1_sdiv[5] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C17C.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/D00/OSCinst0 to W00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C17C.CLK W00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "W00/sclk" 2.080000 MHz ; |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: W00/D01/SLICE_12.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: W00/sclk   Source: W00/D00/OSCinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "W00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4417 paths, 1 nets, and 259 connections (83.82% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
