// Seed: 3274091299
module module_0 (
    output wor id_0,
    input uwire id_1,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input wor id_6,
    output tri1 id_7,
    input uwire id_8,
    input wire id_9,
    input uwire id_10,
    input tri id_11,
    input supply1 id_12,
    input tri id_13,
    input tri0 id_14,
    input tri id_15,
    output tri1 id_16,
    input wire id_17,
    input supply0 id_18,
    output tri1 id_19,
    input tri1 id_20,
    output wor id_21,
    output supply1 id_22,
    input wor id_23,
    output wire id_24,
    input uwire id_25,
    input supply0 id_26,
    output tri0 id_27,
    output tri0 id_28
);
  assign id_7 = 1;
endmodule
module module_1 (
    input tri id_0,
    input logic id_1,
    input logic id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    output logic id_6
    , id_18,
    input wire id_7,
    input tri id_8,
    input tri0 id_9,
    output tri id_10,
    input wor id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri id_14,
    input wand id_15,
    input tri id_16
);
  always @(posedge 1) begin
    if (id_12)
      if (1) begin
        id_6 <= id_1;
      end else begin
        id_6 = 1;
      end
  end
  generate
    assign id_6 = id_2;
  endgenerate
  module_0(
      id_4,
      id_16,
      id_4,
      id_3,
      id_13,
      id_10,
      id_13,
      id_10,
      id_11,
      id_5,
      id_5,
      id_15,
      id_15,
      id_12,
      id_0,
      id_11,
      id_4,
      id_7,
      id_8,
      id_4,
      id_9,
      id_10,
      id_4,
      id_12,
      id_4,
      id_14,
      id_15,
      id_10,
      id_4
  );
endmodule
