<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_pcd Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>dwc_otg_pcd Struct Reference</h1>DWC_otg PCD Structure.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__pcd_8h-source.html">dwc_otg_pcd.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o0" doxytag="dwc_otg_pcd::fops"></a>
const struct <a class="el" href="structdwc__otg__pcd__function__ops.html">dwc_otg_pcd_function_ops</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><b>fops</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o1" doxytag="dwc_otg_pcd::otg_dev"></a>
<a class="el" href="structdwc__otg__device.html">dwc_otg_device</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o1">otg_dev</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The DWC otg device pointer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o2" doxytag="dwc_otg_pcd::core_if"></a>
<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o2">core_if</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core Interface. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o3" doxytag="dwc_otg_pcd::ep0state"></a>
<a class="el" href="dwc__otg__pcd_8h.html#a4">ep0state_e</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o3">ep0state</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">State of EP0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o4" doxytag="dwc_otg_pcd::ep0_pending"></a>
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o4">ep0_pending</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EP0 Request is pending. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o5" doxytag="dwc_otg_pcd::request_config"></a>
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o5">request_config</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates when SET CONFIGURATION Request is in process. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o6" doxytag="dwc_otg_pcd::remote_wakeup_enable"></a>
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o6">remote_wakeup_enable</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The state of the Remote Wakeup Enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o7" doxytag="dwc_otg_pcd::b_hnp_enable"></a>
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o7">b_hnp_enable</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The state of the B-Device HNP Enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o8" doxytag="dwc_otg_pcd::a_hnp_support"></a>
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o8">a_hnp_support</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The state of A-Device HNP Support. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o9" doxytag="dwc_otg_pcd::a_alt_hnp_support"></a>
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o9">a_alt_hnp_support</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The state of the A-Device Alt HNP support. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o10" doxytag="dwc_otg_pcd::request_pending"></a>
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o10">request_pending</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Count of pending Requests. <br></td></tr>
<tr><td class="memItemLeft" nowrap>union {</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;usb_device_request_t&nbsp;&nbsp;&nbsp;<b>req</b></td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<b>d32</b> [2]</td></tr>

<tr><td class="memItemLeft" nowrap valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o13">setup_pkt</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SETUP packet for EP0 This structure is allocated as a DMA buffer on PCD initialization with enough space for up to 3 setup packets.  <a href="#o13"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o14" doxytag="dwc_otg_pcd::setup_pkt_dma_handle"></a>
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>setup_pkt_dma_handle</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o15" doxytag="dwc_otg_pcd::status_buf"></a>
uint16_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o15">status_buf</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2-byte dma buffer used to return status from GET_STATUS <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o16" doxytag="dwc_otg_pcd::status_buf_dma_handle"></a>
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>status_buf_dma_handle</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o17" doxytag="dwc_otg_pcd::ep0"></a>
<a class="el" href="structdwc__otg__pcd__ep.html">dwc_otg_pcd_ep_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o17">ep0</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EP0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o18" doxytag="dwc_otg_pcd::in_ep"></a>
<a class="el" href="structdwc__otg__pcd__ep.html">dwc_otg_pcd_ep_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o18">in_ep</a> [MAX_EPS_CHANNELS-1]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Array of IN EPs. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o19" doxytag="dwc_otg_pcd::out_ep"></a>
<a class="el" href="structdwc__otg__pcd__ep.html">dwc_otg_pcd_ep_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o19">out_ep</a> [MAX_EPS_CHANNELS-1]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Array of OUT EPs. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o20" doxytag="dwc_otg_pcd::lock"></a>
dwc_spinlock_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o20">lock</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">number of valid EPs in the above array. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">dwc_tasklet_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o21">test_mode_tasklet</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Tasklet to defer starting of TEST mode transmissions until Status Phase has been completed.  <a href="#o21"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o22" doxytag="dwc_otg_pcd::start_xfer_tasklet"></a>
dwc_tasklet_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o22">start_xfer_tasklet</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Tasklet to delay starting of xfer in DMA mode. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o23" doxytag="dwc_otg_pcd::test_mode"></a>
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__pcd.html#o23">test_mode</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The test mode to enter when the tasklet is executed. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
DWC_otg PCD Structure. 
<p>
This structure encapsulates the data for the dwc_otg PCD. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__pcd_8h-source.html#l00184">184</a> of file <a class="el" href="dwc__otg__pcd_8h-source.html">dwc_otg_pcd.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="o13" doxytag="dwc_otg_pcd::setup_pkt"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">union { ... }  * <a class="el" href="structdwc__otg__pcd.html#o13">dwc_otg_pcd::setup_pkt</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SETUP packet for EP0 This structure is allocated as a DMA buffer on PCD initialization with enough space for up to 3 setup packets. 
<p>
    </td>
  </tr>
</table>
<a class="anchor" name="o21" doxytag="dwc_otg_pcd::test_mode_tasklet"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">dwc_tasklet_t* <a class="el" href="structdwc__otg__pcd.html#o21">dwc_otg_pcd::test_mode_tasklet</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tasklet to defer starting of TEST mode transmissions until Status Phase has been completed. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__pcd_8h-source.html#l00236">236</a> of file <a class="el" href="dwc__otg__pcd_8h-source.html">dwc_otg_pcd.h</a>.    </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__pcd_8h-source.html">dwc_otg_pcd.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
