-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cabac_top_decode_decision is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mode_offset : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
    bStream_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    bStream_ce0 : OUT STD_LOGIC;
    bStream_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ctxTables_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ctxTables_ce0 : OUT STD_LOGIC;
    ctxTables_we0 : OUT STD_LOGIC;
    ctxTables_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ctxTables_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    baeState_0_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
    baeState_0_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    baeState_0_constprop_o_ap_vld : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of cabac_top_decode_decision is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal mode_offset_read_read_fu_88_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal retVal_24_fu_247_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal retVal_24_reg_438 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_fu_221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln11_fu_276_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln16_fu_279_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln6_fu_284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal retVal_fu_301_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_decode_regular_fu_193_ap_start : STD_LOGIC;
    signal grp_decode_regular_fu_193_ap_done : STD_LOGIC;
    signal grp_decode_regular_fu_193_ap_idle : STD_LOGIC;
    signal grp_decode_regular_fu_193_ap_ready : STD_LOGIC;
    signal grp_decode_regular_fu_193_bStream_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decode_regular_fu_193_bStream_ce0 : STD_LOGIC;
    signal grp_decode_regular_fu_193_ctxTables_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_decode_regular_fu_193_ctxTables_ce0 : STD_LOGIC;
    signal grp_decode_regular_fu_193_ctxTables_we0 : STD_LOGIC;
    signal grp_decode_regular_fu_193_ctxTables_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_regular_fu_193_baeState_0_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_regular_fu_193_baeState_0_constprop_o_ap_vld : STD_LOGIC;
    signal grp_decode_regular_fu_193_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_regular_fu_193_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_regular_fu_193_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_regular_fu_193_ap_return_3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_decode_regular_fu_193_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_bstate_currIdx_0_reg_107 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_bstate_n_bits_held_0_reg_116 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_bstate_held_aligned_word_0_reg_127 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_reg_136 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_state_bstate_currIdx_1_phi_fu_148_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_bstate_currIdx_1_reg_145 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_phi_mux_state_bstate_n_bits_held_1_phi_fu_158_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_bstate_n_bits_held_1_reg_155 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_state_bstate_held_aligned_word_1_phi_fu_168_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_bstate_held_aligned_word_1_reg_165 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln76_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_binVal_1_phi_fu_178_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal binVal_1_reg_175 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_9_fu_366_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_state_ivlOffset_1_phi_fu_187_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_ivlOffset_1_reg_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_regular_fu_193_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln5_fu_251_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln13_fu_217_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln14_fu_231_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln14_fu_227_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln14_fu_237_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal retVal_23_fu_241_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_289_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln42_fu_297_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1543_fu_309_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_312_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_326_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln1543_fu_320_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_fu_335_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1076_fu_347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln229_fu_353_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cabac_top_decode_regular IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (7 downto 0);
        bStream_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        bStream_ce0 : OUT STD_LOGIC;
        bStream_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ctxTables_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ctxTables_ce0 : OUT STD_LOGIC;
        ctxTables_we0 : OUT STD_LOGIC;
        ctxTables_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ctxTables_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        baeState_0_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        baeState_0_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        baeState_0_constprop_o_ap_vld : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_decode_regular_fu_193 : component cabac_top_decode_regular
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decode_regular_fu_193_ap_start,
        ap_done => grp_decode_regular_fu_193_ap_done,
        ap_idle => grp_decode_regular_fu_193_ap_idle,
        ap_ready => grp_decode_regular_fu_193_ap_ready,
        p_read => p_read,
        p_read1 => p_read1,
        p_read4 => p_read2,
        p_read5 => p_read3,
        bStream_address0 => grp_decode_regular_fu_193_bStream_address0,
        bStream_ce0 => grp_decode_regular_fu_193_bStream_ce0,
        bStream_q0 => bStream_q0,
        ctxTables_address0 => grp_decode_regular_fu_193_ctxTables_address0,
        ctxTables_ce0 => grp_decode_regular_fu_193_ctxTables_ce0,
        ctxTables_we0 => grp_decode_regular_fu_193_ctxTables_we0,
        ctxTables_d0 => grp_decode_regular_fu_193_ctxTables_d0,
        ctxTables_q0 => ctxTables_q0,
        baeState_0_constprop_i => baeState_0_constprop_i,
        baeState_0_constprop_o => grp_decode_regular_fu_193_baeState_0_constprop_o,
        baeState_0_constprop_o_ap_vld => grp_decode_regular_fu_193_baeState_0_constprop_o_ap_vld,
        ap_return_0 => grp_decode_regular_fu_193_ap_return_0,
        ap_return_1 => grp_decode_regular_fu_193_ap_return_1,
        ap_return_2 => grp_decode_regular_fu_193_ap_return_2,
        ap_return_3 => grp_decode_regular_fu_193_ap_return_3,
        ap_return_4 => grp_decode_regular_fu_193_ap_return_4);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_return_0_preg <= ap_phi_mux_state_bstate_currIdx_1_phi_fu_148_p4;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_return_1_preg <= ap_phi_mux_state_bstate_n_bits_held_1_phi_fu_158_p4;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_return_2_preg <= ap_phi_mux_state_bstate_held_aligned_word_1_phi_fu_168_p4;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_return_3_preg <= ap_phi_mux_binVal_1_phi_fu_178_p4;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_return_4_preg <= ap_phi_mux_state_ivlOffset_1_phi_fu_187_p4;
                end if; 
            end if;
        end if;
    end process;


    grp_decode_regular_fu_193_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decode_regular_fu_193_ap_start_reg <= ap_const_logic_0;
            else
                if (((mode_offset_read_read_fu_88_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_decode_regular_fu_193_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decode_regular_fu_193_ap_ready = ap_const_logic_1)) then 
                    grp_decode_regular_fu_193_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    binVal_1_reg_175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_decode_regular_fu_193_ap_done = ap_const_logic_1))) then 
                binVal_1_reg_175 <= grp_decode_regular_fu_193_ap_return_3;
            elsif (((mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                binVal_1_reg_175 <= xor_ln76_fu_359_p2;
            end if; 
        end if;
    end process;

    state_bstate_currIdx_0_reg_107_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                state_bstate_currIdx_0_reg_107 <= p_read1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                state_bstate_currIdx_0_reg_107 <= add_ln6_fu_284_p2;
            end if; 
        end if;
    end process;

    state_bstate_currIdx_1_reg_145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_decode_regular_fu_193_ap_done = ap_const_logic_1))) then 
                state_bstate_currIdx_1_reg_145 <= grp_decode_regular_fu_193_ap_return_0;
            elsif (((mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                state_bstate_currIdx_1_reg_145 <= state_bstate_currIdx_0_reg_107;
            end if; 
        end if;
    end process;

    state_bstate_held_aligned_word_0_reg_127_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                state_bstate_held_aligned_word_0_reg_127 <= p_read3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                state_bstate_held_aligned_word_0_reg_127 <= bStream_q0;
            end if; 
        end if;
    end process;

    state_bstate_held_aligned_word_1_reg_165_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_decode_regular_fu_193_ap_done = ap_const_logic_1))) then 
                state_bstate_held_aligned_word_1_reg_165 <= grp_decode_regular_fu_193_ap_return_2;
            elsif (((mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                state_bstate_held_aligned_word_1_reg_165 <= state_bstate_held_aligned_word_0_reg_127;
            end if; 
        end if;
    end process;

    state_bstate_n_bits_held_0_reg_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                state_bstate_n_bits_held_0_reg_116 <= add_ln16_fu_279_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                state_bstate_n_bits_held_0_reg_116 <= ap_const_lv8_7;
            end if; 
        end if;
    end process;

    state_bstate_n_bits_held_1_reg_155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_decode_regular_fu_193_ap_done = ap_const_logic_1))) then 
                state_bstate_n_bits_held_1_reg_155 <= grp_decode_regular_fu_193_ap_return_1;
            elsif (((mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                state_bstate_n_bits_held_1_reg_155 <= state_bstate_n_bits_held_0_reg_116;
            end if; 
        end if;
    end process;

    state_ivlOffset_1_reg_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_decode_regular_fu_193_ap_done = ap_const_logic_1))) then 
                state_ivlOffset_1_reg_184 <= grp_decode_regular_fu_193_ap_return_4;
            elsif (((mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                state_ivlOffset_1_reg_184 <= ret_9_fu_366_p3;
            end if; 
        end if;
    end process;

    val_reg_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                                val_reg_136(0) <= zext_ln11_fu_276_p1(0);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                                val_reg_136(0) <= retVal_fu_301_p3(0);
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_fu_221_p2 = ap_const_lv1_0) and (mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                retVal_24_reg_438 <= retVal_24_fu_247_p1;
            end if;
        end if;
    end process;
    val_reg_136(8 downto 1) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, mode_offset_read_read_fu_88_p2, icmp_ln13_fu_221_p2, ap_CS_fsm_state2, grp_decode_regular_fu_193_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln13_fu_221_p2 = ap_const_lv1_1) and (mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((icmp_ln13_fu_221_p2 = ap_const_lv1_0) and (mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((mode_offset_read_read_fu_88_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_decode_regular_fu_193_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln14_fu_231_p2 <= std_logic_vector(unsigned(zext_ln13_fu_217_p1) + unsigned(ap_const_lv9_1FF));
    add_ln16_fu_279_p2 <= std_logic_vector(unsigned(p_read2) + unsigned(ap_const_lv8_FF));
    add_ln6_fu_284_p2 <= std_logic_vector(unsigned(p_read1) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_decode_regular_fu_193_ap_done)
    begin
        if ((grp_decode_regular_fu_193_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_binVal_1_phi_fu_178_p4_assign_proc : process(mode_offset_read_read_fu_88_p2, ap_CS_fsm_state5, xor_ln76_fu_359_p2, binVal_1_reg_175)
    begin
        if (((mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_phi_mux_binVal_1_phi_fu_178_p4 <= xor_ln76_fu_359_p2;
        else 
            ap_phi_mux_binVal_1_phi_fu_178_p4 <= binVal_1_reg_175;
        end if; 
    end process;


    ap_phi_mux_state_bstate_currIdx_1_phi_fu_148_p4_assign_proc : process(mode_offset_read_read_fu_88_p2, state_bstate_currIdx_0_reg_107, state_bstate_currIdx_1_reg_145, ap_CS_fsm_state5)
    begin
        if (((mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_phi_mux_state_bstate_currIdx_1_phi_fu_148_p4 <= state_bstate_currIdx_0_reg_107;
        else 
            ap_phi_mux_state_bstate_currIdx_1_phi_fu_148_p4 <= state_bstate_currIdx_1_reg_145;
        end if; 
    end process;


    ap_phi_mux_state_bstate_held_aligned_word_1_phi_fu_168_p4_assign_proc : process(mode_offset_read_read_fu_88_p2, state_bstate_held_aligned_word_0_reg_127, ap_CS_fsm_state5, state_bstate_held_aligned_word_1_reg_165)
    begin
        if (((mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_phi_mux_state_bstate_held_aligned_word_1_phi_fu_168_p4 <= state_bstate_held_aligned_word_0_reg_127;
        else 
            ap_phi_mux_state_bstate_held_aligned_word_1_phi_fu_168_p4 <= state_bstate_held_aligned_word_1_reg_165;
        end if; 
    end process;


    ap_phi_mux_state_bstate_n_bits_held_1_phi_fu_158_p4_assign_proc : process(mode_offset_read_read_fu_88_p2, state_bstate_n_bits_held_0_reg_116, ap_CS_fsm_state5, state_bstate_n_bits_held_1_reg_155)
    begin
        if (((mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_phi_mux_state_bstate_n_bits_held_1_phi_fu_158_p4 <= state_bstate_n_bits_held_0_reg_116;
        else 
            ap_phi_mux_state_bstate_n_bits_held_1_phi_fu_158_p4 <= state_bstate_n_bits_held_1_reg_155;
        end if; 
    end process;


    ap_phi_mux_state_ivlOffset_1_phi_fu_187_p4_assign_proc : process(mode_offset_read_read_fu_88_p2, ap_CS_fsm_state5, ret_9_fu_366_p3, state_ivlOffset_1_reg_184)
    begin
        if (((mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_phi_mux_state_ivlOffset_1_phi_fu_187_p4 <= ret_9_fu_366_p3;
        else 
            ap_phi_mux_state_ivlOffset_1_phi_fu_187_p4 <= state_ivlOffset_1_reg_184;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_phi_mux_state_bstate_currIdx_1_phi_fu_148_p4, ap_CS_fsm_state5, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_return_0 <= ap_phi_mux_state_bstate_currIdx_1_phi_fu_148_p4;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_state5, ap_phi_mux_state_bstate_n_bits_held_1_phi_fu_158_p4, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_return_1 <= ap_phi_mux_state_bstate_n_bits_held_1_phi_fu_158_p4;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state5, ap_phi_mux_state_bstate_held_aligned_word_1_phi_fu_168_p4, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_return_2 <= ap_phi_mux_state_bstate_held_aligned_word_1_phi_fu_168_p4;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state5, ap_phi_mux_binVal_1_phi_fu_178_p4, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_return_3 <= ap_phi_mux_binVal_1_phi_fu_178_p4;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_CS_fsm_state5, ap_phi_mux_state_ivlOffset_1_phi_fu_187_p4, ap_return_4_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_return_4 <= ap_phi_mux_state_ivlOffset_1_phi_fu_187_p4;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    bStream_address0_assign_proc : process(ap_CS_fsm_state1, mode_offset_read_read_fu_88_p2, icmp_ln13_fu_221_p2, ap_CS_fsm_state2, grp_decode_regular_fu_193_bStream_address0, zext_ln5_fu_251_p1)
    begin
        if (((icmp_ln13_fu_221_p2 = ap_const_lv1_1) and (mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            bStream_address0 <= zext_ln5_fu_251_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bStream_address0 <= grp_decode_regular_fu_193_bStream_address0;
        else 
            bStream_address0 <= "XXX";
        end if; 
    end process;


    bStream_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, mode_offset_read_read_fu_88_p2, icmp_ln13_fu_221_p2, ap_CS_fsm_state2, grp_decode_regular_fu_193_bStream_ce0)
    begin
        if (((icmp_ln13_fu_221_p2 = ap_const_lv1_1) and (mode_offset_read_read_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            bStream_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bStream_ce0 <= grp_decode_regular_fu_193_bStream_ce0;
        else 
            bStream_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    baeState_0_constprop_o_assign_proc : process(baeState_0_constprop_i, ap_CS_fsm_state2, grp_decode_regular_fu_193_baeState_0_constprop_o, grp_decode_regular_fu_193_baeState_0_constprop_o_ap_vld)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_decode_regular_fu_193_baeState_0_constprop_o_ap_vld = ap_const_logic_1))) then 
            baeState_0_constprop_o <= grp_decode_regular_fu_193_baeState_0_constprop_o;
        else 
            baeState_0_constprop_o <= baeState_0_constprop_i;
        end if; 
    end process;


    baeState_0_constprop_o_ap_vld_assign_proc : process(ap_CS_fsm_state2, grp_decode_regular_fu_193_baeState_0_constprop_o_ap_vld)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            baeState_0_constprop_o_ap_vld <= grp_decode_regular_fu_193_baeState_0_constprop_o_ap_vld;
        else 
            baeState_0_constprop_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ctxTables_address0 <= grp_decode_regular_fu_193_ctxTables_address0;
    ctxTables_ce0 <= grp_decode_regular_fu_193_ctxTables_ce0;
    ctxTables_d0 <= grp_decode_regular_fu_193_ctxTables_d0;
    ctxTables_we0 <= grp_decode_regular_fu_193_ctxTables_we0;
    grp_decode_regular_fu_193_ap_start <= grp_decode_regular_fu_193_ap_start_reg;
    icmp_ln1076_fu_347_p2 <= "1" when (unsigned(ret_fu_335_p3) < unsigned(baeState_0_constprop_i)) else "0";
    icmp_ln13_fu_221_p2 <= "1" when (p_read2 = ap_const_lv8_0) else "0";
    mode_offset_read_read_fu_88_p2 <= mode_offset;
    or_ln1543_fu_320_p2 <= (val_reg_136 or shl_ln_fu_312_p3);
    retVal_23_fu_241_p2 <= std_logic_vector(shift_right(unsigned(zext_ln14_fu_227_p1),to_integer(unsigned('0' & sext_ln14_fu_237_p1(31-1 downto 0)))));
    retVal_24_fu_247_p1 <= retVal_23_fu_241_p2(1 - 1 downto 0);
    retVal_fu_301_p3 <= (ap_const_lv1_0 & zext_ln42_fu_297_p1);
    ret_9_fu_366_p3 <= 
        ret_fu_335_p3 when (icmp_ln1076_fu_347_p2(0) = '1') else 
        sub_ln229_fu_353_p2;
    ret_fu_335_p3 <= (tmp_s_fu_326_p4 & or_ln1543_fu_320_p2);
        sext_ln14_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln14_fu_231_p2),32));

    shl_ln_fu_312_p3 <= (trunc_ln1543_fu_309_p1 & ap_const_lv1_0);
    sub_ln229_fu_353_p2 <= std_logic_vector(unsigned(ret_fu_335_p3) - unsigned(baeState_0_constprop_i));
    tmp_fu_289_p3 <= bStream_q0(7 downto 7);
    tmp_s_fu_326_p4 <= p_read(30 downto 8);
    trunc_ln1543_fu_309_p1 <= p_read(8 - 1 downto 0);
    xor_ln76_fu_359_p2 <= (icmp_ln1076_fu_347_p2 xor ap_const_lv1_1);
    zext_ln11_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(retVal_24_reg_438),9));
    zext_ln13_fu_217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read2),9));
    zext_ln14_fu_227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read3),32));
    zext_ln42_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_289_p3),8));
    zext_ln5_fu_251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read1),64));
end behav;
