
Cviceni6_DMA_HSE_Aktualni_USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b38  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08001cd0  08001cd0  00011cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001e1c  08001e1c  00011e1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001e20  08001e20  00011e20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  08001e24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00004030  20000068  08001e8c  00020068  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20004098  08001e8c  00024098  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  9 .debug_info   000048a3  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000c20  00000000  00000000  0002493b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000250  00000000  00000000  00025560  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001e8  00000000  00000000  000257b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001188  00000000  00000000  00025998  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000120f  00000000  00000000  00026b20  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00027d2f  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000d98  00000000  00000000  00027dac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000068 	.word	0x20000068
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08001cb8 	.word	0x08001cb8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000006c 	.word	0x2000006c
 80001d4:	08001cb8 	.word	0x08001cb8

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	4603      	mov	r3, r0
 80001f0:	6039      	str	r1, [r7, #0]
 80001f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80001f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	da0b      	bge.n	8000214 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001fc:	490d      	ldr	r1, [pc, #52]	; (8000234 <NVIC_SetPriority+0x4c>)
 80001fe:	79fb      	ldrb	r3, [r7, #7]
 8000200:	f003 030f 	and.w	r3, r3, #15
 8000204:	3b04      	subs	r3, #4
 8000206:	683a      	ldr	r2, [r7, #0]
 8000208:	b2d2      	uxtb	r2, r2
 800020a:	0112      	lsls	r2, r2, #4
 800020c:	b2d2      	uxtb	r2, r2
 800020e:	440b      	add	r3, r1
 8000210:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000212:	e009      	b.n	8000228 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000214:	4908      	ldr	r1, [pc, #32]	; (8000238 <NVIC_SetPriority+0x50>)
 8000216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800021a:	683a      	ldr	r2, [r7, #0]
 800021c:	b2d2      	uxtb	r2, r2
 800021e:	0112      	lsls	r2, r2, #4
 8000220:	b2d2      	uxtb	r2, r2
 8000222:	440b      	add	r3, r1
 8000224:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000228:	bf00      	nop
 800022a:	370c      	adds	r7, #12
 800022c:	46bd      	mov	sp, r7
 800022e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000232:	4770      	bx	lr
 8000234:	e000ed00 	.word	0xe000ed00
 8000238:	e000e100 	.word	0xe000e100

0800023c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b082      	sub	sp, #8
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	3b01      	subs	r3, #1
 8000248:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800024c:	d301      	bcc.n	8000252 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800024e:	2301      	movs	r3, #1
 8000250:	e00f      	b.n	8000272 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000252:	4a0a      	ldr	r2, [pc, #40]	; (800027c <SysTick_Config+0x40>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	3b01      	subs	r3, #1
 8000258:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800025a:	210f      	movs	r1, #15
 800025c:	f04f 30ff 	mov.w	r0, #4294967295
 8000260:	f7ff ffc2 	bl	80001e8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000264:	4b05      	ldr	r3, [pc, #20]	; (800027c <SysTick_Config+0x40>)
 8000266:	2200      	movs	r2, #0
 8000268:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800026a:	4b04      	ldr	r3, [pc, #16]	; (800027c <SysTick_Config+0x40>)
 800026c:	2207      	movs	r2, #7
 800026e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000270:	2300      	movs	r3, #0
}
 8000272:	4618      	mov	r0, r3
 8000274:	3708      	adds	r7, #8
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	e000e010 	.word	0xe000e010

08000280 <SysTick_Handler>:
uint8_t blok_src[BLOCK_BYTES_LEN];
uint8_t blok_dest[BLOCK_BYTES_LEN];

volatile uint32_t ticks = 0;

void SysTick_Handler(void) {
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
	ticks++;
 8000284:	4b04      	ldr	r3, [pc, #16]	; (8000298 <SysTick_Handler+0x18>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	3301      	adds	r3, #1
 800028a:	4a03      	ldr	r2, [pc, #12]	; (8000298 <SysTick_Handler+0x18>)
 800028c:	6013      	str	r3, [r2, #0]
}
 800028e:	bf00      	nop
 8000290:	46bd      	mov	sp, r7
 8000292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000296:	4770      	bx	lr
 8000298:	20000084 	.word	0x20000084

0800029c <main>:

int main(void) {
 800029c:	b590      	push	{r4, r7, lr}
 800029e:	b097      	sub	sp, #92	; 0x5c
 80002a0:	af02      	add	r7, sp, #8

	SystemCoreClockUpdate();
 80002a2:	f000 fec7 	bl	8001034 <SystemCoreClockUpdate>

	// za normálních okolností tohle tady nebude a bude to odkomentováno v usart.c !!!!!!!

	setvbuf(stdout,NULL,_IONBF,0); // datový proud, nepoviný parametr, typ(nebufrovat), délka v tomto pøípadì nesmyslný argument, takže nula
 80002a6:	4b95      	ldr	r3, [pc, #596]	; (80004fc <main+0x260>)
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	6898      	ldr	r0, [r3, #8]
 80002ac:	2300      	movs	r3, #0
 80002ae:	2202      	movs	r2, #2
 80002b0:	2100      	movs	r1, #0
 80002b2:	f001 f949 	bl	8001548 <setvbuf>
	setvbuf(stdin,NULL,_IONBF,0); // používám pro vstupní i výstupní (printf a podobnì všechno používá stdint/stdout)
 80002b6:	4b91      	ldr	r3, [pc, #580]	; (80004fc <main+0x260>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	6858      	ldr	r0, [r3, #4]
 80002bc:	2300      	movs	r3, #0
 80002be:	2202      	movs	r2, #2
 80002c0:	2100      	movs	r1, #0
 80002c2:	f001 f941 	bl	8001548 <setvbuf>

	for(int time = 0;time<2;time++)
 80002c6:	2300      	movs	r3, #0
 80002c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80002ca:	e172      	b.n	80005b2 <main+0x316>
	{

		if(time == 0)
 80002cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d112      	bne.n	80002f8 <main+0x5c>
		{
			// HSI 16 000 000

			SetClockHSI();
 80002d2:	f000 fda3 	bl	8000e1c <SetClockHSI>
			SysTick_Config(SystemCoreClock / 1000);
 80002d6:	4b8a      	ldr	r3, [pc, #552]	; (8000500 <main+0x264>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	4a8a      	ldr	r2, [pc, #552]	; (8000504 <main+0x268>)
 80002dc:	fba2 2303 	umull	r2, r3, r2, r3
 80002e0:	099b      	lsrs	r3, r3, #6
 80002e2:	4618      	mov	r0, r3
 80002e4:	f7ff ffaa 	bl	800023c <SysTick_Config>
			Usart2Initialization(38400);
 80002e8:	f44f 4016 	mov.w	r0, #38400	; 0x9600
 80002ec:	f000 f99a 	bl	8000624 <Usart2Initialization>
			puts("\nHSI 16Mhz  " __DATE__ " " __TIME__ "\r\n");
 80002f0:	4885      	ldr	r0, [pc, #532]	; (8000508 <main+0x26c>)
 80002f2:	f001 f8d9 	bl	80014a8 <puts>
 80002f6:	e00c      	b.n	8000312 <main+0x76>
		}
		else
		{
			// HSI 100 000 000

			SetClock100MHz(clockSourceHSE);
 80002f8:	2001      	movs	r0, #1
 80002fa:	f000 fc67 	bl	8000bcc <SetClock100MHz>
			SysTick_Config(100000000 / 1000);
 80002fe:	4883      	ldr	r0, [pc, #524]	; (800050c <main+0x270>)
 8000300:	f7ff ff9c 	bl	800023c <SysTick_Config>
			Usart2Initialization(38400);
 8000304:	f44f 4016 	mov.w	r0, #38400	; 0x9600
 8000308:	f000 f98c 	bl	8000624 <Usart2Initialization>
			puts("\nHSE 100Mhz  " __DATE__ " " __TIME__ "\r\n");
 800030c:	4880      	ldr	r0, [pc, #512]	; (8000510 <main+0x274>)
 800030e:	f001 f8cb 	bl	80014a8 <puts>
		}


	uint32_t t5 = 0;
 8000312:	2300      	movs	r3, #0
 8000314:	61bb      	str	r3, [r7, #24]
	uint32_t t4 = 0;
 8000316:	2300      	movs	r3, #0
 8000318:	617b      	str	r3, [r7, #20]
	uint32_t t2 = 0;
 800031a:	2300      	movs	r3, #0
 800031c:	613b      	str	r3, [r7, #16]
	uint32_t t3 = 0;
 800031e:	2300      	movs	r3, #0
 8000320:	60fb      	str	r3, [r7, #12]
	uint32_t t1 = 0;
 8000322:	2300      	movs	r3, #0
 8000324:	60bb      	str	r3, [r7, #8]

	t1 = ticks;
 8000326:	4b7b      	ldr	r3, [pc, #492]	; (8000514 <main+0x278>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < BLOCK_BYTES_LEN; i++) {
 800032c:	2300      	movs	r3, #0
 800032e:	64bb      	str	r3, [r7, #72]	; 0x48
 8000330:	e00e      	b.n	8000350 <main+0xb4>
		blok_src[i] = i; // naplneni zdrojového pole
 8000332:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000334:	b2d9      	uxtb	r1, r3
 8000336:	4a78      	ldr	r2, [pc, #480]	; (8000518 <main+0x27c>)
 8000338:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800033a:	4413      	add	r3, r2
 800033c:	460a      	mov	r2, r1
 800033e:	701a      	strb	r2, [r3, #0]
		blok_dest[i] = 0; // vynulovani ciloveho pole
 8000340:	4a76      	ldr	r2, [pc, #472]	; (800051c <main+0x280>)
 8000342:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000344:	4413      	add	r3, r2
 8000346:	2200      	movs	r2, #0
 8000348:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < BLOCK_BYTES_LEN; i++) {
 800034a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800034c:	3301      	adds	r3, #1
 800034e:	64bb      	str	r3, [r7, #72]	; 0x48
 8000350:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000352:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000356:	dbec      	blt.n	8000332 <main+0x96>
	}

	for (int x = 0; x < 100; x++) {
 8000358:	2300      	movs	r3, #0
 800035a:	647b      	str	r3, [r7, #68]	; 0x44
 800035c:	e015      	b.n	800038a <main+0xee>
		for (int i = 0; i < BLOCK_BYTES_LEN; i++)
 800035e:	2300      	movs	r3, #0
 8000360:	643b      	str	r3, [r7, #64]	; 0x40
 8000362:	e00b      	b.n	800037c <main+0xe0>
			blok_dest[i] = blok_src[i];
 8000364:	4a6c      	ldr	r2, [pc, #432]	; (8000518 <main+0x27c>)
 8000366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000368:	4413      	add	r3, r2
 800036a:	7819      	ldrb	r1, [r3, #0]
 800036c:	4a6b      	ldr	r2, [pc, #428]	; (800051c <main+0x280>)
 800036e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000370:	4413      	add	r3, r2
 8000372:	460a      	mov	r2, r1
 8000374:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < BLOCK_BYTES_LEN; i++)
 8000376:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000378:	3301      	adds	r3, #1
 800037a:	643b      	str	r3, [r7, #64]	; 0x40
 800037c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800037e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000382:	dbef      	blt.n	8000364 <main+0xc8>
	for (int x = 0; x < 100; x++) {
 8000384:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000386:	3301      	adds	r3, #1
 8000388:	647b      	str	r3, [r7, #68]	; 0x44
 800038a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800038c:	2b63      	cmp	r3, #99	; 0x63
 800038e:	dde6      	ble.n	800035e <main+0xc2>
	}

	t1 = ticks-t1;
 8000390:	4b60      	ldr	r3, [pc, #384]	; (8000514 <main+0x278>)
 8000392:	681a      	ldr	r2, [r3, #0]
 8000394:	68bb      	ldr	r3, [r7, #8]
 8000396:	1ad3      	subs	r3, r2, r3
 8000398:	60bb      	str	r3, [r7, #8]
	t2 = ticks;
 800039a:	4b5e      	ldr	r3, [pc, #376]	; (8000514 <main+0x278>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	613b      	str	r3, [r7, #16]

	for (int x = 0; x < 100; x++) {
 80003a0:	2300      	movs	r3, #0
 80003a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80003a4:	e018      	b.n	80003d8 <main+0x13c>
		uint8_t *pd = blok_dest, *ps = blok_src;
 80003a6:	4b5d      	ldr	r3, [pc, #372]	; (800051c <main+0x280>)
 80003a8:	63bb      	str	r3, [r7, #56]	; 0x38
 80003aa:	4b5b      	ldr	r3, [pc, #364]	; (8000518 <main+0x27c>)
 80003ac:	637b      	str	r3, [r7, #52]	; 0x34
		for (int i = 0; i < BLOCK_BYTES_LEN; i++) {
 80003ae:	2300      	movs	r3, #0
 80003b0:	633b      	str	r3, [r7, #48]	; 0x30
 80003b2:	e00a      	b.n	80003ca <main+0x12e>
			*pd++ = *ps++;
 80003b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80003b6:	1c5a      	adds	r2, r3, #1
 80003b8:	63ba      	str	r2, [r7, #56]	; 0x38
 80003ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80003bc:	1c51      	adds	r1, r2, #1
 80003be:	6379      	str	r1, [r7, #52]	; 0x34
 80003c0:	7812      	ldrb	r2, [r2, #0]
 80003c2:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < BLOCK_BYTES_LEN; i++) {
 80003c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80003c6:	3301      	adds	r3, #1
 80003c8:	633b      	str	r3, [r7, #48]	; 0x30
 80003ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80003cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80003d0:	dbf0      	blt.n	80003b4 <main+0x118>
	for (int x = 0; x < 100; x++) {
 80003d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80003d4:	3301      	adds	r3, #1
 80003d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80003d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80003da:	2b63      	cmp	r3, #99	; 0x63
 80003dc:	dde3      	ble.n	80003a6 <main+0x10a>
		}
	}

	t2 = ticks-t2;
 80003de:	4b4d      	ldr	r3, [pc, #308]	; (8000514 <main+0x278>)
 80003e0:	681a      	ldr	r2, [r3, #0]
 80003e2:	693b      	ldr	r3, [r7, #16]
 80003e4:	1ad3      	subs	r3, r2, r3
 80003e6:	613b      	str	r3, [r7, #16]
	t3 = ticks;
 80003e8:	4b4a      	ldr	r3, [pc, #296]	; (8000514 <main+0x278>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	60fb      	str	r3, [r7, #12]

	for (int x = 0; x < 100; x++) {
 80003ee:	2300      	movs	r3, #0
 80003f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80003f2:	e017      	b.n	8000424 <main+0x188>
		uint32_t *pd = (uint32_t *) blok_dest, *ps = (uint32_t *) blok_src,
 80003f4:	4b49      	ldr	r3, [pc, #292]	; (800051c <main+0x280>)
 80003f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80003f8:	4b47      	ldr	r3, [pc, #284]	; (8000518 <main+0x27c>)
 80003fa:	627b      	str	r3, [r7, #36]	; 0x24
				*pf = ps + BLOCK_BYTES_LEN / 4;
 80003fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003fe:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8000402:	607b      	str	r3, [r7, #4]
		while (ps < pf) {
 8000404:	e007      	b.n	8000416 <main+0x17a>
			*pd++ = *ps++;
 8000406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000408:	1d1a      	adds	r2, r3, #4
 800040a:	62ba      	str	r2, [r7, #40]	; 0x28
 800040c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800040e:	1d11      	adds	r1, r2, #4
 8000410:	6279      	str	r1, [r7, #36]	; 0x24
 8000412:	6812      	ldr	r2, [r2, #0]
 8000414:	601a      	str	r2, [r3, #0]
		while (ps < pf) {
 8000416:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	429a      	cmp	r2, r3
 800041c:	d3f3      	bcc.n	8000406 <main+0x16a>
	for (int x = 0; x < 100; x++) {
 800041e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000420:	3301      	adds	r3, #1
 8000422:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000426:	2b63      	cmp	r3, #99	; 0x63
 8000428:	dde4      	ble.n	80003f4 <main+0x158>
		}
	}
	t3 = ticks - t3;
 800042a:	4b3a      	ldr	r3, [pc, #232]	; (8000514 <main+0x278>)
 800042c:	681a      	ldr	r2, [r3, #0]
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	1ad3      	subs	r3, r2, r3
 8000432:	60fb      	str	r3, [r7, #12]

	// Teï pomocí DMA: ///////////////////////////////

	if (!(RCC->AHB1ENR & RCC_AHB1ENR_DMA2EN)) {
 8000434:	4b3a      	ldr	r3, [pc, #232]	; (8000520 <main+0x284>)
 8000436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000438:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800043c:	2b00      	cmp	r3, #0
 800043e:	d111      	bne.n	8000464 <main+0x1c8>
		RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8000440:	4a37      	ldr	r2, [pc, #220]	; (8000520 <main+0x284>)
 8000442:	4b37      	ldr	r3, [pc, #220]	; (8000520 <main+0x284>)
 8000444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000446:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800044a:	6313      	str	r3, [r2, #48]	; 0x30
		RCC->AHB1RSTR |= RCC_AHB1RSTR_DMA2RST;
 800044c:	4a34      	ldr	r2, [pc, #208]	; (8000520 <main+0x284>)
 800044e:	4b34      	ldr	r3, [pc, #208]	; (8000520 <main+0x284>)
 8000450:	691b      	ldr	r3, [r3, #16]
 8000452:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000456:	6113      	str	r3, [r2, #16]
		RCC->AHB1RSTR &= ~RCC_AHB1RSTR_DMA2RST;
 8000458:	4a31      	ldr	r2, [pc, #196]	; (8000520 <main+0x284>)
 800045a:	4b31      	ldr	r3, [pc, #196]	; (8000520 <main+0x284>)
 800045c:	691b      	ldr	r3, [r3, #16]
 800045e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000462:	6113      	str	r3, [r2, #16]
	}

	DMA2_Stream6->CR &= DMA_SxCR_EN; // EN = 0 !!, jinak nepujdou zmeny
 8000464:	4a2f      	ldr	r2, [pc, #188]	; (8000524 <main+0x288>)
 8000466:	4b2f      	ldr	r3, [pc, #188]	; (8000524 <main+0x288>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	f003 0301 	and.w	r3, r3, #1
 800046e:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR = 0 | DMA_SxCR_CHSEL_2 // CHSEL = 100
 8000470:	4b2c      	ldr	r3, [pc, #176]	; (8000524 <main+0x288>)
 8000472:	4a2d      	ldr	r2, [pc, #180]	; (8000528 <main+0x28c>)
 8000474:	601a      	str	r2, [r3, #0]
			| DMA_SxCR_PSIZE_1 // PSIZE = 10
			| DMA_SxCR_MINC // MINC = 1 = memory increment
			| DMA_SxCR_PINC // PINC = 0
			| DMA_SxCR_DIR_1 // DIR = 10 = memory 2 mem = PAR 2 M0AR
	;
	DMA2_Stream6->PAR = (uint32_t) blok_src;
 8000476:	4b2b      	ldr	r3, [pc, #172]	; (8000524 <main+0x288>)
 8000478:	4a27      	ldr	r2, [pc, #156]	; (8000518 <main+0x27c>)
 800047a:	609a      	str	r2, [r3, #8]
	DMA2_Stream6->M0AR = (uint32_t) blok_dest;
 800047c:	4b29      	ldr	r3, [pc, #164]	; (8000524 <main+0x288>)
 800047e:	4a27      	ldr	r2, [pc, #156]	; (800051c <main+0x280>)
 8000480:	60da      	str	r2, [r3, #12]

	t4 = ticks;
 8000482:	4b24      	ldr	r3, [pc, #144]	; (8000514 <main+0x278>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	617b      	str	r3, [r7, #20]

	for (int x = 0; x < 100; x++) {
 8000488:	2300      	movs	r3, #0
 800048a:	623b      	str	r3, [r7, #32]
 800048c:	e027      	b.n	80004de <main+0x242>

	DMA2_Stream6->NDTR = BLOCK_BYTES_LEN;
 800048e:	4b25      	ldr	r3, [pc, #148]	; (8000524 <main+0x288>)
 8000490:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000494:	605a      	str	r2, [r3, #4]
	DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6
 8000496:	4b25      	ldr	r3, [pc, #148]	; (800052c <main+0x290>)
 8000498:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 800049c:	60da      	str	r2, [r3, #12]
			| DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;

	DMA2_Stream6->CR |= DMA_SxCR_EN;
 800049e:	4a21      	ldr	r2, [pc, #132]	; (8000524 <main+0x288>)
 80004a0:	4b20      	ldr	r3, [pc, #128]	; (8000524 <main+0x288>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	f043 0301 	orr.w	r3, r3, #1
 80004a8:	6013      	str	r3, [r2, #0]
	while (!(DMA2->HISR & DMA_HISR_TCIF6))
 80004aa:	bf00      	nop
 80004ac:	4b1f      	ldr	r3, [pc, #124]	; (800052c <main+0x290>)
 80004ae:	685b      	ldr	r3, [r3, #4]
 80004b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d0f9      	beq.n	80004ac <main+0x210>
		;
	DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 80004b8:	4a1a      	ldr	r2, [pc, #104]	; (8000524 <main+0x288>)
 80004ba:	4b1a      	ldr	r3, [pc, #104]	; (8000524 <main+0x288>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	f023 0301 	bic.w	r3, r3, #1
 80004c2:	6013      	str	r3, [r2, #0]
	DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6
 80004c4:	4b19      	ldr	r3, [pc, #100]	; (800052c <main+0x290>)
 80004c6:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80004ca:	60da      	str	r2, [r3, #12]
			| DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;

	USART2->CR3 &= ~USART_CR3_DMAT;
 80004cc:	4a18      	ldr	r2, [pc, #96]	; (8000530 <main+0x294>)
 80004ce:	4b18      	ldr	r3, [pc, #96]	; (8000530 <main+0x294>)
 80004d0:	695b      	ldr	r3, [r3, #20]
 80004d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80004d6:	6153      	str	r3, [r2, #20]
	for (int x = 0; x < 100; x++) {
 80004d8:	6a3b      	ldr	r3, [r7, #32]
 80004da:	3301      	adds	r3, #1
 80004dc:	623b      	str	r3, [r7, #32]
 80004de:	6a3b      	ldr	r3, [r7, #32]
 80004e0:	2b63      	cmp	r3, #99	; 0x63
 80004e2:	ddd4      	ble.n	800048e <main+0x1f2>
	}
	t4 = ticks-t4;
 80004e4:	4b0b      	ldr	r3, [pc, #44]	; (8000514 <main+0x278>)
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	697b      	ldr	r3, [r7, #20]
 80004ea:	1ad3      	subs	r3, r2, r3
 80004ec:	617b      	str	r3, [r7, #20]

	t5 = ticks;
 80004ee:	4b09      	ldr	r3, [pc, #36]	; (8000514 <main+0x278>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	61bb      	str	r3, [r7, #24]

	for (int x = 0; x < 100; x++) {
 80004f4:	2300      	movs	r3, #0
 80004f6:	61fb      	str	r3, [r7, #28]
 80004f8:	e044      	b.n	8000584 <main+0x2e8>
 80004fa:	bf00      	nop
 80004fc:	20000004 	.word	0x20000004
 8000500:	20000000 	.word	0x20000000
 8000504:	10624dd3 	.word	0x10624dd3
 8000508:	08001cd0 	.word	0x08001cd0
 800050c:	000186a0 	.word	0x000186a0
 8000510:	08001cf4 	.word	0x08001cf4
 8000514:	20000084 	.word	0x20000084
 8000518:	20000094 	.word	0x20000094
 800051c:	20002094 	.word	0x20002094
 8000520:	40023800 	.word	0x40023800
 8000524:	400264a0 	.word	0x400264a0
 8000528:	08005680 	.word	0x08005680
 800052c:	40026400 	.word	0x40026400
 8000530:	40004400 	.word	0x40004400

	DMA2_Stream6->NDTR = BLOCK_BYTES_LEN / 4;
 8000534:	4b21      	ldr	r3, [pc, #132]	; (80005bc <main+0x320>)
 8000536:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800053a:	605a      	str	r2, [r3, #4]
	DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6
 800053c:	4b20      	ldr	r3, [pc, #128]	; (80005c0 <main+0x324>)
 800053e:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000542:	60da      	str	r2, [r3, #12]
			| DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;

	DMA2_Stream6->CR |= DMA_SxCR_EN;
 8000544:	4a1d      	ldr	r2, [pc, #116]	; (80005bc <main+0x320>)
 8000546:	4b1d      	ldr	r3, [pc, #116]	; (80005bc <main+0x320>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	f043 0301 	orr.w	r3, r3, #1
 800054e:	6013      	str	r3, [r2, #0]
	while (!(DMA2->HISR & DMA_HISR_TCIF6))
 8000550:	bf00      	nop
 8000552:	4b1b      	ldr	r3, [pc, #108]	; (80005c0 <main+0x324>)
 8000554:	685b      	ldr	r3, [r3, #4]
 8000556:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800055a:	2b00      	cmp	r3, #0
 800055c:	d0f9      	beq.n	8000552 <main+0x2b6>
		;
	DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 800055e:	4a17      	ldr	r2, [pc, #92]	; (80005bc <main+0x320>)
 8000560:	4b16      	ldr	r3, [pc, #88]	; (80005bc <main+0x320>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	f023 0301 	bic.w	r3, r3, #1
 8000568:	6013      	str	r3, [r2, #0]
	DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6
 800056a:	4b15      	ldr	r3, [pc, #84]	; (80005c0 <main+0x324>)
 800056c:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000570:	60da      	str	r2, [r3, #12]
			| DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;

	USART2->CR3 &= ~USART_CR3_DMAT;
 8000572:	4a14      	ldr	r2, [pc, #80]	; (80005c4 <main+0x328>)
 8000574:	4b13      	ldr	r3, [pc, #76]	; (80005c4 <main+0x328>)
 8000576:	695b      	ldr	r3, [r3, #20]
 8000578:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800057c:	6153      	str	r3, [r2, #20]
	for (int x = 0; x < 100; x++) {
 800057e:	69fb      	ldr	r3, [r7, #28]
 8000580:	3301      	adds	r3, #1
 8000582:	61fb      	str	r3, [r7, #28]
 8000584:	69fb      	ldr	r3, [r7, #28]
 8000586:	2b63      	cmp	r3, #99	; 0x63
 8000588:	ddd4      	ble.n	8000534 <main+0x298>
	}
	t5 = ticks-t5;
 800058a:	4b0f      	ldr	r3, [pc, #60]	; (80005c8 <main+0x32c>)
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	69bb      	ldr	r3, [r7, #24]
 8000590:	1ad3      	subs	r3, r2, r3
 8000592:	61bb      	str	r3, [r7, #24]

	///////////////////////////////////////////////////

	printf("Pres hranate zavorky: %d\nPres ukazatel na byte: %d\nPres ukazatele na 32bit najednou: %d\nPres DMA po jednom byte: %d\nPres DMA po 4 byte: %d\n",(int) t1, (int) t2, (int) t3, (int) t4, (int) t5);
 8000594:	68b9      	ldr	r1, [r7, #8]
 8000596:	6938      	ldr	r0, [r7, #16]
 8000598:	68fc      	ldr	r4, [r7, #12]
 800059a:	697b      	ldr	r3, [r7, #20]
 800059c:	69ba      	ldr	r2, [r7, #24]
 800059e:	9201      	str	r2, [sp, #4]
 80005a0:	9300      	str	r3, [sp, #0]
 80005a2:	4623      	mov	r3, r4
 80005a4:	4602      	mov	r2, r0
 80005a6:	4809      	ldr	r0, [pc, #36]	; (80005cc <main+0x330>)
 80005a8:	f000 ff34 	bl	8001414 <iprintf>
	for(int time = 0;time<2;time++)
 80005ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80005ae:	3301      	adds	r3, #1
 80005b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80005b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	f77f ae89 	ble.w	80002cc <main+0x30>
	}
	while (1) {
 80005ba:	e7fe      	b.n	80005ba <main+0x31e>
 80005bc:	400264a0 	.word	0x400264a0
 80005c0:	40026400 	.word	0x40026400
 80005c4:	40004400 	.word	0x40004400
 80005c8:	20000084 	.word	0x20000084
 80005cc:	08001d18 	.word	0x08001d18

080005d0 <Usart2Send>:
 */

#include "nucleo_usart.h"

int Usart2Send(char c) //vstup znak ktery se ma odeslat, navratova hodnota int znak ktery se odesilal
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	71fb      	strb	r3, [r7, #7]

	//Flag TXE je nastaven do jednicky pokud je prazdny datovy registr, tudíž mùžeme zaèíst odesílat data, flag se automaticky nuluje když se datový registr zaplní
	// vlastnì øiká èekej dokud nebude volno, chtìlo by to ochranu protože když tuhle funkci zavolám a usart bude vypnutý, nikdy tento jev nenastane a bude to vlastnì while(true)
	while (!(USART2->SR & USART_SR_TXE)) {
 80005da:	bf00      	nop
 80005dc:	4b07      	ldr	r3, [pc, #28]	; (80005fc <Usart2Send+0x2c>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d0f9      	beq.n	80005dc <Usart2Send+0xc>
		// TXE nemusim nulovat, dela to sam ze zapisu nove data
	}
	USART2->DR = c; // do datového registru vložím znak který chci odeslat
 80005e8:	4a04      	ldr	r2, [pc, #16]	; (80005fc <Usart2Send+0x2c>)
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	6053      	str	r3, [r2, #4]
	return c;
 80005ee:	79fb      	ldrb	r3, [r7, #7]
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr
 80005fc:	40004400 	.word	0x40004400

08000600 <Usart2Recived>:
		Usart2Send(*txt); // na konci je ukoncovaci nula(jakože prázdný data)
		txt++;
	}
}

int Usart2Recived(void) {
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
	while (!(USART2->SR & USART_SR_RXNE)) {
 8000604:	bf00      	nop
 8000606:	4b06      	ldr	r3, [pc, #24]	; (8000620 <Usart2Recived+0x20>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	f003 0320 	and.w	r3, r3, #32
 800060e:	2b00      	cmp	r3, #0
 8000610:	d0f9      	beq.n	8000606 <Usart2Recived+0x6>
		// RXNE nemusim nulovat, dela to sam když data vyètu, když je nevyètu, nulovat se nebude
	}
	return USART2->DR;
 8000612:	4b03      	ldr	r3, [pc, #12]	; (8000620 <Usart2Recived+0x20>)
 8000614:	685b      	ldr	r3, [r3, #4]
}
 8000616:	4618      	mov	r0, r3
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr
 8000620:	40004400 	.word	0x40004400

08000624 <Usart2Initialization>:
bool IsUsart2Recived(void) {
	return (USART2->SR & USART_SR_RXNE) != 0; // testování jestli jsou nìjaká data k pøeètení
}


void Usart2Initialization(int baudRate){ // baud zatim nefunkcni
 8000624:	b580      	push	{r7, lr}
 8000626:	b088      	sub	sp, #32
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

	if (!(RCC->APB1ENR & RCC_APB1ENR_USART2EN)) // neni povolen USART2
 800062c:	4b32      	ldr	r3, [pc, #200]	; (80006f8 <Usart2Initialization+0xd4>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000630:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000634:	2b00      	cmp	r3, #0
 8000636:	d111      	bne.n	800065c <Usart2Initialization+0x38>
	{
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8000638:	4a2f      	ldr	r2, [pc, #188]	; (80006f8 <Usart2Initialization+0xd4>)
 800063a:	4b2f      	ldr	r3, [pc, #188]	; (80006f8 <Usart2Initialization+0xd4>)
 800063c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800063e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000642:	6413      	str	r3, [r2, #64]	; 0x40
		RCC->APB1RSTR |= RCC_APB1RSTR_USART2RST;
 8000644:	4a2c      	ldr	r2, [pc, #176]	; (80006f8 <Usart2Initialization+0xd4>)
 8000646:	4b2c      	ldr	r3, [pc, #176]	; (80006f8 <Usart2Initialization+0xd4>)
 8000648:	6a1b      	ldr	r3, [r3, #32]
 800064a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800064e:	6213      	str	r3, [r2, #32]
		RCC->APB1RSTR &= ~RCC_APB1RSTR_USART2RST;
 8000650:	4a29      	ldr	r2, [pc, #164]	; (80006f8 <Usart2Initialization+0xd4>)
 8000652:	4b29      	ldr	r3, [pc, #164]	; (80006f8 <Usart2Initialization+0xd4>)
 8000654:	6a1b      	ldr	r3, [r3, #32]
 8000656:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800065a:	6213      	str	r3, [r2, #32]
	}

	// v nucleo schematu lze najit ze USART TX a USART RX (ètení z procesoru, zápis do nìj) je na pinech PA2 a PA3
	GPIOConfigurePin(GPIOA, 2, ioPortAlternatrPushPull); // vysílání procesoru
 800065c:	2206      	movs	r2, #6
 800065e:	2102      	movs	r1, #2
 8000660:	4826      	ldr	r0, [pc, #152]	; (80006fc <Usart2Initialization+0xd8>)
 8000662:	f000 f879 	bl	8000758 <GPIOConfigurePin>
	GPIOConfigureAlternativFunction(GPIOA, 2, 7); // z DS kap. 4 table 9 je vidìt že pro PA2 resp. 3 je USART2 nastaven na alternativní funkci 7
 8000666:	2207      	movs	r2, #7
 8000668:	2102      	movs	r1, #2
 800066a:	4824      	ldr	r0, [pc, #144]	; (80006fc <Usart2Initialization+0xd8>)
 800066c:	f000 f9f2 	bl	8000a54 <GPIOConfigureAlternativFunction>
	GPIOConfigurePin(GPIOA, 3, ioPortAlternatrPushPull); // pøíjem procesoru, pro pøíjem vede cesta jinudy takže nezáleží jestli push pull nebo openDrain
 8000670:	2206      	movs	r2, #6
 8000672:	2103      	movs	r1, #3
 8000674:	4821      	ldr	r0, [pc, #132]	; (80006fc <Usart2Initialization+0xd8>)
 8000676:	f000 f86f 	bl	8000758 <GPIOConfigurePin>
	GPIOConfigureAlternativFunction(GPIOA, 3, 7);
 800067a:	2207      	movs	r2, #7
 800067c:	2103      	movs	r1, #3
 800067e:	481f      	ldr	r0, [pc, #124]	; (80006fc <Usart2Initialization+0xd8>)
 8000680:	f000 f9e8 	bl	8000a54 <GPIOConfigureAlternativFunction>
// do teï jsme nastavovali GPIO na USART, ale teï musíme nastavit samotnou periferii USART

	USART2->CR1 = USART_CR1_RE | USART_CR1_TE; // Do konfiguraèního registru jedna "zapnu" recived(pøijmání) a transmit (vysílání)
 8000684:	4b1e      	ldr	r3, [pc, #120]	; (8000700 <Usart2Initialization+0xdc>)
 8000686:	220c      	movs	r2, #12
 8000688:	60da      	str	r2, [r3, #12]
	USART2->CR2 = 0; // nic nenastavujeme zatím
 800068a:	4b1d      	ldr	r3, [pc, #116]	; (8000700 <Usart2Initialization+0xdc>)
 800068c:	2200      	movs	r2, #0
 800068e:	611a      	str	r2, [r3, #16]
	USART2->CR3 = 0; // nic nenastavujeme zatím
 8000690:	4b1b      	ldr	r3, [pc, #108]	; (8000700 <Usart2Initialization+0xdc>)
 8000692:	2200      	movs	r2, #0
 8000694:	615a      	str	r2, [r3, #20]

	uint sampling = (USART2->CR1 & USART_CR1_OVER8) ? 8 : 16;
 8000696:	4b1a      	ldr	r3, [pc, #104]	; (8000700 <Usart2Initialization+0xdc>)
 8000698:	68db      	ldr	r3, [r3, #12]
 800069a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <Usart2Initialization+0x82>
 80006a2:	2308      	movs	r3, #8
 80006a4:	e000      	b.n	80006a8 <Usart2Initialization+0x84>
 80006a6:	2310      	movs	r3, #16
 80006a8:	61fb      	str	r3, [r7, #28]
	uint32_t apb1, mant, tmp, frac;
	apb1 = GetBusClock(busClockAPB1);
 80006aa:	2001      	movs	r0, #1
 80006ac:	f000 fa0e 	bl	8000acc <GetBusClock>
 80006b0:	61b8      	str	r0, [r7, #24]
	mant = apb1 * 16 / (sampling * baudRate); // v setinach
 80006b2:	69bb      	ldr	r3, [r7, #24]
 80006b4:	011a      	lsls	r2, r3, #4
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	69f9      	ldr	r1, [r7, #28]
 80006ba:	fb01 f303 	mul.w	r3, r1, r3
 80006be:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c2:	617b      	str	r3, [r7, #20]
	tmp = mant / 16;
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	091b      	lsrs	r3, r3, #4
 80006c8:	613b      	str	r3, [r7, #16]
	frac = mant -(tmp * 16); // zbyvajici cast 0-99 nutno prevest na 0-15
 80006ca:	693b      	ldr	r3, [r7, #16]
 80006cc:	011b      	lsls	r3, r3, #4
 80006ce:	697a      	ldr	r2, [r7, #20]
 80006d0:	1ad3      	subs	r3, r2, r3
 80006d2:	60fb      	str	r3, [r7, #12]
	//frac = ((((frac * sampling) + 50) / 100)); // +50 kvùli zaokrouhlovani oøezem intu
	USART2->BRR = (tmp << 4) | (frac & 0x0f); // mantisa vyssich 12b, zlomek dolni 4b, celkem 16b
 80006d4:	490a      	ldr	r1, [pc, #40]	; (8000700 <Usart2Initialization+0xdc>)
 80006d6:	693b      	ldr	r3, [r7, #16]
 80006d8:	011a      	lsls	r2, r3, #4
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	f003 030f 	and.w	r3, r3, #15
 80006e0:	4313      	orrs	r3, r2
 80006e2:	608b      	str	r3, [r1, #8]

	USART2->CR1 |= USART_CR1_UE; // nakonec povoluji usart
 80006e4:	4a06      	ldr	r2, [pc, #24]	; (8000700 <Usart2Initialization+0xdc>)
 80006e6:	4b06      	ldr	r3, [pc, #24]	; (8000700 <Usart2Initialization+0xdc>)
 80006e8:	68db      	ldr	r3, [r3, #12]
 80006ea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80006ee:	60d3      	str	r3, [r2, #12]


	//setvbuf(stdout,NULL,_IONBF,0); // datový proud, nepoviný parametr, typ(nebufrovat), délka v tomto pøípadì nesmyslný argument, takže nula
	//setvbuf(stdin,NULL,_IONBF,0); // používám pro vstupní i výstupní (printf a podobnì všechno používá stdint/stdout)
}
 80006f0:	bf00      	nop
 80006f2:	3720      	adds	r7, #32
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	40023800 	.word	0x40023800
 80006fc:	40020000 	.word	0x40020000
 8000700:	40004400 	.word	0x40004400

08000704 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000704:	f8df d034 	ldr.w	sp, [pc, #52]	; 800073c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000708:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800070a:	e003      	b.n	8000714 <LoopCopyDataInit>

0800070c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800070c:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800070e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000710:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000712:	3104      	adds	r1, #4

08000714 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000714:	480b      	ldr	r0, [pc, #44]	; (8000744 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000716:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000718:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800071a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800071c:	d3f6      	bcc.n	800070c <CopyDataInit>
  ldr  r2, =_sbss
 800071e:	4a0b      	ldr	r2, [pc, #44]	; (800074c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000720:	e002      	b.n	8000728 <LoopFillZerobss>

08000722 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000722:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000724:	f842 3b04 	str.w	r3, [r2], #4

08000728 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000728:	4b09      	ldr	r3, [pc, #36]	; (8000750 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800072a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800072c:	d3f9      	bcc.n	8000722 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800072e:	f000 fc4b 	bl	8000fc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000732:	f000 fee5 	bl	8001500 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000736:	f7ff fdb1 	bl	800029c <main>
  bx  lr    
 800073a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800073c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000740:	08001e24 	.word	0x08001e24
  ldr  r0, =_sdata
 8000744:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000748:	20000068 	.word	0x20000068
  ldr  r2, =_sbss
 800074c:	20000068 	.word	0x20000068
  ldr  r3, = _ebss
 8000750:	20004098 	.word	0x20004098

08000754 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000754:	e7fe      	b.n	8000754 <ADC_IRQHandler>
	...

08000758 <GPIOConfigurePin>:
 *      Author: Lapunik
 */
#include "stm_core.h"

bool GPIOConfigurePin(GPIO_TypeDef *gpio,uint32_t bitNumber, ioPortMode mode) // konfigurace GPIO do pøedpøipravených stavù
{
 8000758:	b480      	push	{r7}
 800075a:	b087      	sub	sp, #28
 800075c:	af00      	add	r7, sp, #0
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	60b9      	str	r1, [r7, #8]
 8000762:	4613      	mov	r3, r2
 8000764:	71fb      	strb	r3, [r7, #7]

	uint32_t enableMask = 0;
 8000766:	2300      	movs	r3, #0
 8000768:	617b      	str	r3, [r7, #20]
	uint32_t resetMask = 0;
 800076a:	2300      	movs	r3, #0
 800076c:	613b      	str	r3, [r7, #16]

	switch((uint32_t)gpio) // je potøeba zapnout hodiny podle toho který gpio chceme vyuzivat => ulozime bity pro reset a pro zapnuti do masek a pote masku aplikujeme
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	4a99      	ldr	r2, [pc, #612]	; (80009d8 <GPIOConfigurePin+0x280>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d01d      	beq.n	80007b2 <GPIOConfigurePin+0x5a>
 8000776:	4a98      	ldr	r2, [pc, #608]	; (80009d8 <GPIOConfigurePin+0x280>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d806      	bhi.n	800078a <GPIOConfigurePin+0x32>
 800077c:	4a97      	ldr	r2, [pc, #604]	; (80009dc <GPIOConfigurePin+0x284>)
 800077e:	4293      	cmp	r3, r2
 8000780:	d00d      	beq.n	800079e <GPIOConfigurePin+0x46>
 8000782:	4a97      	ldr	r2, [pc, #604]	; (80009e0 <GPIOConfigurePin+0x288>)
 8000784:	4293      	cmp	r3, r2
 8000786:	d00f      	beq.n	80007a8 <GPIOConfigurePin+0x50>
 8000788:	e027      	b.n	80007da <GPIOConfigurePin+0x82>
 800078a:	4a96      	ldr	r2, [pc, #600]	; (80009e4 <GPIOConfigurePin+0x28c>)
 800078c:	4293      	cmp	r3, r2
 800078e:	d01a      	beq.n	80007c6 <GPIOConfigurePin+0x6e>
 8000790:	4a95      	ldr	r2, [pc, #596]	; (80009e8 <GPIOConfigurePin+0x290>)
 8000792:	4293      	cmp	r3, r2
 8000794:	d01c      	beq.n	80007d0 <GPIOConfigurePin+0x78>
 8000796:	4a95      	ldr	r2, [pc, #596]	; (80009ec <GPIOConfigurePin+0x294>)
 8000798:	4293      	cmp	r3, r2
 800079a:	d00f      	beq.n	80007bc <GPIOConfigurePin+0x64>
 800079c:	e01d      	b.n	80007da <GPIOConfigurePin+0x82>
	{
	case (uint32_t)GPIOA: // GPIOA je definovana konstanta ve formátu "ukazatel", proto msím pøetypovat na celoèíselnou hodnotu
        enableMask = RCC_AHB1ENR_GPIOAEN;
 800079e:	2301      	movs	r3, #1
 80007a0:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOARST;
 80007a2:	2301      	movs	r3, #1
 80007a4:	613b      	str	r3, [r7, #16]
	break;
 80007a6:	e018      	b.n	80007da <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOB:
        enableMask = RCC_AHB1ENR_GPIOBEN;
 80007a8:	2302      	movs	r3, #2
 80007aa:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOBRST;
 80007ac:	2302      	movs	r3, #2
 80007ae:	613b      	str	r3, [r7, #16]
	break;
 80007b0:	e013      	b.n	80007da <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOC:
        enableMask = RCC_AHB1ENR_GPIOCEN;
 80007b2:	2304      	movs	r3, #4
 80007b4:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOCRST;
 80007b6:	2304      	movs	r3, #4
 80007b8:	613b      	str	r3, [r7, #16]
	break;
 80007ba:	e00e      	b.n	80007da <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOD:
        enableMask = RCC_AHB1ENR_GPIODEN;
 80007bc:	2308      	movs	r3, #8
 80007be:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIODRST;
 80007c0:	2308      	movs	r3, #8
 80007c2:	613b      	str	r3, [r7, #16]
	break;
 80007c4:	e009      	b.n	80007da <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOE:
        enableMask = RCC_AHB1ENR_GPIOEEN;
 80007c6:	2310      	movs	r3, #16
 80007c8:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOERST;
 80007ca:	2310      	movs	r3, #16
 80007cc:	613b      	str	r3, [r7, #16]
	break;
 80007ce:	e004      	b.n	80007da <GPIOConfigurePin+0x82>
        enableMask = RCC_AHB1ENR_GPIOGEN;
        resetMask = RCC_AHB1RSTR_GPIOGRST;
	break;
#endif
	case (uint32_t)GPIOH:
        enableMask = RCC_AHB1ENR_GPIOHEN;
 80007d0:	2380      	movs	r3, #128	; 0x80
 80007d2:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOHRST;
 80007d4:	2380      	movs	r3, #128	; 0x80
 80007d6:	613b      	str	r3, [r7, #16]
	break;
 80007d8:	bf00      	nop

	}

	if((resetMask == 0)||(enableMask == 0)) // pokud se do masek neuložila žádná hodnota, ukonèi konfiguraci a vrat zpravu false o neúspìchu
 80007da:	693b      	ldr	r3, [r7, #16]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d002      	beq.n	80007e6 <GPIOConfigurePin+0x8e>
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d101      	bne.n	80007ea <GPIOConfigurePin+0x92>
	{
		return false;
 80007e6:	2300      	movs	r3, #0
 80007e8:	e12d      	b.n	8000a46 <GPIOConfigurePin+0x2ee>
	}
	else
	{
		  if(!(RCC -> AHB1ENR & enableMask)) // jestliže nejsou masky prázdné, použi je pro nastavení hodin
 80007ea:	4b81      	ldr	r3, [pc, #516]	; (80009f0 <GPIOConfigurePin+0x298>)
 80007ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007ee:	697b      	ldr	r3, [r7, #20]
 80007f0:	4013      	ands	r3, r2
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d112      	bne.n	800081c <GPIOConfigurePin+0xc4>
		  {
		    RCC->AHB1ENR |= enableMask;
 80007f6:	497e      	ldr	r1, [pc, #504]	; (80009f0 <GPIOConfigurePin+0x298>)
 80007f8:	4b7d      	ldr	r3, [pc, #500]	; (80009f0 <GPIOConfigurePin+0x298>)
 80007fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	4313      	orrs	r3, r2
 8000800:	630b      	str	r3, [r1, #48]	; 0x30
		    RCC->AHB1RSTR |= resetMask;
 8000802:	497b      	ldr	r1, [pc, #492]	; (80009f0 <GPIOConfigurePin+0x298>)
 8000804:	4b7a      	ldr	r3, [pc, #488]	; (80009f0 <GPIOConfigurePin+0x298>)
 8000806:	691a      	ldr	r2, [r3, #16]
 8000808:	693b      	ldr	r3, [r7, #16]
 800080a:	4313      	orrs	r3, r2
 800080c:	610b      	str	r3, [r1, #16]
		    RCC->AHB1RSTR &= ~resetMask;
 800080e:	4978      	ldr	r1, [pc, #480]	; (80009f0 <GPIOConfigurePin+0x298>)
 8000810:	4b77      	ldr	r3, [pc, #476]	; (80009f0 <GPIOConfigurePin+0x298>)
 8000812:	691a      	ldr	r2, [r3, #16]
 8000814:	693b      	ldr	r3, [r7, #16]
 8000816:	43db      	mvns	r3, r3
 8000818:	4013      	ands	r3, r2
 800081a:	610b      	str	r3, [r1, #16]
		  }
	}

gpio -> MODER &= ~(0x03 << (bitNumber*2)); // vynulovani zdvojených bitu pøed nastavováním (kdyby nìkde byla kombinace 10 a já tam ORoval 01 tak vysledna kombinace je 11 misto 01)...u registru kde se nastavuje pouze jeden bit toho nehrozí
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	68ba      	ldr	r2, [r7, #8]
 8000822:	0052      	lsls	r2, r2, #1
 8000824:	2103      	movs	r1, #3
 8000826:	fa01 f202 	lsl.w	r2, r1, r2
 800082a:	43d2      	mvns	r2, r2
 800082c:	401a      	ands	r2, r3
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	601a      	str	r2, [r3, #0]
gpio -> PUPDR &= ~(0x03 << (bitNumber*2));
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	68db      	ldr	r3, [r3, #12]
 8000836:	68ba      	ldr	r2, [r7, #8]
 8000838:	0052      	lsls	r2, r2, #1
 800083a:	2103      	movs	r1, #3
 800083c:	fa01 f202 	lsl.w	r2, r1, r2
 8000840:	43d2      	mvns	r2, r2
 8000842:	401a      	ands	r2, r3
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	60da      	str	r2, [r3, #12]
gpio -> OSPEEDR &= ~(0x03 << (bitNumber*2));
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	689b      	ldr	r3, [r3, #8]
 800084c:	68ba      	ldr	r2, [r7, #8]
 800084e:	0052      	lsls	r2, r2, #1
 8000850:	2103      	movs	r1, #3
 8000852:	fa01 f202 	lsl.w	r2, r1, r2
 8000856:	43d2      	mvns	r2, r2
 8000858:	401a      	ands	r2, r3
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	609a      	str	r2, [r3, #8]


switch(mode)
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	2b07      	cmp	r3, #7
 8000862:	f200 80ef 	bhi.w	8000a44 <GPIOConfigurePin+0x2ec>
 8000866:	a201      	add	r2, pc, #4	; (adr r2, 800086c <GPIOConfigurePin+0x114>)
 8000868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800086c:	0800088d 	.word	0x0800088d
 8000870:	080008df 	.word	0x080008df
 8000874:	0800092f 	.word	0x0800092f
 8000878:	08000945 	.word	0x08000945
 800087c:	0800095b 	.word	0x0800095b
 8000880:	08000971 	.word	0x08000971
 8000884:	08000987 	.word	0x08000987
 8000888:	080009f5 	.word	0x080009f5
{
case ioPortOutputPushPull:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	68ba      	ldr	r2, [r7, #8]
 8000892:	0052      	lsls	r2, r2, #1
 8000894:	2101      	movs	r1, #1
 8000896:	fa01 f202 	lsl.w	r2, r1, r2
 800089a:	431a      	orrs	r2, r3
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push-pull
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	685b      	ldr	r3, [r3, #4]
 80008a4:	2101      	movs	r1, #1
 80008a6:	68ba      	ldr	r2, [r7, #8]
 80008a8:	fa01 f202 	lsl.w	r2, r1, r2
 80008ac:	43d2      	mvns	r2, r2
 80008ae:	401a      	ands	r2, r3
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	689b      	ldr	r3, [r3, #8]
 80008b8:	68ba      	ldr	r2, [r7, #8]
 80008ba:	0052      	lsls	r2, r2, #1
 80008bc:	2103      	movs	r1, #3
 80008be:	fa01 f202 	lsl.w	r2, r1, r2
 80008c2:	431a      	orrs	r2, r3
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	68db      	ldr	r3, [r3, #12]
 80008cc:	2103      	movs	r1, #3
 80008ce:	68ba      	ldr	r2, [r7, #8]
 80008d0:	fa01 f202 	lsl.w	r2, r1, r2
 80008d4:	43d2      	mvns	r2, r2
 80008d6:	401a      	ands	r2, r3
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	60da      	str	r2, [r3, #12]
    break;
 80008dc:	e0b2      	b.n	8000a44 <GPIOConfigurePin+0x2ec>

case ioPortOutputOpenDrain:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	68ba      	ldr	r2, [r7, #8]
 80008e4:	0052      	lsls	r2, r2, #1
 80008e6:	2101      	movs	r1, #1
 80008e8:	fa01 f202 	lsl.w	r2, r1, r2
 80008ec:	431a      	orrs	r2, r3
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	2101      	movs	r1, #1
 80008f8:	68ba      	ldr	r2, [r7, #8]
 80008fa:	fa01 f202 	lsl.w	r2, r1, r2
 80008fe:	431a      	orrs	r2, r3
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	689b      	ldr	r3, [r3, #8]
 8000908:	68ba      	ldr	r2, [r7, #8]
 800090a:	0052      	lsls	r2, r2, #1
 800090c:	2103      	movs	r1, #3
 800090e:	fa01 f202 	lsl.w	r2, r1, r2
 8000912:	431a      	orrs	r2, r3
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	68db      	ldr	r3, [r3, #12]
 800091c:	2103      	movs	r1, #3
 800091e:	68ba      	ldr	r2, [r7, #8]
 8000920:	fa01 f202 	lsl.w	r2, r1, r2
 8000924:	43d2      	mvns	r2, r2
 8000926:	401a      	ands	r2, r3
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	60da      	str	r2, [r3, #12]
    break;
 800092c:	e08a      	b.n	8000a44 <GPIOConfigurePin+0x2ec>

case ioPortAnalog:

	gpio->MODER |= 0x03<<(2*bitNumber); // analog
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	68ba      	ldr	r2, [r7, #8]
 8000934:	0052      	lsls	r2, r2, #1
 8000936:	2103      	movs	r1, #3
 8000938:	fa01 f202 	lsl.w	r2, r1, r2
 800093c:	431a      	orrs	r2, r3
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	601a      	str	r2, [r3, #0]
    break;
 8000942:	e07f      	b.n	8000a44 <GPIOConfigurePin+0x2ec>

case ioPortInputFloat:

	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	2103      	movs	r1, #3
 800094a:	68ba      	ldr	r2, [r7, #8]
 800094c:	fa01 f202 	lsl.w	r2, r1, r2
 8000950:	43d2      	mvns	r2, r2
 8000952:	401a      	ands	r2, r3
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	60da      	str	r2, [r3, #12]
    break;
 8000958:	e074      	b.n	8000a44 <GPIOConfigurePin+0x2ec>

case ioPortInputPullUp:

	gpio->PUPDR |= ~(0x01<<bitNumber); // pull up
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	68db      	ldr	r3, [r3, #12]
 800095e:	2101      	movs	r1, #1
 8000960:	68ba      	ldr	r2, [r7, #8]
 8000962:	fa01 f202 	lsl.w	r2, r1, r2
 8000966:	43d2      	mvns	r2, r2
 8000968:	431a      	orrs	r2, r3
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	60da      	str	r2, [r3, #12]
    break;
 800096e:	e069      	b.n	8000a44 <GPIOConfigurePin+0x2ec>

case ioPortInputPullDown:

	gpio->PUPDR |= ~(0x02<<bitNumber); // pull down
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	68db      	ldr	r3, [r3, #12]
 8000974:	2102      	movs	r1, #2
 8000976:	68ba      	ldr	r2, [r7, #8]
 8000978:	fa01 f202 	lsl.w	r2, r1, r2
 800097c:	43d2      	mvns	r2, r2
 800097e:	431a      	orrs	r2, r3
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	60da      	str	r2, [r3, #12]
    break;
 8000984:	e05e      	b.n	8000a44 <GPIOConfigurePin+0x2ec>

case ioPortAlternatrPushPull:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	68ba      	ldr	r2, [r7, #8]
 800098c:	0052      	lsls	r2, r2, #1
 800098e:	2102      	movs	r1, #2
 8000990:	fa01 f202 	lsl.w	r2, r1, r2
 8000994:	431a      	orrs	r2, r3
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push pull
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	2101      	movs	r1, #1
 80009a0:	68ba      	ldr	r2, [r7, #8]
 80009a2:	fa01 f202 	lsl.w	r2, r1, r2
 80009a6:	43d2      	mvns	r2, r2
 80009a8:	401a      	ands	r2, r3
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	689b      	ldr	r3, [r3, #8]
 80009b2:	68ba      	ldr	r2, [r7, #8]
 80009b4:	0052      	lsls	r2, r2, #1
 80009b6:	2103      	movs	r1, #3
 80009b8:	fa01 f202 	lsl.w	r2, r1, r2
 80009bc:	431a      	orrs	r2, r3
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	68db      	ldr	r3, [r3, #12]
 80009c6:	2103      	movs	r1, #3
 80009c8:	68ba      	ldr	r2, [r7, #8]
 80009ca:	fa01 f202 	lsl.w	r2, r1, r2
 80009ce:	43d2      	mvns	r2, r2
 80009d0:	401a      	ands	r2, r3
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	60da      	str	r2, [r3, #12]
    break;
 80009d6:	e035      	b.n	8000a44 <GPIOConfigurePin+0x2ec>
 80009d8:	40020800 	.word	0x40020800
 80009dc:	40020000 	.word	0x40020000
 80009e0:	40020400 	.word	0x40020400
 80009e4:	40021000 	.word	0x40021000
 80009e8:	40021c00 	.word	0x40021c00
 80009ec:	40020c00 	.word	0x40020c00
 80009f0:	40023800 	.word	0x40023800

case ioPortAlternatrOpenDrain:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	68ba      	ldr	r2, [r7, #8]
 80009fa:	0052      	lsls	r2, r2, #1
 80009fc:	2102      	movs	r1, #2
 80009fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000a02:	431a      	orrs	r2, r3
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	68ba      	ldr	r2, [r7, #8]
 8000a10:	fa01 f202 	lsl.w	r2, r1, r2
 8000a14:	431a      	orrs	r2, r3
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	689b      	ldr	r3, [r3, #8]
 8000a1e:	68ba      	ldr	r2, [r7, #8]
 8000a20:	0052      	lsls	r2, r2, #1
 8000a22:	2103      	movs	r1, #3
 8000a24:	fa01 f202 	lsl.w	r2, r1, r2
 8000a28:	431a      	orrs	r2, r3
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	68db      	ldr	r3, [r3, #12]
 8000a32:	2103      	movs	r1, #3
 8000a34:	68ba      	ldr	r2, [r7, #8]
 8000a36:	fa01 f202 	lsl.w	r2, r1, r2
 8000a3a:	43d2      	mvns	r2, r2
 8000a3c:	401a      	ands	r2, r3
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	60da      	str	r2, [r3, #12]
    break;
 8000a42:	bf00      	nop


}
    return true;
 8000a44:	2301      	movs	r3, #1
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	371c      	adds	r7, #28
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <GPIOConfigureAlternativFunction>:

bool GPIOConfigureAlternativFunction(GPIO_TypeDef *gpio,uint32_t bitNumber, uint32_t afValue) // konfigurace GPIO do alternativní funkce
{
 8000a54:	b480      	push	{r7}
 8000a56:	b087      	sub	sp, #28
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
	// alternativni funkce se nastavuje pomoci registrù AFR,(to øíká která alternativní funkce je pøipojena), registry jsou dva(AFRL,AFRH) protože potøebujeme 64bit (je tam šestnáct alternativních kanálù na každej vstup a výstup(to zanemná 4 bity na jeden kanál))
	// v hlavièkových souborech neni AFRL a AFRH ale je tam dvouprvkove uint 32 bitove pole (AFR[0] = AFRL,AFR[1] = AFRH)
	uint8_t afr = (bitNumber < 8) ? 0 : 1 ;
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	2b07      	cmp	r3, #7
 8000a64:	bf8c      	ite	hi
 8000a66:	2301      	movhi	r3, #1
 8000a68:	2300      	movls	r3, #0
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	75fb      	strb	r3, [r7, #23]

    gpio->AFR[afr] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynulujeme 4 bity naseho kanalu, pro jistotu maskuju bit number
 8000a6e:	7dfa      	ldrb	r2, [r7, #23]
 8000a70:	7df9      	ldrb	r1, [r7, #23]
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	3108      	adds	r1, #8
 8000a76:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000a7a:	68b9      	ldr	r1, [r7, #8]
 8000a7c:	f001 0107 	and.w	r1, r1, #7
 8000a80:	0089      	lsls	r1, r1, #2
 8000a82:	200f      	movs	r0, #15
 8000a84:	fa00 f101 	lsl.w	r1, r0, r1
 8000a88:	43c9      	mvns	r1, r1
 8000a8a:	4019      	ands	r1, r3
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	3208      	adds	r2, #8
 8000a90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    gpio->AFR[afr] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastavim pozadovanou hodnotu alternativni funkce, prom jistotu, kdyby byla afValue vetsi než 4 bity(nemìla by být) si maskujeme jenom dané 4 bity které chceme používat
 8000a94:	7dfa      	ldrb	r2, [r7, #23]
 8000a96:	7df9      	ldrb	r1, [r7, #23]
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	3108      	adds	r1, #8
 8000a9c:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	f003 000f 	and.w	r0, r3, #15
 8000aa6:	68bb      	ldr	r3, [r7, #8]
 8000aa8:	f003 0307 	and.w	r3, r3, #7
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	fa00 f303 	lsl.w	r3, r0, r3
 8000ab2:	4319      	orrs	r1, r3
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	3208      	adds	r2, #8
 8000ab8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return true;
 8000abc:	2301      	movs	r3, #1
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynuluj AF bity
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastav AF bity



}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	371c      	adds	r7, #28
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
	...

08000acc <GetBusClock>:

  return timerClock;
}

uint32_t GetBusClock(eBusClocks clk)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	71fb      	strb	r3, [r7, #7]
  uint32_t bitval = 0;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	60bb      	str	r3, [r7, #8]
  uint32_t divider = 1;
 8000ada:	2301      	movs	r3, #1
 8000adc:	60fb      	str	r3, [r7, #12]

#if defined(STM32F411xE)  // | defined ...
  switch(clk)
 8000ade:	79fb      	ldrb	r3, [r7, #7]
 8000ae0:	2b04      	cmp	r3, #4
 8000ae2:	d852      	bhi.n	8000b8a <GetBusClock+0xbe>
 8000ae4:	a201      	add	r2, pc, #4	; (adr r2, 8000aec <GetBusClock+0x20>)
 8000ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aea:	bf00      	nop
 8000aec:	08000b01 	.word	0x08000b01
 8000af0:	08000b2f 	.word	0x08000b2f
 8000af4:	08000b5d 	.word	0x08000b5d
 8000af8:	08000b2f 	.word	0x08000b2f
 8000afc:	08000b5d 	.word	0x08000b5d
  {
    case busClockAHB:
      bitval = (RCC->CFGR & (0x0f << 4)) >> 4;   // HPRE [7:4] to lower 4 bits
 8000b00:	4b30      	ldr	r3, [pc, #192]	; (8000bc4 <GetBusClock+0xf8>)
 8000b02:	689b      	ldr	r3, [r3, #8]
 8000b04:	091b      	lsrs	r3, r3, #4
 8000b06:	f003 030f 	and.w	r3, r3, #15
 8000b0a:	60bb      	str	r3, [r7, #8]
      if (bitval & 0x8)           // 1xxx
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	f003 0308 	and.w	r3, r3, #8
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d008      	beq.n	8000b28 <GetBusClock+0x5c>
        divider = 1 << ((bitval & 0x07) + 1);   // 0 = /2, 1 = /4
 8000b16:	68bb      	ldr	r3, [r7, #8]
 8000b18:	f003 0307 	and.w	r3, r3, #7
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	2201      	movs	r2, #1
 8000b20:	fa02 f303 	lsl.w	r3, r2, r3
 8000b24:	60fb      	str	r3, [r7, #12]
      else
        divider = 1;              // 0xxx = not divided
      break;
 8000b26:	e032      	b.n	8000b8e <GetBusClock+0xc2>
        divider = 1;              // 0xxx = not divided
 8000b28:	2301      	movs	r3, #1
 8000b2a:	60fb      	str	r3, [r7, #12]
      break;
 8000b2c:	e02f      	b.n	8000b8e <GetBusClock+0xc2>
    case busClockAPB1:
    case timersClockAPB1:         // x2
      bitval = (RCC->CFGR & (0x07 << 10)) >> 10; // PPRE1 [12:10] to lower 3 bits
 8000b2e:	4b25      	ldr	r3, [pc, #148]	; (8000bc4 <GetBusClock+0xf8>)
 8000b30:	689b      	ldr	r3, [r3, #8]
 8000b32:	0a9b      	lsrs	r3, r3, #10
 8000b34:	f003 0307 	and.w	r3, r3, #7
 8000b38:	60bb      	str	r3, [r7, #8]
      if (bitval & 0x4)           // 1xx
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	f003 0304 	and.w	r3, r3, #4
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d008      	beq.n	8000b56 <GetBusClock+0x8a>
        divider = 1 << ((bitval & 0x03) + 1);   // 0 = /2, 1 = /4
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	f003 0303 	and.w	r3, r3, #3
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b52:	60fb      	str	r3, [r7, #12]
      else
        divider = 1;              // 0xx = not divided

      break;
 8000b54:	e01b      	b.n	8000b8e <GetBusClock+0xc2>
        divider = 1;              // 0xx = not divided
 8000b56:	2301      	movs	r3, #1
 8000b58:	60fb      	str	r3, [r7, #12]
      break;
 8000b5a:	e018      	b.n	8000b8e <GetBusClock+0xc2>
    case busClockAPB2:
    case timersClockAPB2:         // the same
      bitval = (RCC->CFGR >> 13) & 0x07; // PPRE2 [15:13] to lower 3 bits
 8000b5c:	4b19      	ldr	r3, [pc, #100]	; (8000bc4 <GetBusClock+0xf8>)
 8000b5e:	689b      	ldr	r3, [r3, #8]
 8000b60:	0b5b      	lsrs	r3, r3, #13
 8000b62:	f003 0307 	and.w	r3, r3, #7
 8000b66:	60bb      	str	r3, [r7, #8]
      if (bitval & 0x4)           // 1xx
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	f003 0304 	and.w	r3, r3, #4
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d008      	beq.n	8000b84 <GetBusClock+0xb8>
        divider = 1 << ((bitval & 0x03) + 1);   // 0 = /2, 1 = /4
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	f003 0303 	and.w	r3, r3, #3
 8000b78:	3301      	adds	r3, #1
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b80:	60fb      	str	r3, [r7, #12]
      else
        divider = 1;              // 0xx = not divided
      break;
 8000b82:	e004      	b.n	8000b8e <GetBusClock+0xc2>
        divider = 1;              // 0xx = not divided
 8000b84:	2301      	movs	r3, #1
 8000b86:	60fb      	str	r3, [r7, #12]
      break;
 8000b88:	e001      	b.n	8000b8e <GetBusClock+0xc2>
    default:
      return 0;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	e016      	b.n	8000bbc <GetBusClock+0xf0>
  }

  SystemCoreClockUpdate();      // pro jistotu si nastav SystemCoreClock
 8000b8e:	f000 fa51 	bl	8001034 <SystemCoreClockUpdate>

  if (((clk == timersClockAPB1) || (clk == timersClockAPB1)) && (divider > 1))
 8000b92:	79fb      	ldrb	r3, [r7, #7]
 8000b94:	2b03      	cmp	r3, #3
 8000b96:	d002      	beq.n	8000b9e <GetBusClock+0xd2>
 8000b98:	79fb      	ldrb	r3, [r7, #7]
 8000b9a:	2b03      	cmp	r3, #3
 8000b9c:	d109      	bne.n	8000bb2 <GetBusClock+0xe6>
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d906      	bls.n	8000bb2 <GetBusClock+0xe6>
    return SystemCoreClock / divider * 2;
 8000ba4:	4b08      	ldr	r3, [pc, #32]	; (8000bc8 <GetBusClock+0xfc>)
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bae:	005b      	lsls	r3, r3, #1
 8000bb0:	e004      	b.n	8000bbc <GetBusClock+0xf0>
  else
    return SystemCoreClock / divider;
 8000bb2:	4b05      	ldr	r3, [pc, #20]	; (8000bc8 <GetBusClock+0xfc>)
 8000bb4:	681a      	ldr	r2, [r3, #0]
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	fbb2 f3f3 	udiv	r3, r2, r3
#else
#error Valid controller not set
#endif
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3710      	adds	r7, #16
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	40023800 	.word	0x40023800
 8000bc8:	20000000 	.word	0x20000000

08000bcc <SetClock100MHz>:

bool SetClock100MHz(eClockSources clkSrc)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b085      	sub	sp, #20
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	71fb      	strb	r3, [r7, #7]

#if HSE_VALUE != 8000000
#error HSE_VALUE must be set to 8M = ext. clock from ST/Link on Nucleo
#endif

  if (clkSrc == clockSourceHSE)
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d11f      	bne.n	8000c1c <SetClock100MHz+0x50>
  {
    if (!(RCC->CR & RCC_CR_HSEON))      // HSE not running ?
 8000bdc:	4b8c      	ldr	r3, [pc, #560]	; (8000e10 <SetClock100MHz+0x244>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d119      	bne.n	8000c1c <SetClock100MHz+0x50>
    {
      RCC->CR |= RCC_CR_HSEON;          // enable
 8000be8:	4a89      	ldr	r2, [pc, #548]	; (8000e10 <SetClock100MHz+0x244>)
 8000bea:	4b89      	ldr	r3, [pc, #548]	; (8000e10 <SetClock100MHz+0x244>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bf2:	6013      	str	r3, [r2, #0]

      t = 200;
 8000bf4:	23c8      	movs	r3, #200	; 0xc8
 8000bf6:	60fb      	str	r3, [r7, #12]
      while(!(RCC->CR & RCC_CR_HSEON) && t)   // wait to ON
 8000bf8:	e002      	b.n	8000c00 <SetClock100MHz+0x34>
        t--;
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	3b01      	subs	r3, #1
 8000bfe:	60fb      	str	r3, [r7, #12]
      while(!(RCC->CR & RCC_CR_HSEON) && t)   // wait to ON
 8000c00:	4b83      	ldr	r3, [pc, #524]	; (8000e10 <SetClock100MHz+0x244>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d102      	bne.n	8000c12 <SetClock100MHz+0x46>
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d1f3      	bne.n	8000bfa <SetClock100MHz+0x2e>
      if (!t)
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d101      	bne.n	8000c1c <SetClock100MHz+0x50>
        return false;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	e0f3      	b.n	8000e04 <SetClock100MHz+0x238>
    }
  }

  if (!(RCC->CR & RCC_CR_HSION))      // HSI not running ?
 8000c1c:	4b7c      	ldr	r3, [pc, #496]	; (8000e10 <SetClock100MHz+0x244>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f003 0301 	and.w	r3, r3, #1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d119      	bne.n	8000c5c <SetClock100MHz+0x90>
  {
    RCC->CR |= RCC_CR_HSION;          // enable
 8000c28:	4a79      	ldr	r2, [pc, #484]	; (8000e10 <SetClock100MHz+0x244>)
 8000c2a:	4b79      	ldr	r3, [pc, #484]	; (8000e10 <SetClock100MHz+0x244>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f043 0301 	orr.w	r3, r3, #1
 8000c32:	6013      	str	r3, [r2, #0]

    t = 100;
 8000c34:	2364      	movs	r3, #100	; 0x64
 8000c36:	60fb      	str	r3, [r7, #12]
    while(!(RCC->CR & RCC_CR_HSION) && t)   // wait to ON
 8000c38:	e002      	b.n	8000c40 <SetClock100MHz+0x74>
      t--;
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	3b01      	subs	r3, #1
 8000c3e:	60fb      	str	r3, [r7, #12]
    while(!(RCC->CR & RCC_CR_HSION) && t)   // wait to ON
 8000c40:	4b73      	ldr	r3, [pc, #460]	; (8000e10 <SetClock100MHz+0x244>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f003 0301 	and.w	r3, r3, #1
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d102      	bne.n	8000c52 <SetClock100MHz+0x86>
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d1f3      	bne.n	8000c3a <SetClock100MHz+0x6e>
    if (!t)
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d101      	bne.n	8000c5c <SetClock100MHz+0x90>
      return false;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	e0d3      	b.n	8000e04 <SetClock100MHz+0x238>
  }

  if (RCC->CR & RCC_CR_PLLON)         // bezi ?
 8000c5c:	4b6c      	ldr	r3, [pc, #432]	; (8000e10 <SetClock100MHz+0x244>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d005      	beq.n	8000c74 <SetClock100MHz+0xa8>
  {
    RCC->CR &= ~RCC_CR_PLLON;         // stop it
 8000c68:	4a69      	ldr	r2, [pc, #420]	; (8000e10 <SetClock100MHz+0x244>)
 8000c6a:	4b69      	ldr	r3, [pc, #420]	; (8000e10 <SetClock100MHz+0x244>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000c72:	6013      	str	r3, [r2, #0]
  }

  RCC->CFGR &= ~(RCC_CFGR_SW);  // SW = 00 - HSI as source
 8000c74:	4a66      	ldr	r2, [pc, #408]	; (8000e10 <SetClock100MHz+0x244>)
 8000c76:	4b66      	ldr	r3, [pc, #408]	; (8000e10 <SetClock100MHz+0x244>)
 8000c78:	689b      	ldr	r3, [r3, #8]
 8000c7a:	f023 0303 	bic.w	r3, r3, #3
 8000c7e:	6093      	str	r3, [r2, #8]

  RCC->CFGR = 0;       // RESET state, all off
 8000c80:	4b63      	ldr	r3, [pc, #396]	; (8000e10 <SetClock100MHz+0x244>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	609a      	str	r2, [r3, #8]

  RCC->CFGR |= 0
 8000c86:	4a62      	ldr	r2, [pc, #392]	; (8000e10 <SetClock100MHz+0x244>)
 8000c88:	4b61      	ldr	r3, [pc, #388]	; (8000e10 <SetClock100MHz+0x244>)
 8000c8a:	689b      	ldr	r3, [r3, #8]
 8000c8c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c90:	6093      	str	r3, [r2, #8]
      | 0 << 13        // PPRE2 [15:13] = 0xx = not divided
      | 4 << 10        // PPRE1 [12:10] = 100 = /2 (max. 50MHz)
      | 0 << 4         // HPRE  [7:4] = 0xxx = not divided
      ;

  if (clkSrc == clockSourceHSI)
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d129      	bne.n	8000cec <SetClock100MHz+0x120>
  {
    RCC->PLLCFGR &= ~(1 << 22);   // PLLSRC [22] = 0 = HSI as source
 8000c98:	4a5d      	ldr	r2, [pc, #372]	; (8000e10 <SetClock100MHz+0x244>)
 8000c9a:	4b5d      	ldr	r3, [pc, #372]	; (8000e10 <SetClock100MHz+0x244>)
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000ca2:	6053      	str	r3, [r2, #4]

    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 8000ca4:	4a5a      	ldr	r2, [pc, #360]	; (8000e10 <SetClock100MHz+0x244>)
 8000ca6:	4b5a      	ldr	r3, [pc, #360]	; (8000e10 <SetClock100MHz+0x244>)
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000cae:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 8 << 0;       // PLLM [5:0] = odpovida deleni
 8000cb0:	4a57      	ldr	r2, [pc, #348]	; (8000e10 <SetClock100MHz+0x244>)
 8000cb2:	4b57      	ldr	r3, [pc, #348]	; (8000e10 <SetClock100MHz+0x244>)
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f043 0308 	orr.w	r3, r3, #8
 8000cba:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 8000cbc:	4a54      	ldr	r2, [pc, #336]	; (8000e10 <SetClock100MHz+0x244>)
 8000cbe:	4b54      	ldr	r3, [pc, #336]	; (8000e10 <SetClock100MHz+0x244>)
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000cc6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000cca:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 100 << 6;     // PLLN [14:6] = odpovida deleni
 8000ccc:	4a50      	ldr	r2, [pc, #320]	; (8000e10 <SetClock100MHz+0x244>)
 8000cce:	4b50      	ldr	r3, [pc, #320]	; (8000e10 <SetClock100MHz+0x244>)
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 8000cd6:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 8000cd8:	4a4d      	ldr	r2, [pc, #308]	; (8000e10 <SetClock100MHz+0x244>)
 8000cda:	4b4d      	ldr	r3, [pc, #308]	; (8000e10 <SetClock100MHz+0x244>)
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000ce2:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 0 << 16;      // PLLP [17:16] = 00 = /2
 8000ce4:	4a4a      	ldr	r2, [pc, #296]	; (8000e10 <SetClock100MHz+0x244>)
 8000ce6:	4b4a      	ldr	r3, [pc, #296]	; (8000e10 <SetClock100MHz+0x244>)
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	6053      	str	r3, [r2, #4]
  }

  if (clkSrc == clockSourceHSE)
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d12f      	bne.n	8000d52 <SetClock100MHz+0x186>
  {
    RCC->PLLCFGR &= ~(1 << 22);   // PLLSRC [22] = 0 = HSI as source
 8000cf2:	4a47      	ldr	r2, [pc, #284]	; (8000e10 <SetClock100MHz+0x244>)
 8000cf4:	4b46      	ldr	r3, [pc, #280]	; (8000e10 <SetClock100MHz+0x244>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000cfc:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;
 8000cfe:	4a44      	ldr	r2, [pc, #272]	; (8000e10 <SetClock100MHz+0x244>)
 8000d00:	4b43      	ldr	r3, [pc, #268]	; (8000e10 <SetClock100MHz+0x244>)
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d08:	6053      	str	r3, [r2, #4]

    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 8000d0a:	4a41      	ldr	r2, [pc, #260]	; (8000e10 <SetClock100MHz+0x244>)
 8000d0c:	4b40      	ldr	r3, [pc, #256]	; (8000e10 <SetClock100MHz+0x244>)
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000d14:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 4 << 0;       // PLLM [5:0] = odpovida deleni
 8000d16:	4a3e      	ldr	r2, [pc, #248]	; (8000e10 <SetClock100MHz+0x244>)
 8000d18:	4b3d      	ldr	r3, [pc, #244]	; (8000e10 <SetClock100MHz+0x244>)
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f043 0304 	orr.w	r3, r3, #4
 8000d20:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 8000d22:	4a3b      	ldr	r2, [pc, #236]	; (8000e10 <SetClock100MHz+0x244>)
 8000d24:	4b3a      	ldr	r3, [pc, #232]	; (8000e10 <SetClock100MHz+0x244>)
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000d2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000d30:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 100 << 6;     // PLLN [14:6] = odpovida deleni
 8000d32:	4a37      	ldr	r2, [pc, #220]	; (8000e10 <SetClock100MHz+0x244>)
 8000d34:	4b36      	ldr	r3, [pc, #216]	; (8000e10 <SetClock100MHz+0x244>)
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 8000d3c:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 8000d3e:	4a34      	ldr	r2, [pc, #208]	; (8000e10 <SetClock100MHz+0x244>)
 8000d40:	4b33      	ldr	r3, [pc, #204]	; (8000e10 <SetClock100MHz+0x244>)
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000d48:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 0 << 16;      // PLLP [17:16] = 00 = /2
 8000d4a:	4a31      	ldr	r2, [pc, #196]	; (8000e10 <SetClock100MHz+0x244>)
 8000d4c:	4b30      	ldr	r3, [pc, #192]	; (8000e10 <SetClock100MHz+0x244>)
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	6053      	str	r3, [r2, #4]
  }

  RCC->CR |= RCC_CR_PLLON;          // enable
 8000d52:	4a2f      	ldr	r2, [pc, #188]	; (8000e10 <SetClock100MHz+0x244>)
 8000d54:	4b2e      	ldr	r3, [pc, #184]	; (8000e10 <SetClock100MHz+0x244>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d5c:	6013      	str	r3, [r2, #0]

  t = 100;
 8000d5e:	2364      	movs	r3, #100	; 0x64
 8000d60:	60fb      	str	r3, [r7, #12]
  while(!(RCC->CR & RCC_CR_PLLON) && t)   // wait to ON
 8000d62:	e002      	b.n	8000d6a <SetClock100MHz+0x19e>
    t--;
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	3b01      	subs	r3, #1
 8000d68:	60fb      	str	r3, [r7, #12]
  while(!(RCC->CR & RCC_CR_PLLON) && t)   // wait to ON
 8000d6a:	4b29      	ldr	r3, [pc, #164]	; (8000e10 <SetClock100MHz+0x244>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d102      	bne.n	8000d7c <SetClock100MHz+0x1b0>
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d1f3      	bne.n	8000d64 <SetClock100MHz+0x198>
  if (!t)
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d101      	bne.n	8000d86 <SetClock100MHz+0x1ba>
    return false;
 8000d82:	2300      	movs	r3, #0
 8000d84:	e03e      	b.n	8000e04 <SetClock100MHz+0x238>

  // Nastavení waitState... pokud dám rychlejší frekvenci než zvládá flashka vydávat

  // RM - 3.4 Read interface
  FLASH->ACR &= ~(0x0f << 0);     // LATENCY [3:0] = 0000
 8000d86:	4a23      	ldr	r2, [pc, #140]	; (8000e14 <SetClock100MHz+0x248>)
 8000d88:	4b22      	ldr	r3, [pc, #136]	; (8000e14 <SetClock100MHz+0x248>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f023 030f 	bic.w	r3, r3, #15
 8000d90:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= (2 << 0);         // 3 WS
 8000d92:	4a20      	ldr	r2, [pc, #128]	; (8000e14 <SetClock100MHz+0x248>)
 8000d94:	4b1f      	ldr	r3, [pc, #124]	; (8000e14 <SetClock100MHz+0x248>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f043 0302 	orr.w	r3, r3, #2
 8000d9c:	6013      	str	r3, [r2, #0]

  FLASH->ACR |= FLASH_ACR_ICEN;
 8000d9e:	4a1d      	ldr	r2, [pc, #116]	; (8000e14 <SetClock100MHz+0x248>)
 8000da0:	4b1c      	ldr	r3, [pc, #112]	; (8000e14 <SetClock100MHz+0x248>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000da8:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_ACR_DCEN;
 8000daa:	4a1a      	ldr	r2, [pc, #104]	; (8000e14 <SetClock100MHz+0x248>)
 8000dac:	4b19      	ldr	r3, [pc, #100]	; (8000e14 <SetClock100MHz+0x248>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000db4:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_ACR_PRFTEN;
 8000db6:	4a17      	ldr	r2, [pc, #92]	; (8000e14 <SetClock100MHz+0x248>)
 8000db8:	4b16      	ldr	r3, [pc, #88]	; (8000e14 <SetClock100MHz+0x248>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc0:	6013      	str	r3, [r2, #0]

  PWR->CR |= PWR_CR_VOS_0 | PWR_CR_VOS_1;   // scale mode 1 - req. for 100MHz
 8000dc2:	4a15      	ldr	r2, [pc, #84]	; (8000e18 <SetClock100MHz+0x24c>)
 8000dc4:	4b14      	ldr	r3, [pc, #80]	; (8000e18 <SetClock100MHz+0x24c>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000dcc:	6013      	str	r3, [r2, #0]

  RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000dce:	4a10      	ldr	r2, [pc, #64]	; (8000e10 <SetClock100MHz+0x244>)
 8000dd0:	4b0f      	ldr	r3, [pc, #60]	; (8000e10 <SetClock100MHz+0x244>)
 8000dd2:	689b      	ldr	r3, [r3, #8]
 8000dd4:	f043 0302 	orr.w	r3, r3, #2
 8000dd8:	6093      	str	r3, [r2, #8]
  t = 100;
 8000dda:	2364      	movs	r3, #100	; 0x64
 8000ddc:	60fb      	str	r3, [r7, #12]
  while(!((RCC->CFGR & 0x0c) == RCC_CFGR_SWS_PLL) && t)   // wait to verify SWS
 8000dde:	e002      	b.n	8000de6 <SetClock100MHz+0x21a>
    t--;
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	3b01      	subs	r3, #1
 8000de4:	60fb      	str	r3, [r7, #12]
  while(!((RCC->CFGR & 0x0c) == RCC_CFGR_SWS_PLL) && t)   // wait to verify SWS
 8000de6:	4b0a      	ldr	r3, [pc, #40]	; (8000e10 <SetClock100MHz+0x244>)
 8000de8:	689b      	ldr	r3, [r3, #8]
 8000dea:	f003 030c 	and.w	r3, r3, #12
 8000dee:	2b08      	cmp	r3, #8
 8000df0:	d002      	beq.n	8000df8 <SetClock100MHz+0x22c>
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d1f3      	bne.n	8000de0 <SetClock100MHz+0x214>
  if (!t)
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d101      	bne.n	8000e02 <SetClock100MHz+0x236>
    return false;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e000      	b.n	8000e04 <SetClock100MHz+0x238>

  return true;
 8000e02:	2301      	movs	r3, #1
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3714      	adds	r7, #20
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	40023800 	.word	0x40023800
 8000e14:	40023c00 	.word	0x40023c00
 8000e18:	40007000 	.word	0x40007000

08000e1c <SetClockHSI>:

bool SetClockHSI(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
  uint32_t t;
  if (!(RCC->CR & RCC_CR_HSION))      // HSI not running ?
 8000e22:	4b20      	ldr	r3, [pc, #128]	; (8000ea4 <SetClockHSI+0x88>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f003 0301 	and.w	r3, r3, #1
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d119      	bne.n	8000e62 <SetClockHSI+0x46>
  {
    RCC->CR |= RCC_CR_HSION;          // enable
 8000e2e:	4a1d      	ldr	r2, [pc, #116]	; (8000ea4 <SetClockHSI+0x88>)
 8000e30:	4b1c      	ldr	r3, [pc, #112]	; (8000ea4 <SetClockHSI+0x88>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	6013      	str	r3, [r2, #0]

    t = 100;
 8000e3a:	2364      	movs	r3, #100	; 0x64
 8000e3c:	607b      	str	r3, [r7, #4]
    while(!(RCC->CR & RCC_CR_HSION) && t)   // wait to ON
 8000e3e:	e002      	b.n	8000e46 <SetClockHSI+0x2a>
      t--;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	3b01      	subs	r3, #1
 8000e44:	607b      	str	r3, [r7, #4]
    while(!(RCC->CR & RCC_CR_HSION) && t)   // wait to ON
 8000e46:	4b17      	ldr	r3, [pc, #92]	; (8000ea4 <SetClockHSI+0x88>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d102      	bne.n	8000e58 <SetClockHSI+0x3c>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d1f3      	bne.n	8000e40 <SetClockHSI+0x24>
    if (!t)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d101      	bne.n	8000e62 <SetClockHSI+0x46>
      return false;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	e01a      	b.n	8000e98 <SetClockHSI+0x7c>
  }

  RCC->CFGR &= ~RCC_CFGR_SW;         // clear SW bits
 8000e62:	4a10      	ldr	r2, [pc, #64]	; (8000ea4 <SetClockHSI+0x88>)
 8000e64:	4b0f      	ldr	r3, [pc, #60]	; (8000ea4 <SetClockHSI+0x88>)
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	f023 0303 	bic.w	r3, r3, #3
 8000e6c:	6093      	str	r3, [r2, #8]
  t = 100;
 8000e6e:	2364      	movs	r3, #100	; 0x64
 8000e70:	607b      	str	r3, [r7, #4]
  while(!((RCC->CFGR & 0x0c) == RCC_CFGR_SWS_HSI) && t)   // wait to verify SWS
 8000e72:	e002      	b.n	8000e7a <SetClockHSI+0x5e>
    t--;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	3b01      	subs	r3, #1
 8000e78:	607b      	str	r3, [r7, #4]
  while(!((RCC->CFGR & 0x0c) == RCC_CFGR_SWS_HSI) && t)   // wait to verify SWS
 8000e7a:	4b0a      	ldr	r3, [pc, #40]	; (8000ea4 <SetClockHSI+0x88>)
 8000e7c:	689b      	ldr	r3, [r3, #8]
 8000e7e:	f003 030c 	and.w	r3, r3, #12
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d002      	beq.n	8000e8c <SetClockHSI+0x70>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d1f3      	bne.n	8000e74 <SetClockHSI+0x58>
  if (!t)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d101      	bne.n	8000e96 <SetClockHSI+0x7a>
    return false;
 8000e92:	2300      	movs	r3, #0
 8000e94:	e000      	b.n	8000e98 <SetClockHSI+0x7c>

  return true;
 8000e96:	2301      	movs	r3, #1
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	40023800 	.word	0x40023800

08000ea8 <_sbrk>:
	while (1) {}		/* Make sure we hang here */
}


void * _sbrk(int32_t incr)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8000eb0:	4b0b      	ldr	r3, [pc, #44]	; (8000ee0 <_sbrk+0x38>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d102      	bne.n	8000ebe <_sbrk+0x16>
		heap_end = & end;
 8000eb8:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <_sbrk+0x38>)
 8000eba:	4a0a      	ldr	r2, [pc, #40]	; (8000ee4 <_sbrk+0x3c>)
 8000ebc:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 8000ebe:	4b08      	ldr	r3, [pc, #32]	; (8000ee0 <_sbrk+0x38>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 8000ec4:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <_sbrk+0x38>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4413      	add	r3, r2
 8000ecc:	4a04      	ldr	r2, [pc, #16]	; (8000ee0 <_sbrk+0x38>)
 8000ece:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 8000ed0:	68fb      	ldr	r3, [r7, #12]
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3714      	adds	r7, #20
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	20000088 	.word	0x20000088
 8000ee4:	20004098 	.word	0x20004098

08000ee8 <_close>:

int _close(int32_t file)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 8000ef0:	4b05      	ldr	r3, [pc, #20]	; (8000f08 <_close+0x20>)
 8000ef2:	2258      	movs	r2, #88	; 0x58
 8000ef4:	601a      	str	r2, [r3, #0]
	return -1;
 8000ef6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	20004094 	.word	0x20004094

08000f0c <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
	errno = ENOSYS;
 8000f16:	4b05      	ldr	r3, [pc, #20]	; (8000f2c <_fstat+0x20>)
 8000f18:	2258      	movs	r2, #88	; 0x58
 8000f1a:	601a      	str	r2, [r3, #0]
	return -1;
 8000f1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr
 8000f2c:	20004094 	.word	0x20004094

08000f30 <_lseek>:
	errno = ENOSYS;
	return 0;
}

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 8000f3c:	4b05      	ldr	r3, [pc, #20]	; (8000f54 <_lseek+0x24>)
 8000f3e:	2258      	movs	r2, #88	; 0x58
 8000f40:	601a      	str	r2, [r3, #0]
	return -1;
 8000f42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	20004094 	.word	0x20004094

08000f58 <_write>:
// pomocna deklarace, asi to ten kompilátor pochopí že už je nìkde mám vytvoøený a nevytvoøí si je sám a když je pak najde v main, tak je používá tam odsud, nebo nevím
int Usart2Send(char c);
int Usart2Recived(void);

int _write(int32_t file, uint8_t *ptr, int32_t len)
{ // prvni parametr, jestli se jedná stdin, stdout a podobnì.. druhý parametr je ukazatel na data které se mají vysílat a tøetí parametr je délka dat, kolik se jich má vysílat (respektive u write pøijmout)
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]


	for(int i = 0;i<len;i++)
 8000f64:	2300      	movs	r3, #0
 8000f66:	617b      	str	r3, [r7, #20]
 8000f68:	e009      	b.n	8000f7e <_write+0x26>
	{
		Usart2Send(ptr[i]);
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	68ba      	ldr	r2, [r7, #8]
 8000f6e:	4413      	add	r3, r2
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f7ff fb2c 	bl	80005d0 <Usart2Send>
	for(int i = 0;i<len;i++)
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	617b      	str	r3, [r7, #20]
 8000f7e:	697a      	ldr	r2, [r7, #20]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	429a      	cmp	r2, r3
 8000f84:	dbf1      	blt.n	8000f6a <_write+0x12>
	}

	errno = 0; // priznak ze neni chbya chyby
 8000f86:	4b04      	ldr	r3, [pc, #16]	; (8000f98 <_write+0x40>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]

	return len; // vratim kolik jsem jich odvisilal
 8000f8c:	687b      	ldr	r3, [r7, #4]

//	errno = ENOSYS; // ENOSYS je chybový pøíznak že funkce není implementována... priznak bez chyby je nula
//	return -1;

}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3718      	adds	r7, #24
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20004094 	.word	0x20004094

08000f9c <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	60b9      	str	r1, [r7, #8]
 8000fa6:	607a      	str	r2, [r7, #4]

	*ptr = Usart2Recived();
 8000fa8:	f7ff fb2a 	bl	8000600 <Usart2Recived>
 8000fac:	4603      	mov	r3, r0
 8000fae:	b2da      	uxtb	r2, r3
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	701a      	strb	r2, [r3, #0]

    errno = 0;
 8000fb4:	4b03      	ldr	r3, [pc, #12]	; (8000fc4 <_read+0x28>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]

	return 1; // budu vracet pouze jeden znak, pokud budu chtit vic, zavolam funkci nekolikrat (protože Usar2Read je blokující, takže aby zbyteènì neblokovala než pøijdou všechny znaky)
 8000fba:	2301      	movs	r3, #1


//	errno = ENOSYS;
//	return -1;
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3710      	adds	r7, #16
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	20004094 	.word	0x20004094

08000fc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fcc:	4a16      	ldr	r2, [pc, #88]	; (8001028 <SystemInit+0x60>)
 8000fce:	4b16      	ldr	r3, [pc, #88]	; (8001028 <SystemInit+0x60>)
 8000fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000fdc:	4a13      	ldr	r2, [pc, #76]	; (800102c <SystemInit+0x64>)
 8000fde:	4b13      	ldr	r3, [pc, #76]	; (800102c <SystemInit+0x64>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f043 0301 	orr.w	r3, r3, #1
 8000fe6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000fe8:	4b10      	ldr	r3, [pc, #64]	; (800102c <SystemInit+0x64>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000fee:	4a0f      	ldr	r2, [pc, #60]	; (800102c <SystemInit+0x64>)
 8000ff0:	4b0e      	ldr	r3, [pc, #56]	; (800102c <SystemInit+0x64>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000ff8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ffc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000ffe:	4b0b      	ldr	r3, [pc, #44]	; (800102c <SystemInit+0x64>)
 8001000:	4a0b      	ldr	r2, [pc, #44]	; (8001030 <SystemInit+0x68>)
 8001002:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001004:	4a09      	ldr	r2, [pc, #36]	; (800102c <SystemInit+0x64>)
 8001006:	4b09      	ldr	r3, [pc, #36]	; (800102c <SystemInit+0x64>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800100e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001010:	4b06      	ldr	r3, [pc, #24]	; (800102c <SystemInit+0x64>)
 8001012:	2200      	movs	r2, #0
 8001014:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001016:	4b04      	ldr	r3, [pc, #16]	; (8001028 <SystemInit+0x60>)
 8001018:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800101c:	609a      	str	r2, [r3, #8]
#endif
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	e000ed00 	.word	0xe000ed00
 800102c:	40023800 	.word	0x40023800
 8001030:	24003010 	.word	0x24003010

08001034 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8001034:	b480      	push	{r7}
 8001036:	b087      	sub	sp, #28
 8001038:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800103a:	2300      	movs	r3, #0
 800103c:	613b      	str	r3, [r7, #16]
 800103e:	2300      	movs	r3, #0
 8001040:	617b      	str	r3, [r7, #20]
 8001042:	2302      	movs	r3, #2
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	2300      	movs	r3, #0
 8001048:	60bb      	str	r3, [r7, #8]
 800104a:	2302      	movs	r3, #2
 800104c:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800104e:	4b31      	ldr	r3, [pc, #196]	; (8001114 <SystemCoreClockUpdate+0xe0>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	f003 030c 	and.w	r3, r3, #12
 8001056:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	2b04      	cmp	r3, #4
 800105c:	d007      	beq.n	800106e <SystemCoreClockUpdate+0x3a>
 800105e:	2b08      	cmp	r3, #8
 8001060:	d009      	beq.n	8001076 <SystemCoreClockUpdate+0x42>
 8001062:	2b00      	cmp	r3, #0
 8001064:	d13d      	bne.n	80010e2 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8001066:	4b2c      	ldr	r3, [pc, #176]	; (8001118 <SystemCoreClockUpdate+0xe4>)
 8001068:	4a2c      	ldr	r2, [pc, #176]	; (800111c <SystemCoreClockUpdate+0xe8>)
 800106a:	601a      	str	r2, [r3, #0]
      break;
 800106c:	e03d      	b.n	80010ea <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800106e:	4b2a      	ldr	r3, [pc, #168]	; (8001118 <SystemCoreClockUpdate+0xe4>)
 8001070:	4a2b      	ldr	r2, [pc, #172]	; (8001120 <SystemCoreClockUpdate+0xec>)
 8001072:	601a      	str	r2, [r3, #0]
      break;
 8001074:	e039      	b.n	80010ea <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001076:	4b27      	ldr	r3, [pc, #156]	; (8001114 <SystemCoreClockUpdate+0xe0>)
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	0d9b      	lsrs	r3, r3, #22
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001082:	4b24      	ldr	r3, [pc, #144]	; (8001114 <SystemCoreClockUpdate+0xe0>)
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800108a:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d00c      	beq.n	80010ac <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001092:	4a23      	ldr	r2, [pc, #140]	; (8001120 <SystemCoreClockUpdate+0xec>)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	fbb2 f3f3 	udiv	r3, r2, r3
 800109a:	4a1e      	ldr	r2, [pc, #120]	; (8001114 <SystemCoreClockUpdate+0xe0>)
 800109c:	6852      	ldr	r2, [r2, #4]
 800109e:	0992      	lsrs	r2, r2, #6
 80010a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80010a4:	fb02 f303 	mul.w	r3, r2, r3
 80010a8:	617b      	str	r3, [r7, #20]
 80010aa:	e00b      	b.n	80010c4 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80010ac:	4a1b      	ldr	r2, [pc, #108]	; (800111c <SystemCoreClockUpdate+0xe8>)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b4:	4a17      	ldr	r2, [pc, #92]	; (8001114 <SystemCoreClockUpdate+0xe0>)
 80010b6:	6852      	ldr	r2, [r2, #4]
 80010b8:	0992      	lsrs	r2, r2, #6
 80010ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80010be:	fb02 f303 	mul.w	r3, r2, r3
 80010c2:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80010c4:	4b13      	ldr	r3, [pc, #76]	; (8001114 <SystemCoreClockUpdate+0xe0>)
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	0c1b      	lsrs	r3, r3, #16
 80010ca:	f003 0303 	and.w	r3, r3, #3
 80010ce:	3301      	adds	r3, #1
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80010d4:	697a      	ldr	r2, [r7, #20]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80010dc:	4a0e      	ldr	r2, [pc, #56]	; (8001118 <SystemCoreClockUpdate+0xe4>)
 80010de:	6013      	str	r3, [r2, #0]
      break;
 80010e0:	e003      	b.n	80010ea <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 80010e2:	4b0d      	ldr	r3, [pc, #52]	; (8001118 <SystemCoreClockUpdate+0xe4>)
 80010e4:	4a0d      	ldr	r2, [pc, #52]	; (800111c <SystemCoreClockUpdate+0xe8>)
 80010e6:	601a      	str	r2, [r3, #0]
      break;
 80010e8:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80010ea:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <SystemCoreClockUpdate+0xe0>)
 80010ec:	689b      	ldr	r3, [r3, #8]
 80010ee:	091b      	lsrs	r3, r3, #4
 80010f0:	f003 030f 	and.w	r3, r3, #15
 80010f4:	4a0b      	ldr	r2, [pc, #44]	; (8001124 <SystemCoreClockUpdate+0xf0>)
 80010f6:	5cd3      	ldrb	r3, [r2, r3]
 80010f8:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80010fa:	4b07      	ldr	r3, [pc, #28]	; (8001118 <SystemCoreClockUpdate+0xe4>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	fa22 f303 	lsr.w	r3, r2, r3
 8001104:	4a04      	ldr	r2, [pc, #16]	; (8001118 <SystemCoreClockUpdate+0xe4>)
 8001106:	6013      	str	r3, [r2, #0]
}
 8001108:	bf00      	nop
 800110a:	371c      	adds	r7, #28
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	40023800 	.word	0x40023800
 8001118:	20000000 	.word	0x20000000
 800111c:	00f42400 	.word	0x00f42400
 8001120:	007a1200 	.word	0x007a1200
 8001124:	08001da8 	.word	0x08001da8

08001128 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001128:	b480      	push	{r7}
 800112a:	b087      	sub	sp, #28
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001134:	2301      	movs	r3, #1
 8001136:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001138:	e004      	b.n	8001144 <ts_itoa+0x1c>
		div *= base;
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	687a      	ldr	r2, [r7, #4]
 800113e:	fb02 f303 	mul.w	r3, r2, r3
 8001142:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	68ba      	ldr	r2, [r7, #8]
 8001148:	fbb2 f2f3 	udiv	r2, r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	429a      	cmp	r2, r3
 8001150:	d2f3      	bcs.n	800113a <ts_itoa+0x12>

	while (div != 0)
 8001152:	e029      	b.n	80011a8 <ts_itoa+0x80>
	{
		int num = d/div;
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	68ba      	ldr	r2, [r7, #8]
 8001158:	fbb2 f3f3 	udiv	r3, r2, r3
 800115c:	613b      	str	r3, [r7, #16]
		d = d%div;
 800115e:	697a      	ldr	r2, [r7, #20]
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	fbb3 f1f2 	udiv	r1, r3, r2
 8001166:	fb02 f201 	mul.w	r2, r2, r1
 800116a:	1a9b      	subs	r3, r3, r2
 800116c:	60bb      	str	r3, [r7, #8]
		div /= base;
 800116e:	697a      	ldr	r2, [r7, #20]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	fb92 f3f3 	sdiv	r3, r2, r3
 8001176:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	2b09      	cmp	r3, #9
 800117c:	dd0a      	ble.n	8001194 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	1c59      	adds	r1, r3, #1
 8001184:	68fa      	ldr	r2, [r7, #12]
 8001186:	6011      	str	r1, [r2, #0]
 8001188:	693a      	ldr	r2, [r7, #16]
 800118a:	b2d2      	uxtb	r2, r2
 800118c:	3237      	adds	r2, #55	; 0x37
 800118e:	b2d2      	uxtb	r2, r2
 8001190:	701a      	strb	r2, [r3, #0]
 8001192:	e009      	b.n	80011a8 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	1c59      	adds	r1, r3, #1
 800119a:	68fa      	ldr	r2, [r7, #12]
 800119c:	6011      	str	r1, [r2, #0]
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	b2d2      	uxtb	r2, r2
 80011a2:	3230      	adds	r2, #48	; 0x30
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1d2      	bne.n	8001154 <ts_itoa+0x2c>
	}
}
 80011ae:	bf00      	nop
 80011b0:	371c      	adds	r7, #28
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr

080011ba <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b088      	sub	sp, #32
 80011be:	af00      	add	r7, sp, #0
 80011c0:	60f8      	str	r0, [r7, #12]
 80011c2:	60b9      	str	r1, [r7, #8]
 80011c4:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	617b      	str	r3, [r7, #20]
	while(*fmt)
 80011ca:	e07d      	b.n	80012c8 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b25      	cmp	r3, #37	; 0x25
 80011d2:	d171      	bne.n	80012b8 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	3301      	adds	r3, #1
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b64      	cmp	r3, #100	; 0x64
 80011e0:	d01e      	beq.n	8001220 <ts_formatstring+0x66>
 80011e2:	2b64      	cmp	r3, #100	; 0x64
 80011e4:	dc06      	bgt.n	80011f4 <ts_formatstring+0x3a>
 80011e6:	2b58      	cmp	r3, #88	; 0x58
 80011e8:	d050      	beq.n	800128c <ts_formatstring+0xd2>
 80011ea:	2b63      	cmp	r3, #99	; 0x63
 80011ec:	d00e      	beq.n	800120c <ts_formatstring+0x52>
 80011ee:	2b25      	cmp	r3, #37	; 0x25
 80011f0:	d058      	beq.n	80012a4 <ts_formatstring+0xea>
 80011f2:	e05d      	b.n	80012b0 <ts_formatstring+0xf6>
 80011f4:	2b73      	cmp	r3, #115	; 0x73
 80011f6:	d02b      	beq.n	8001250 <ts_formatstring+0x96>
 80011f8:	2b73      	cmp	r3, #115	; 0x73
 80011fa:	dc02      	bgt.n	8001202 <ts_formatstring+0x48>
 80011fc:	2b69      	cmp	r3, #105	; 0x69
 80011fe:	d00f      	beq.n	8001220 <ts_formatstring+0x66>
 8001200:	e056      	b.n	80012b0 <ts_formatstring+0xf6>
 8001202:	2b75      	cmp	r3, #117	; 0x75
 8001204:	d037      	beq.n	8001276 <ts_formatstring+0xbc>
 8001206:	2b78      	cmp	r3, #120	; 0x78
 8001208:	d040      	beq.n	800128c <ts_formatstring+0xd2>
 800120a:	e051      	b.n	80012b0 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	1c5a      	adds	r2, r3, #1
 8001210:	60fa      	str	r2, [r7, #12]
 8001212:	687a      	ldr	r2, [r7, #4]
 8001214:	1d11      	adds	r1, r2, #4
 8001216:	6079      	str	r1, [r7, #4]
 8001218:	6812      	ldr	r2, [r2, #0]
 800121a:	b2d2      	uxtb	r2, r2
 800121c:	701a      	strb	r2, [r3, #0]
				break;
 800121e:	e047      	b.n	80012b0 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	1d1a      	adds	r2, r3, #4
 8001224:	607a      	str	r2, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	2b00      	cmp	r3, #0
 800122e:	da07      	bge.n	8001240 <ts_formatstring+0x86>
					{
						val *= -1;
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	425b      	negs	r3, r3
 8001234:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	1c5a      	adds	r2, r3, #1
 800123a:	60fa      	str	r2, [r7, #12]
 800123c:	222d      	movs	r2, #45	; 0x2d
 800123e:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001240:	69f9      	ldr	r1, [r7, #28]
 8001242:	f107 030c 	add.w	r3, r7, #12
 8001246:	220a      	movs	r2, #10
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff ff6d 	bl	8001128 <ts_itoa>
				}
				break;
 800124e:	e02f      	b.n	80012b0 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	1d1a      	adds	r2, r3, #4
 8001254:	607a      	str	r2, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	61bb      	str	r3, [r7, #24]
					while (*arg)
 800125a:	e007      	b.n	800126c <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	1c5a      	adds	r2, r3, #1
 8001260:	60fa      	str	r2, [r7, #12]
 8001262:	69ba      	ldr	r2, [r7, #24]
 8001264:	1c51      	adds	r1, r2, #1
 8001266:	61b9      	str	r1, [r7, #24]
 8001268:	7812      	ldrb	r2, [r2, #0]
 800126a:	701a      	strb	r2, [r3, #0]
					while (*arg)
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d1f3      	bne.n	800125c <ts_formatstring+0xa2>
					}
				}
				break;
 8001274:	e01c      	b.n	80012b0 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	1d1a      	adds	r2, r3, #4
 800127a:	607a      	str	r2, [r7, #4]
 800127c:	6819      	ldr	r1, [r3, #0]
 800127e:	f107 030c 	add.w	r3, r7, #12
 8001282:	220a      	movs	r2, #10
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff ff4f 	bl	8001128 <ts_itoa>
				break;
 800128a:	e011      	b.n	80012b0 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	1d1a      	adds	r2, r3, #4
 8001290:	607a      	str	r2, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4619      	mov	r1, r3
 8001296:	f107 030c 	add.w	r3, r7, #12
 800129a:	2210      	movs	r2, #16
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff ff43 	bl	8001128 <ts_itoa>
				break;
 80012a2:	e005      	b.n	80012b0 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	1c5a      	adds	r2, r3, #1
 80012a8:	60fa      	str	r2, [r7, #12]
 80012aa:	2225      	movs	r2, #37	; 0x25
 80012ac:	701a      	strb	r2, [r3, #0]
				  break;
 80012ae:	bf00      	nop
			}
			fmt++;
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	3301      	adds	r3, #1
 80012b4:	60bb      	str	r3, [r7, #8]
 80012b6:	e007      	b.n	80012c8 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	1c5a      	adds	r2, r3, #1
 80012bc:	60fa      	str	r2, [r7, #12]
 80012be:	68ba      	ldr	r2, [r7, #8]
 80012c0:	1c51      	adds	r1, r2, #1
 80012c2:	60b9      	str	r1, [r7, #8]
 80012c4:	7812      	ldrb	r2, [r2, #0]
 80012c6:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	f47f af7d 	bne.w	80011cc <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	2200      	movs	r2, #0
 80012d6:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	461a      	mov	r2, r3
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	1ad3      	subs	r3, r2, r3
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3720      	adds	r7, #32
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
	int length = 0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 80012f6:	e081      	b.n	80013fc <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b25      	cmp	r3, #37	; 0x25
 80012fe:	d177      	bne.n	80013f0 <ts_formatlength+0x108>
		{
			++fmt;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3301      	adds	r3, #1
 8001304:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	3b58      	subs	r3, #88	; 0x58
 800130c:	2b20      	cmp	r3, #32
 800130e:	d86a      	bhi.n	80013e6 <ts_formatlength+0xfe>
 8001310:	a201      	add	r2, pc, #4	; (adr r2, 8001318 <ts_formatlength+0x30>)
 8001312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001316:	bf00      	nop
 8001318:	080013d9 	.word	0x080013d9
 800131c:	080013e7 	.word	0x080013e7
 8001320:	080013e7 	.word	0x080013e7
 8001324:	080013e7 	.word	0x080013e7
 8001328:	080013e7 	.word	0x080013e7
 800132c:	080013e7 	.word	0x080013e7
 8001330:	080013e7 	.word	0x080013e7
 8001334:	080013e7 	.word	0x080013e7
 8001338:	080013e7 	.word	0x080013e7
 800133c:	080013e7 	.word	0x080013e7
 8001340:	080013e7 	.word	0x080013e7
 8001344:	0800139d 	.word	0x0800139d
 8001348:	080013ab 	.word	0x080013ab
 800134c:	080013e7 	.word	0x080013e7
 8001350:	080013e7 	.word	0x080013e7
 8001354:	080013e7 	.word	0x080013e7
 8001358:	080013e7 	.word	0x080013e7
 800135c:	080013ab 	.word	0x080013ab
 8001360:	080013e7 	.word	0x080013e7
 8001364:	080013e7 	.word	0x080013e7
 8001368:	080013e7 	.word	0x080013e7
 800136c:	080013e7 	.word	0x080013e7
 8001370:	080013e7 	.word	0x080013e7
 8001374:	080013e7 	.word	0x080013e7
 8001378:	080013e7 	.word	0x080013e7
 800137c:	080013e7 	.word	0x080013e7
 8001380:	080013e7 	.word	0x080013e7
 8001384:	080013b9 	.word	0x080013b9
 8001388:	080013e7 	.word	0x080013e7
 800138c:	080013ab 	.word	0x080013ab
 8001390:	080013e7 	.word	0x080013e7
 8001394:	080013e7 	.word	0x080013e7
 8001398:	080013d9 	.word	0x080013d9
			{
			  case 'c':
		  		  va_arg(va, int);
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	3304      	adds	r3, #4
 80013a0:	603b      	str	r3, [r7, #0]
				  ++length;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	3301      	adds	r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
				  break;
 80013a8:	e025      	b.n	80013f6 <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	330b      	adds	r3, #11
 80013ae:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	3304      	adds	r3, #4
 80013b4:	603b      	str	r3, [r7, #0]
				  break;
 80013b6:	e01e      	b.n	80013f6 <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	1d1a      	adds	r2, r3, #4
 80013bc:	603a      	str	r2, [r7, #0]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 80013c2:	e002      	b.n	80013ca <ts_formatlength+0xe2>
			  			  ++length;
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	3301      	adds	r3, #1
 80013c8:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	1c5a      	adds	r2, r3, #1
 80013ce:	60ba      	str	r2, [r7, #8]
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d1f6      	bne.n	80013c4 <ts_formatlength+0xdc>
			  	  }
				  break;
 80013d6:	e00e      	b.n	80013f6 <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	3308      	adds	r3, #8
 80013dc:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	3304      	adds	r3, #4
 80013e2:	603b      	str	r3, [r7, #0]
				  break;
 80013e4:	e007      	b.n	80013f6 <ts_formatlength+0x10e>
			  default:
				  ++length;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	3301      	adds	r3, #1
 80013ea:	60fb      	str	r3, [r7, #12]
				  break;
 80013ec:	bf00      	nop
 80013ee:	e002      	b.n	80013f6 <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	3301      	adds	r3, #1
 80013f4:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	3301      	adds	r3, #1
 80013fa:	607b      	str	r3, [r7, #4]
	while (*fmt)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	f47f af79 	bne.w	80012f8 <ts_formatlength+0x10>
	}
	return length;
 8001406:	68fb      	ldr	r3, [r7, #12]
}
 8001408:	4618      	mov	r0, r3
 800140a:	3714      	adds	r7, #20
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 8001414:	b40f      	push	{r0, r1, r2, r3}
 8001416:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
	int length = 0;
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8001422:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001426:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8001428:	6839      	ldr	r1, [r7, #0]
 800142a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800142c:	f7ff ff5c 	bl	80012e8 <ts_formatlength>
 8001430:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8001432:	466b      	mov	r3, sp
 8001434:	461e      	mov	r6, r3
		char buf[length];
 8001436:	68f9      	ldr	r1, [r7, #12]
 8001438:	1e4b      	subs	r3, r1, #1
 800143a:	60bb      	str	r3, [r7, #8]
 800143c:	460b      	mov	r3, r1
 800143e:	461a      	mov	r2, r3
 8001440:	f04f 0300 	mov.w	r3, #0
 8001444:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8001448:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800144c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8001450:	460b      	mov	r3, r1
 8001452:	461a      	mov	r2, r3
 8001454:	f04f 0300 	mov.w	r3, #0
 8001458:	00dd      	lsls	r5, r3, #3
 800145a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800145e:	00d4      	lsls	r4, r2, #3
 8001460:	460b      	mov	r3, r1
 8001462:	3307      	adds	r3, #7
 8001464:	08db      	lsrs	r3, r3, #3
 8001466:	00db      	lsls	r3, r3, #3
 8001468:	ebad 0d03 	sub.w	sp, sp, r3
 800146c:	466b      	mov	r3, sp
 800146e:	3300      	adds	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 8001472:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001476:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	683a      	ldr	r2, [r7, #0]
 800147c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff fe9b 	bl	80011ba <ts_formatstring>
 8001484:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	68fa      	ldr	r2, [r7, #12]
 800148a:	4619      	mov	r1, r3
 800148c:	2001      	movs	r0, #1
 800148e:	f7ff fd63 	bl	8000f58 <_write>
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 8001496:	68fb      	ldr	r3, [r7, #12]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014a2:	b004      	add	sp, #16
 80014a4:	4770      	bx	lr
	...

080014a8 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7fe fe91 	bl	80001d8 <strlen>
 80014b6:	4603      	mov	r3, r0
 80014b8:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	6879      	ldr	r1, [r7, #4]
 80014c2:	2001      	movs	r0, #1
 80014c4:	f7ff fd48 	bl	8000f58 <_write>
 80014c8:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 80014ca:	2201      	movs	r2, #1
 80014cc:	490b      	ldr	r1, [pc, #44]	; (80014fc <puts+0x54>)
 80014ce:	2001      	movs	r0, #1
 80014d0:	f7ff fd42 	bl	8000f58 <_write>
 80014d4:	4602      	mov	r2, r0
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	4413      	add	r3, r2
 80014da:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	1c5a      	adds	r2, r3, #1
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d102      	bne.n	80014ec <puts+0x44>
	{
		res = 0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]
 80014ea:	e002      	b.n	80014f2 <puts+0x4a>
	}
	else
	{
		res = EOF;
 80014ec:	f04f 33ff 	mov.w	r3, #4294967295
 80014f0:	617b      	str	r3, [r7, #20]
	}

	return res;
 80014f2:	697b      	ldr	r3, [r7, #20]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3718      	adds	r7, #24
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	08001da4 	.word	0x08001da4

08001500 <__libc_init_array>:
 8001500:	b570      	push	{r4, r5, r6, lr}
 8001502:	4e0d      	ldr	r6, [pc, #52]	; (8001538 <__libc_init_array+0x38>)
 8001504:	4c0d      	ldr	r4, [pc, #52]	; (800153c <__libc_init_array+0x3c>)
 8001506:	1ba4      	subs	r4, r4, r6
 8001508:	10a4      	asrs	r4, r4, #2
 800150a:	2500      	movs	r5, #0
 800150c:	42a5      	cmp	r5, r4
 800150e:	d109      	bne.n	8001524 <__libc_init_array+0x24>
 8001510:	4e0b      	ldr	r6, [pc, #44]	; (8001540 <__libc_init_array+0x40>)
 8001512:	4c0c      	ldr	r4, [pc, #48]	; (8001544 <__libc_init_array+0x44>)
 8001514:	f000 fbd0 	bl	8001cb8 <_init>
 8001518:	1ba4      	subs	r4, r4, r6
 800151a:	10a4      	asrs	r4, r4, #2
 800151c:	2500      	movs	r5, #0
 800151e:	42a5      	cmp	r5, r4
 8001520:	d105      	bne.n	800152e <__libc_init_array+0x2e>
 8001522:	bd70      	pop	{r4, r5, r6, pc}
 8001524:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001528:	4798      	blx	r3
 800152a:	3501      	adds	r5, #1
 800152c:	e7ee      	b.n	800150c <__libc_init_array+0xc>
 800152e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001532:	4798      	blx	r3
 8001534:	3501      	adds	r5, #1
 8001536:	e7f2      	b.n	800151e <__libc_init_array+0x1e>
 8001538:	08001e1c 	.word	0x08001e1c
 800153c:	08001e1c 	.word	0x08001e1c
 8001540:	08001e1c 	.word	0x08001e1c
 8001544:	08001e20 	.word	0x08001e20

08001548 <setvbuf>:
 8001548:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800154c:	461d      	mov	r5, r3
 800154e:	4b51      	ldr	r3, [pc, #324]	; (8001694 <setvbuf+0x14c>)
 8001550:	681e      	ldr	r6, [r3, #0]
 8001552:	4604      	mov	r4, r0
 8001554:	460f      	mov	r7, r1
 8001556:	4690      	mov	r8, r2
 8001558:	b126      	cbz	r6, 8001564 <setvbuf+0x1c>
 800155a:	69b3      	ldr	r3, [r6, #24]
 800155c:	b913      	cbnz	r3, 8001564 <setvbuf+0x1c>
 800155e:	4630      	mov	r0, r6
 8001560:	f000 f992 	bl	8001888 <__sinit>
 8001564:	4b4c      	ldr	r3, [pc, #304]	; (8001698 <setvbuf+0x150>)
 8001566:	429c      	cmp	r4, r3
 8001568:	d152      	bne.n	8001610 <setvbuf+0xc8>
 800156a:	6874      	ldr	r4, [r6, #4]
 800156c:	f1b8 0f02 	cmp.w	r8, #2
 8001570:	d006      	beq.n	8001580 <setvbuf+0x38>
 8001572:	f1b8 0f01 	cmp.w	r8, #1
 8001576:	f200 8089 	bhi.w	800168c <setvbuf+0x144>
 800157a:	2d00      	cmp	r5, #0
 800157c:	f2c0 8086 	blt.w	800168c <setvbuf+0x144>
 8001580:	4621      	mov	r1, r4
 8001582:	4630      	mov	r0, r6
 8001584:	f000 f916 	bl	80017b4 <_fflush_r>
 8001588:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800158a:	b141      	cbz	r1, 800159e <setvbuf+0x56>
 800158c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001590:	4299      	cmp	r1, r3
 8001592:	d002      	beq.n	800159a <setvbuf+0x52>
 8001594:	4630      	mov	r0, r6
 8001596:	f000 fa35 	bl	8001a04 <_free_r>
 800159a:	2300      	movs	r3, #0
 800159c:	6363      	str	r3, [r4, #52]	; 0x34
 800159e:	2300      	movs	r3, #0
 80015a0:	61a3      	str	r3, [r4, #24]
 80015a2:	6063      	str	r3, [r4, #4]
 80015a4:	89a3      	ldrh	r3, [r4, #12]
 80015a6:	061b      	lsls	r3, r3, #24
 80015a8:	d503      	bpl.n	80015b2 <setvbuf+0x6a>
 80015aa:	6921      	ldr	r1, [r4, #16]
 80015ac:	4630      	mov	r0, r6
 80015ae:	f000 fa29 	bl	8001a04 <_free_r>
 80015b2:	89a3      	ldrh	r3, [r4, #12]
 80015b4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80015b8:	f023 0303 	bic.w	r3, r3, #3
 80015bc:	f1b8 0f02 	cmp.w	r8, #2
 80015c0:	81a3      	strh	r3, [r4, #12]
 80015c2:	d05d      	beq.n	8001680 <setvbuf+0x138>
 80015c4:	ab01      	add	r3, sp, #4
 80015c6:	466a      	mov	r2, sp
 80015c8:	4621      	mov	r1, r4
 80015ca:	4630      	mov	r0, r6
 80015cc:	f000 f9e6 	bl	800199c <__swhatbuf_r>
 80015d0:	89a3      	ldrh	r3, [r4, #12]
 80015d2:	4318      	orrs	r0, r3
 80015d4:	81a0      	strh	r0, [r4, #12]
 80015d6:	bb2d      	cbnz	r5, 8001624 <setvbuf+0xdc>
 80015d8:	9d00      	ldr	r5, [sp, #0]
 80015da:	4628      	mov	r0, r5
 80015dc:	f000 fa02 	bl	80019e4 <malloc>
 80015e0:	4607      	mov	r7, r0
 80015e2:	2800      	cmp	r0, #0
 80015e4:	d14e      	bne.n	8001684 <setvbuf+0x13c>
 80015e6:	f8dd 9000 	ldr.w	r9, [sp]
 80015ea:	45a9      	cmp	r9, r5
 80015ec:	d13c      	bne.n	8001668 <setvbuf+0x120>
 80015ee:	f04f 30ff 	mov.w	r0, #4294967295
 80015f2:	89a3      	ldrh	r3, [r4, #12]
 80015f4:	f043 0302 	orr.w	r3, r3, #2
 80015f8:	81a3      	strh	r3, [r4, #12]
 80015fa:	2300      	movs	r3, #0
 80015fc:	60a3      	str	r3, [r4, #8]
 80015fe:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8001602:	6023      	str	r3, [r4, #0]
 8001604:	6123      	str	r3, [r4, #16]
 8001606:	2301      	movs	r3, #1
 8001608:	6163      	str	r3, [r4, #20]
 800160a:	b003      	add	sp, #12
 800160c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001610:	4b22      	ldr	r3, [pc, #136]	; (800169c <setvbuf+0x154>)
 8001612:	429c      	cmp	r4, r3
 8001614:	d101      	bne.n	800161a <setvbuf+0xd2>
 8001616:	68b4      	ldr	r4, [r6, #8]
 8001618:	e7a8      	b.n	800156c <setvbuf+0x24>
 800161a:	4b21      	ldr	r3, [pc, #132]	; (80016a0 <setvbuf+0x158>)
 800161c:	429c      	cmp	r4, r3
 800161e:	bf08      	it	eq
 8001620:	68f4      	ldreq	r4, [r6, #12]
 8001622:	e7a3      	b.n	800156c <setvbuf+0x24>
 8001624:	2f00      	cmp	r7, #0
 8001626:	d0d8      	beq.n	80015da <setvbuf+0x92>
 8001628:	69b3      	ldr	r3, [r6, #24]
 800162a:	b913      	cbnz	r3, 8001632 <setvbuf+0xea>
 800162c:	4630      	mov	r0, r6
 800162e:	f000 f92b 	bl	8001888 <__sinit>
 8001632:	f1b8 0f01 	cmp.w	r8, #1
 8001636:	bf08      	it	eq
 8001638:	89a3      	ldrheq	r3, [r4, #12]
 800163a:	6027      	str	r7, [r4, #0]
 800163c:	bf04      	itt	eq
 800163e:	f043 0301 	orreq.w	r3, r3, #1
 8001642:	81a3      	strheq	r3, [r4, #12]
 8001644:	89a3      	ldrh	r3, [r4, #12]
 8001646:	6127      	str	r7, [r4, #16]
 8001648:	f013 0008 	ands.w	r0, r3, #8
 800164c:	6165      	str	r5, [r4, #20]
 800164e:	d01b      	beq.n	8001688 <setvbuf+0x140>
 8001650:	f013 0001 	ands.w	r0, r3, #1
 8001654:	bf18      	it	ne
 8001656:	426d      	negne	r5, r5
 8001658:	f04f 0300 	mov.w	r3, #0
 800165c:	bf1d      	ittte	ne
 800165e:	60a3      	strne	r3, [r4, #8]
 8001660:	61a5      	strne	r5, [r4, #24]
 8001662:	4618      	movne	r0, r3
 8001664:	60a5      	streq	r5, [r4, #8]
 8001666:	e7d0      	b.n	800160a <setvbuf+0xc2>
 8001668:	4648      	mov	r0, r9
 800166a:	f000 f9bb 	bl	80019e4 <malloc>
 800166e:	4607      	mov	r7, r0
 8001670:	2800      	cmp	r0, #0
 8001672:	d0bc      	beq.n	80015ee <setvbuf+0xa6>
 8001674:	89a3      	ldrh	r3, [r4, #12]
 8001676:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800167a:	81a3      	strh	r3, [r4, #12]
 800167c:	464d      	mov	r5, r9
 800167e:	e7d3      	b.n	8001628 <setvbuf+0xe0>
 8001680:	2000      	movs	r0, #0
 8001682:	e7b6      	b.n	80015f2 <setvbuf+0xaa>
 8001684:	46a9      	mov	r9, r5
 8001686:	e7f5      	b.n	8001674 <setvbuf+0x12c>
 8001688:	60a0      	str	r0, [r4, #8]
 800168a:	e7be      	b.n	800160a <setvbuf+0xc2>
 800168c:	f04f 30ff 	mov.w	r0, #4294967295
 8001690:	e7bb      	b.n	800160a <setvbuf+0xc2>
 8001692:	bf00      	nop
 8001694:	20000004 	.word	0x20000004
 8001698:	08001ddc 	.word	0x08001ddc
 800169c:	08001dfc 	.word	0x08001dfc
 80016a0:	08001dbc 	.word	0x08001dbc

080016a4 <__sflush_r>:
 80016a4:	898a      	ldrh	r2, [r1, #12]
 80016a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016aa:	4605      	mov	r5, r0
 80016ac:	0710      	lsls	r0, r2, #28
 80016ae:	460c      	mov	r4, r1
 80016b0:	d45a      	bmi.n	8001768 <__sflush_r+0xc4>
 80016b2:	684b      	ldr	r3, [r1, #4]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	dc05      	bgt.n	80016c4 <__sflush_r+0x20>
 80016b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	dc02      	bgt.n	80016c4 <__sflush_r+0x20>
 80016be:	2000      	movs	r0, #0
 80016c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80016c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80016c6:	2e00      	cmp	r6, #0
 80016c8:	d0f9      	beq.n	80016be <__sflush_r+0x1a>
 80016ca:	2300      	movs	r3, #0
 80016cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80016d0:	682f      	ldr	r7, [r5, #0]
 80016d2:	602b      	str	r3, [r5, #0]
 80016d4:	d033      	beq.n	800173e <__sflush_r+0x9a>
 80016d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80016d8:	89a3      	ldrh	r3, [r4, #12]
 80016da:	075a      	lsls	r2, r3, #29
 80016dc:	d505      	bpl.n	80016ea <__sflush_r+0x46>
 80016de:	6863      	ldr	r3, [r4, #4]
 80016e0:	1ac0      	subs	r0, r0, r3
 80016e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80016e4:	b10b      	cbz	r3, 80016ea <__sflush_r+0x46>
 80016e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016e8:	1ac0      	subs	r0, r0, r3
 80016ea:	2300      	movs	r3, #0
 80016ec:	4602      	mov	r2, r0
 80016ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80016f0:	6a21      	ldr	r1, [r4, #32]
 80016f2:	4628      	mov	r0, r5
 80016f4:	47b0      	blx	r6
 80016f6:	1c43      	adds	r3, r0, #1
 80016f8:	89a3      	ldrh	r3, [r4, #12]
 80016fa:	d106      	bne.n	800170a <__sflush_r+0x66>
 80016fc:	6829      	ldr	r1, [r5, #0]
 80016fe:	291d      	cmp	r1, #29
 8001700:	d84b      	bhi.n	800179a <__sflush_r+0xf6>
 8001702:	4a2b      	ldr	r2, [pc, #172]	; (80017b0 <__sflush_r+0x10c>)
 8001704:	40ca      	lsrs	r2, r1
 8001706:	07d6      	lsls	r6, r2, #31
 8001708:	d547      	bpl.n	800179a <__sflush_r+0xf6>
 800170a:	2200      	movs	r2, #0
 800170c:	6062      	str	r2, [r4, #4]
 800170e:	04d9      	lsls	r1, r3, #19
 8001710:	6922      	ldr	r2, [r4, #16]
 8001712:	6022      	str	r2, [r4, #0]
 8001714:	d504      	bpl.n	8001720 <__sflush_r+0x7c>
 8001716:	1c42      	adds	r2, r0, #1
 8001718:	d101      	bne.n	800171e <__sflush_r+0x7a>
 800171a:	682b      	ldr	r3, [r5, #0]
 800171c:	b903      	cbnz	r3, 8001720 <__sflush_r+0x7c>
 800171e:	6560      	str	r0, [r4, #84]	; 0x54
 8001720:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001722:	602f      	str	r7, [r5, #0]
 8001724:	2900      	cmp	r1, #0
 8001726:	d0ca      	beq.n	80016be <__sflush_r+0x1a>
 8001728:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800172c:	4299      	cmp	r1, r3
 800172e:	d002      	beq.n	8001736 <__sflush_r+0x92>
 8001730:	4628      	mov	r0, r5
 8001732:	f000 f967 	bl	8001a04 <_free_r>
 8001736:	2000      	movs	r0, #0
 8001738:	6360      	str	r0, [r4, #52]	; 0x34
 800173a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800173e:	6a21      	ldr	r1, [r4, #32]
 8001740:	2301      	movs	r3, #1
 8001742:	4628      	mov	r0, r5
 8001744:	47b0      	blx	r6
 8001746:	1c41      	adds	r1, r0, #1
 8001748:	d1c6      	bne.n	80016d8 <__sflush_r+0x34>
 800174a:	682b      	ldr	r3, [r5, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d0c3      	beq.n	80016d8 <__sflush_r+0x34>
 8001750:	2b1d      	cmp	r3, #29
 8001752:	d001      	beq.n	8001758 <__sflush_r+0xb4>
 8001754:	2b16      	cmp	r3, #22
 8001756:	d101      	bne.n	800175c <__sflush_r+0xb8>
 8001758:	602f      	str	r7, [r5, #0]
 800175a:	e7b0      	b.n	80016be <__sflush_r+0x1a>
 800175c:	89a3      	ldrh	r3, [r4, #12]
 800175e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001762:	81a3      	strh	r3, [r4, #12]
 8001764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001768:	690f      	ldr	r7, [r1, #16]
 800176a:	2f00      	cmp	r7, #0
 800176c:	d0a7      	beq.n	80016be <__sflush_r+0x1a>
 800176e:	0793      	lsls	r3, r2, #30
 8001770:	680e      	ldr	r6, [r1, #0]
 8001772:	bf08      	it	eq
 8001774:	694b      	ldreq	r3, [r1, #20]
 8001776:	600f      	str	r7, [r1, #0]
 8001778:	bf18      	it	ne
 800177a:	2300      	movne	r3, #0
 800177c:	eba6 0807 	sub.w	r8, r6, r7
 8001780:	608b      	str	r3, [r1, #8]
 8001782:	f1b8 0f00 	cmp.w	r8, #0
 8001786:	dd9a      	ble.n	80016be <__sflush_r+0x1a>
 8001788:	4643      	mov	r3, r8
 800178a:	463a      	mov	r2, r7
 800178c:	6a21      	ldr	r1, [r4, #32]
 800178e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001790:	4628      	mov	r0, r5
 8001792:	47b0      	blx	r6
 8001794:	2800      	cmp	r0, #0
 8001796:	dc07      	bgt.n	80017a8 <__sflush_r+0x104>
 8001798:	89a3      	ldrh	r3, [r4, #12]
 800179a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800179e:	81a3      	strh	r3, [r4, #12]
 80017a0:	f04f 30ff 	mov.w	r0, #4294967295
 80017a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80017a8:	4407      	add	r7, r0
 80017aa:	eba8 0800 	sub.w	r8, r8, r0
 80017ae:	e7e8      	b.n	8001782 <__sflush_r+0xde>
 80017b0:	20400001 	.word	0x20400001

080017b4 <_fflush_r>:
 80017b4:	b538      	push	{r3, r4, r5, lr}
 80017b6:	690b      	ldr	r3, [r1, #16]
 80017b8:	4605      	mov	r5, r0
 80017ba:	460c      	mov	r4, r1
 80017bc:	b1db      	cbz	r3, 80017f6 <_fflush_r+0x42>
 80017be:	b118      	cbz	r0, 80017c8 <_fflush_r+0x14>
 80017c0:	6983      	ldr	r3, [r0, #24]
 80017c2:	b90b      	cbnz	r3, 80017c8 <_fflush_r+0x14>
 80017c4:	f000 f860 	bl	8001888 <__sinit>
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <_fflush_r+0x48>)
 80017ca:	429c      	cmp	r4, r3
 80017cc:	d109      	bne.n	80017e2 <_fflush_r+0x2e>
 80017ce:	686c      	ldr	r4, [r5, #4]
 80017d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80017d4:	b17b      	cbz	r3, 80017f6 <_fflush_r+0x42>
 80017d6:	4621      	mov	r1, r4
 80017d8:	4628      	mov	r0, r5
 80017da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80017de:	f7ff bf61 	b.w	80016a4 <__sflush_r>
 80017e2:	4b07      	ldr	r3, [pc, #28]	; (8001800 <_fflush_r+0x4c>)
 80017e4:	429c      	cmp	r4, r3
 80017e6:	d101      	bne.n	80017ec <_fflush_r+0x38>
 80017e8:	68ac      	ldr	r4, [r5, #8]
 80017ea:	e7f1      	b.n	80017d0 <_fflush_r+0x1c>
 80017ec:	4b05      	ldr	r3, [pc, #20]	; (8001804 <_fflush_r+0x50>)
 80017ee:	429c      	cmp	r4, r3
 80017f0:	bf08      	it	eq
 80017f2:	68ec      	ldreq	r4, [r5, #12]
 80017f4:	e7ec      	b.n	80017d0 <_fflush_r+0x1c>
 80017f6:	2000      	movs	r0, #0
 80017f8:	bd38      	pop	{r3, r4, r5, pc}
 80017fa:	bf00      	nop
 80017fc:	08001ddc 	.word	0x08001ddc
 8001800:	08001dfc 	.word	0x08001dfc
 8001804:	08001dbc 	.word	0x08001dbc

08001808 <_cleanup_r>:
 8001808:	4901      	ldr	r1, [pc, #4]	; (8001810 <_cleanup_r+0x8>)
 800180a:	f000 b8a9 	b.w	8001960 <_fwalk_reent>
 800180e:	bf00      	nop
 8001810:	080017b5 	.word	0x080017b5

08001814 <std.isra.0>:
 8001814:	2300      	movs	r3, #0
 8001816:	b510      	push	{r4, lr}
 8001818:	4604      	mov	r4, r0
 800181a:	6003      	str	r3, [r0, #0]
 800181c:	6043      	str	r3, [r0, #4]
 800181e:	6083      	str	r3, [r0, #8]
 8001820:	8181      	strh	r1, [r0, #12]
 8001822:	6643      	str	r3, [r0, #100]	; 0x64
 8001824:	81c2      	strh	r2, [r0, #14]
 8001826:	6103      	str	r3, [r0, #16]
 8001828:	6143      	str	r3, [r0, #20]
 800182a:	6183      	str	r3, [r0, #24]
 800182c:	4619      	mov	r1, r3
 800182e:	2208      	movs	r2, #8
 8001830:	305c      	adds	r0, #92	; 0x5c
 8001832:	f000 f8df 	bl	80019f4 <memset>
 8001836:	4b05      	ldr	r3, [pc, #20]	; (800184c <std.isra.0+0x38>)
 8001838:	6263      	str	r3, [r4, #36]	; 0x24
 800183a:	4b05      	ldr	r3, [pc, #20]	; (8001850 <std.isra.0+0x3c>)
 800183c:	62a3      	str	r3, [r4, #40]	; 0x28
 800183e:	4b05      	ldr	r3, [pc, #20]	; (8001854 <std.isra.0+0x40>)
 8001840:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001842:	4b05      	ldr	r3, [pc, #20]	; (8001858 <std.isra.0+0x44>)
 8001844:	6224      	str	r4, [r4, #32]
 8001846:	6323      	str	r3, [r4, #48]	; 0x30
 8001848:	bd10      	pop	{r4, pc}
 800184a:	bf00      	nop
 800184c:	08001b7d 	.word	0x08001b7d
 8001850:	08001b9f 	.word	0x08001b9f
 8001854:	08001bd7 	.word	0x08001bd7
 8001858:	08001bfb 	.word	0x08001bfb

0800185c <__sfmoreglue>:
 800185c:	b570      	push	{r4, r5, r6, lr}
 800185e:	1e4a      	subs	r2, r1, #1
 8001860:	2568      	movs	r5, #104	; 0x68
 8001862:	4355      	muls	r5, r2
 8001864:	460e      	mov	r6, r1
 8001866:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800186a:	f000 f919 	bl	8001aa0 <_malloc_r>
 800186e:	4604      	mov	r4, r0
 8001870:	b140      	cbz	r0, 8001884 <__sfmoreglue+0x28>
 8001872:	2100      	movs	r1, #0
 8001874:	e880 0042 	stmia.w	r0, {r1, r6}
 8001878:	300c      	adds	r0, #12
 800187a:	60a0      	str	r0, [r4, #8]
 800187c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001880:	f000 f8b8 	bl	80019f4 <memset>
 8001884:	4620      	mov	r0, r4
 8001886:	bd70      	pop	{r4, r5, r6, pc}

08001888 <__sinit>:
 8001888:	6983      	ldr	r3, [r0, #24]
 800188a:	b510      	push	{r4, lr}
 800188c:	4604      	mov	r4, r0
 800188e:	bb33      	cbnz	r3, 80018de <__sinit+0x56>
 8001890:	6483      	str	r3, [r0, #72]	; 0x48
 8001892:	64c3      	str	r3, [r0, #76]	; 0x4c
 8001894:	6503      	str	r3, [r0, #80]	; 0x50
 8001896:	4b12      	ldr	r3, [pc, #72]	; (80018e0 <__sinit+0x58>)
 8001898:	4a12      	ldr	r2, [pc, #72]	; (80018e4 <__sinit+0x5c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	6282      	str	r2, [r0, #40]	; 0x28
 800189e:	4298      	cmp	r0, r3
 80018a0:	bf04      	itt	eq
 80018a2:	2301      	moveq	r3, #1
 80018a4:	6183      	streq	r3, [r0, #24]
 80018a6:	f000 f81f 	bl	80018e8 <__sfp>
 80018aa:	6060      	str	r0, [r4, #4]
 80018ac:	4620      	mov	r0, r4
 80018ae:	f000 f81b 	bl	80018e8 <__sfp>
 80018b2:	60a0      	str	r0, [r4, #8]
 80018b4:	4620      	mov	r0, r4
 80018b6:	f000 f817 	bl	80018e8 <__sfp>
 80018ba:	2200      	movs	r2, #0
 80018bc:	60e0      	str	r0, [r4, #12]
 80018be:	2104      	movs	r1, #4
 80018c0:	6860      	ldr	r0, [r4, #4]
 80018c2:	f7ff ffa7 	bl	8001814 <std.isra.0>
 80018c6:	2201      	movs	r2, #1
 80018c8:	2109      	movs	r1, #9
 80018ca:	68a0      	ldr	r0, [r4, #8]
 80018cc:	f7ff ffa2 	bl	8001814 <std.isra.0>
 80018d0:	2202      	movs	r2, #2
 80018d2:	2112      	movs	r1, #18
 80018d4:	68e0      	ldr	r0, [r4, #12]
 80018d6:	f7ff ff9d 	bl	8001814 <std.isra.0>
 80018da:	2301      	movs	r3, #1
 80018dc:	61a3      	str	r3, [r4, #24]
 80018de:	bd10      	pop	{r4, pc}
 80018e0:	08001db8 	.word	0x08001db8
 80018e4:	08001809 	.word	0x08001809

080018e8 <__sfp>:
 80018e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018ea:	4b1c      	ldr	r3, [pc, #112]	; (800195c <__sfp+0x74>)
 80018ec:	681e      	ldr	r6, [r3, #0]
 80018ee:	69b3      	ldr	r3, [r6, #24]
 80018f0:	4607      	mov	r7, r0
 80018f2:	b913      	cbnz	r3, 80018fa <__sfp+0x12>
 80018f4:	4630      	mov	r0, r6
 80018f6:	f7ff ffc7 	bl	8001888 <__sinit>
 80018fa:	3648      	adds	r6, #72	; 0x48
 80018fc:	68b4      	ldr	r4, [r6, #8]
 80018fe:	6873      	ldr	r3, [r6, #4]
 8001900:	3b01      	subs	r3, #1
 8001902:	d503      	bpl.n	800190c <__sfp+0x24>
 8001904:	6833      	ldr	r3, [r6, #0]
 8001906:	b133      	cbz	r3, 8001916 <__sfp+0x2e>
 8001908:	6836      	ldr	r6, [r6, #0]
 800190a:	e7f7      	b.n	80018fc <__sfp+0x14>
 800190c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001910:	b16d      	cbz	r5, 800192e <__sfp+0x46>
 8001912:	3468      	adds	r4, #104	; 0x68
 8001914:	e7f4      	b.n	8001900 <__sfp+0x18>
 8001916:	2104      	movs	r1, #4
 8001918:	4638      	mov	r0, r7
 800191a:	f7ff ff9f 	bl	800185c <__sfmoreglue>
 800191e:	6030      	str	r0, [r6, #0]
 8001920:	2800      	cmp	r0, #0
 8001922:	d1f1      	bne.n	8001908 <__sfp+0x20>
 8001924:	230c      	movs	r3, #12
 8001926:	603b      	str	r3, [r7, #0]
 8001928:	4604      	mov	r4, r0
 800192a:	4620      	mov	r0, r4
 800192c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800192e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001932:	81e3      	strh	r3, [r4, #14]
 8001934:	2301      	movs	r3, #1
 8001936:	81a3      	strh	r3, [r4, #12]
 8001938:	6665      	str	r5, [r4, #100]	; 0x64
 800193a:	6025      	str	r5, [r4, #0]
 800193c:	60a5      	str	r5, [r4, #8]
 800193e:	6065      	str	r5, [r4, #4]
 8001940:	6125      	str	r5, [r4, #16]
 8001942:	6165      	str	r5, [r4, #20]
 8001944:	61a5      	str	r5, [r4, #24]
 8001946:	2208      	movs	r2, #8
 8001948:	4629      	mov	r1, r5
 800194a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800194e:	f000 f851 	bl	80019f4 <memset>
 8001952:	6365      	str	r5, [r4, #52]	; 0x34
 8001954:	63a5      	str	r5, [r4, #56]	; 0x38
 8001956:	64a5      	str	r5, [r4, #72]	; 0x48
 8001958:	64e5      	str	r5, [r4, #76]	; 0x4c
 800195a:	e7e6      	b.n	800192a <__sfp+0x42>
 800195c:	08001db8 	.word	0x08001db8

08001960 <_fwalk_reent>:
 8001960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001964:	4680      	mov	r8, r0
 8001966:	4689      	mov	r9, r1
 8001968:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800196c:	2600      	movs	r6, #0
 800196e:	b914      	cbnz	r4, 8001976 <_fwalk_reent+0x16>
 8001970:	4630      	mov	r0, r6
 8001972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001976:	68a5      	ldr	r5, [r4, #8]
 8001978:	6867      	ldr	r7, [r4, #4]
 800197a:	3f01      	subs	r7, #1
 800197c:	d501      	bpl.n	8001982 <_fwalk_reent+0x22>
 800197e:	6824      	ldr	r4, [r4, #0]
 8001980:	e7f5      	b.n	800196e <_fwalk_reent+0xe>
 8001982:	89ab      	ldrh	r3, [r5, #12]
 8001984:	2b01      	cmp	r3, #1
 8001986:	d907      	bls.n	8001998 <_fwalk_reent+0x38>
 8001988:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800198c:	3301      	adds	r3, #1
 800198e:	d003      	beq.n	8001998 <_fwalk_reent+0x38>
 8001990:	4629      	mov	r1, r5
 8001992:	4640      	mov	r0, r8
 8001994:	47c8      	blx	r9
 8001996:	4306      	orrs	r6, r0
 8001998:	3568      	adds	r5, #104	; 0x68
 800199a:	e7ee      	b.n	800197a <_fwalk_reent+0x1a>

0800199c <__swhatbuf_r>:
 800199c:	b570      	push	{r4, r5, r6, lr}
 800199e:	460e      	mov	r6, r1
 80019a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019a4:	2900      	cmp	r1, #0
 80019a6:	b090      	sub	sp, #64	; 0x40
 80019a8:	4614      	mov	r4, r2
 80019aa:	461d      	mov	r5, r3
 80019ac:	da07      	bge.n	80019be <__swhatbuf_r+0x22>
 80019ae:	2300      	movs	r3, #0
 80019b0:	602b      	str	r3, [r5, #0]
 80019b2:	89b3      	ldrh	r3, [r6, #12]
 80019b4:	061a      	lsls	r2, r3, #24
 80019b6:	d410      	bmi.n	80019da <__swhatbuf_r+0x3e>
 80019b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019bc:	e00e      	b.n	80019dc <__swhatbuf_r+0x40>
 80019be:	aa01      	add	r2, sp, #4
 80019c0:	f000 f942 	bl	8001c48 <_fstat_r>
 80019c4:	2800      	cmp	r0, #0
 80019c6:	dbf2      	blt.n	80019ae <__swhatbuf_r+0x12>
 80019c8:	9a02      	ldr	r2, [sp, #8]
 80019ca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80019ce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80019d2:	425a      	negs	r2, r3
 80019d4:	415a      	adcs	r2, r3
 80019d6:	602a      	str	r2, [r5, #0]
 80019d8:	e7ee      	b.n	80019b8 <__swhatbuf_r+0x1c>
 80019da:	2340      	movs	r3, #64	; 0x40
 80019dc:	2000      	movs	r0, #0
 80019de:	6023      	str	r3, [r4, #0]
 80019e0:	b010      	add	sp, #64	; 0x40
 80019e2:	bd70      	pop	{r4, r5, r6, pc}

080019e4 <malloc>:
 80019e4:	4b02      	ldr	r3, [pc, #8]	; (80019f0 <malloc+0xc>)
 80019e6:	4601      	mov	r1, r0
 80019e8:	6818      	ldr	r0, [r3, #0]
 80019ea:	f000 b859 	b.w	8001aa0 <_malloc_r>
 80019ee:	bf00      	nop
 80019f0:	20000004 	.word	0x20000004

080019f4 <memset>:
 80019f4:	4402      	add	r2, r0
 80019f6:	4603      	mov	r3, r0
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d100      	bne.n	80019fe <memset+0xa>
 80019fc:	4770      	bx	lr
 80019fe:	f803 1b01 	strb.w	r1, [r3], #1
 8001a02:	e7f9      	b.n	80019f8 <memset+0x4>

08001a04 <_free_r>:
 8001a04:	b538      	push	{r3, r4, r5, lr}
 8001a06:	4605      	mov	r5, r0
 8001a08:	2900      	cmp	r1, #0
 8001a0a:	d045      	beq.n	8001a98 <_free_r+0x94>
 8001a0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001a10:	1f0c      	subs	r4, r1, #4
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	bfb8      	it	lt
 8001a16:	18e4      	addlt	r4, r4, r3
 8001a18:	f000 f93a 	bl	8001c90 <__malloc_lock>
 8001a1c:	4a1f      	ldr	r2, [pc, #124]	; (8001a9c <_free_r+0x98>)
 8001a1e:	6813      	ldr	r3, [r2, #0]
 8001a20:	4610      	mov	r0, r2
 8001a22:	b933      	cbnz	r3, 8001a32 <_free_r+0x2e>
 8001a24:	6063      	str	r3, [r4, #4]
 8001a26:	6014      	str	r4, [r2, #0]
 8001a28:	4628      	mov	r0, r5
 8001a2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001a2e:	f000 b930 	b.w	8001c92 <__malloc_unlock>
 8001a32:	42a3      	cmp	r3, r4
 8001a34:	d90c      	bls.n	8001a50 <_free_r+0x4c>
 8001a36:	6821      	ldr	r1, [r4, #0]
 8001a38:	1862      	adds	r2, r4, r1
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	bf04      	itt	eq
 8001a3e:	681a      	ldreq	r2, [r3, #0]
 8001a40:	685b      	ldreq	r3, [r3, #4]
 8001a42:	6063      	str	r3, [r4, #4]
 8001a44:	bf04      	itt	eq
 8001a46:	1852      	addeq	r2, r2, r1
 8001a48:	6022      	streq	r2, [r4, #0]
 8001a4a:	6004      	str	r4, [r0, #0]
 8001a4c:	e7ec      	b.n	8001a28 <_free_r+0x24>
 8001a4e:	4613      	mov	r3, r2
 8001a50:	685a      	ldr	r2, [r3, #4]
 8001a52:	b10a      	cbz	r2, 8001a58 <_free_r+0x54>
 8001a54:	42a2      	cmp	r2, r4
 8001a56:	d9fa      	bls.n	8001a4e <_free_r+0x4a>
 8001a58:	6819      	ldr	r1, [r3, #0]
 8001a5a:	1858      	adds	r0, r3, r1
 8001a5c:	42a0      	cmp	r0, r4
 8001a5e:	d10b      	bne.n	8001a78 <_free_r+0x74>
 8001a60:	6820      	ldr	r0, [r4, #0]
 8001a62:	4401      	add	r1, r0
 8001a64:	1858      	adds	r0, r3, r1
 8001a66:	4282      	cmp	r2, r0
 8001a68:	6019      	str	r1, [r3, #0]
 8001a6a:	d1dd      	bne.n	8001a28 <_free_r+0x24>
 8001a6c:	6810      	ldr	r0, [r2, #0]
 8001a6e:	6852      	ldr	r2, [r2, #4]
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	4401      	add	r1, r0
 8001a74:	6019      	str	r1, [r3, #0]
 8001a76:	e7d7      	b.n	8001a28 <_free_r+0x24>
 8001a78:	d902      	bls.n	8001a80 <_free_r+0x7c>
 8001a7a:	230c      	movs	r3, #12
 8001a7c:	602b      	str	r3, [r5, #0]
 8001a7e:	e7d3      	b.n	8001a28 <_free_r+0x24>
 8001a80:	6820      	ldr	r0, [r4, #0]
 8001a82:	1821      	adds	r1, r4, r0
 8001a84:	428a      	cmp	r2, r1
 8001a86:	bf04      	itt	eq
 8001a88:	6811      	ldreq	r1, [r2, #0]
 8001a8a:	6852      	ldreq	r2, [r2, #4]
 8001a8c:	6062      	str	r2, [r4, #4]
 8001a8e:	bf04      	itt	eq
 8001a90:	1809      	addeq	r1, r1, r0
 8001a92:	6021      	streq	r1, [r4, #0]
 8001a94:	605c      	str	r4, [r3, #4]
 8001a96:	e7c7      	b.n	8001a28 <_free_r+0x24>
 8001a98:	bd38      	pop	{r3, r4, r5, pc}
 8001a9a:	bf00      	nop
 8001a9c:	2000008c 	.word	0x2000008c

08001aa0 <_malloc_r>:
 8001aa0:	b570      	push	{r4, r5, r6, lr}
 8001aa2:	1ccd      	adds	r5, r1, #3
 8001aa4:	f025 0503 	bic.w	r5, r5, #3
 8001aa8:	3508      	adds	r5, #8
 8001aaa:	2d0c      	cmp	r5, #12
 8001aac:	bf38      	it	cc
 8001aae:	250c      	movcc	r5, #12
 8001ab0:	2d00      	cmp	r5, #0
 8001ab2:	4606      	mov	r6, r0
 8001ab4:	db01      	blt.n	8001aba <_malloc_r+0x1a>
 8001ab6:	42a9      	cmp	r1, r5
 8001ab8:	d903      	bls.n	8001ac2 <_malloc_r+0x22>
 8001aba:	230c      	movs	r3, #12
 8001abc:	6033      	str	r3, [r6, #0]
 8001abe:	2000      	movs	r0, #0
 8001ac0:	bd70      	pop	{r4, r5, r6, pc}
 8001ac2:	f000 f8e5 	bl	8001c90 <__malloc_lock>
 8001ac6:	4a23      	ldr	r2, [pc, #140]	; (8001b54 <_malloc_r+0xb4>)
 8001ac8:	6814      	ldr	r4, [r2, #0]
 8001aca:	4621      	mov	r1, r4
 8001acc:	b991      	cbnz	r1, 8001af4 <_malloc_r+0x54>
 8001ace:	4c22      	ldr	r4, [pc, #136]	; (8001b58 <_malloc_r+0xb8>)
 8001ad0:	6823      	ldr	r3, [r4, #0]
 8001ad2:	b91b      	cbnz	r3, 8001adc <_malloc_r+0x3c>
 8001ad4:	4630      	mov	r0, r6
 8001ad6:	f000 f841 	bl	8001b5c <_sbrk_r>
 8001ada:	6020      	str	r0, [r4, #0]
 8001adc:	4629      	mov	r1, r5
 8001ade:	4630      	mov	r0, r6
 8001ae0:	f000 f83c 	bl	8001b5c <_sbrk_r>
 8001ae4:	1c43      	adds	r3, r0, #1
 8001ae6:	d126      	bne.n	8001b36 <_malloc_r+0x96>
 8001ae8:	230c      	movs	r3, #12
 8001aea:	6033      	str	r3, [r6, #0]
 8001aec:	4630      	mov	r0, r6
 8001aee:	f000 f8d0 	bl	8001c92 <__malloc_unlock>
 8001af2:	e7e4      	b.n	8001abe <_malloc_r+0x1e>
 8001af4:	680b      	ldr	r3, [r1, #0]
 8001af6:	1b5b      	subs	r3, r3, r5
 8001af8:	d41a      	bmi.n	8001b30 <_malloc_r+0x90>
 8001afa:	2b0b      	cmp	r3, #11
 8001afc:	d90f      	bls.n	8001b1e <_malloc_r+0x7e>
 8001afe:	600b      	str	r3, [r1, #0]
 8001b00:	50cd      	str	r5, [r1, r3]
 8001b02:	18cc      	adds	r4, r1, r3
 8001b04:	4630      	mov	r0, r6
 8001b06:	f000 f8c4 	bl	8001c92 <__malloc_unlock>
 8001b0a:	f104 000b 	add.w	r0, r4, #11
 8001b0e:	1d23      	adds	r3, r4, #4
 8001b10:	f020 0007 	bic.w	r0, r0, #7
 8001b14:	1ac3      	subs	r3, r0, r3
 8001b16:	d01b      	beq.n	8001b50 <_malloc_r+0xb0>
 8001b18:	425a      	negs	r2, r3
 8001b1a:	50e2      	str	r2, [r4, r3]
 8001b1c:	bd70      	pop	{r4, r5, r6, pc}
 8001b1e:	428c      	cmp	r4, r1
 8001b20:	bf0d      	iteet	eq
 8001b22:	6863      	ldreq	r3, [r4, #4]
 8001b24:	684b      	ldrne	r3, [r1, #4]
 8001b26:	6063      	strne	r3, [r4, #4]
 8001b28:	6013      	streq	r3, [r2, #0]
 8001b2a:	bf18      	it	ne
 8001b2c:	460c      	movne	r4, r1
 8001b2e:	e7e9      	b.n	8001b04 <_malloc_r+0x64>
 8001b30:	460c      	mov	r4, r1
 8001b32:	6849      	ldr	r1, [r1, #4]
 8001b34:	e7ca      	b.n	8001acc <_malloc_r+0x2c>
 8001b36:	1cc4      	adds	r4, r0, #3
 8001b38:	f024 0403 	bic.w	r4, r4, #3
 8001b3c:	42a0      	cmp	r0, r4
 8001b3e:	d005      	beq.n	8001b4c <_malloc_r+0xac>
 8001b40:	1a21      	subs	r1, r4, r0
 8001b42:	4630      	mov	r0, r6
 8001b44:	f000 f80a 	bl	8001b5c <_sbrk_r>
 8001b48:	3001      	adds	r0, #1
 8001b4a:	d0cd      	beq.n	8001ae8 <_malloc_r+0x48>
 8001b4c:	6025      	str	r5, [r4, #0]
 8001b4e:	e7d9      	b.n	8001b04 <_malloc_r+0x64>
 8001b50:	bd70      	pop	{r4, r5, r6, pc}
 8001b52:	bf00      	nop
 8001b54:	2000008c 	.word	0x2000008c
 8001b58:	20000090 	.word	0x20000090

08001b5c <_sbrk_r>:
 8001b5c:	b538      	push	{r3, r4, r5, lr}
 8001b5e:	4c06      	ldr	r4, [pc, #24]	; (8001b78 <_sbrk_r+0x1c>)
 8001b60:	2300      	movs	r3, #0
 8001b62:	4605      	mov	r5, r0
 8001b64:	4608      	mov	r0, r1
 8001b66:	6023      	str	r3, [r4, #0]
 8001b68:	f7ff f99e 	bl	8000ea8 <_sbrk>
 8001b6c:	1c43      	adds	r3, r0, #1
 8001b6e:	d102      	bne.n	8001b76 <_sbrk_r+0x1a>
 8001b70:	6823      	ldr	r3, [r4, #0]
 8001b72:	b103      	cbz	r3, 8001b76 <_sbrk_r+0x1a>
 8001b74:	602b      	str	r3, [r5, #0]
 8001b76:	bd38      	pop	{r3, r4, r5, pc}
 8001b78:	20004094 	.word	0x20004094

08001b7c <__sread>:
 8001b7c:	b510      	push	{r4, lr}
 8001b7e:	460c      	mov	r4, r1
 8001b80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001b84:	f000 f886 	bl	8001c94 <_read_r>
 8001b88:	2800      	cmp	r0, #0
 8001b8a:	bfab      	itete	ge
 8001b8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001b8e:	89a3      	ldrhlt	r3, [r4, #12]
 8001b90:	181b      	addge	r3, r3, r0
 8001b92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001b96:	bfac      	ite	ge
 8001b98:	6563      	strge	r3, [r4, #84]	; 0x54
 8001b9a:	81a3      	strhlt	r3, [r4, #12]
 8001b9c:	bd10      	pop	{r4, pc}

08001b9e <__swrite>:
 8001b9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ba2:	461f      	mov	r7, r3
 8001ba4:	898b      	ldrh	r3, [r1, #12]
 8001ba6:	05db      	lsls	r3, r3, #23
 8001ba8:	4605      	mov	r5, r0
 8001baa:	460c      	mov	r4, r1
 8001bac:	4616      	mov	r6, r2
 8001bae:	d505      	bpl.n	8001bbc <__swrite+0x1e>
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001bb8:	f000 f858 	bl	8001c6c <_lseek_r>
 8001bbc:	89a3      	ldrh	r3, [r4, #12]
 8001bbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001bc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001bc6:	81a3      	strh	r3, [r4, #12]
 8001bc8:	4632      	mov	r2, r6
 8001bca:	463b      	mov	r3, r7
 8001bcc:	4628      	mov	r0, r5
 8001bce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001bd2:	f000 b817 	b.w	8001c04 <_write_r>

08001bd6 <__sseek>:
 8001bd6:	b510      	push	{r4, lr}
 8001bd8:	460c      	mov	r4, r1
 8001bda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001bde:	f000 f845 	bl	8001c6c <_lseek_r>
 8001be2:	1c43      	adds	r3, r0, #1
 8001be4:	89a3      	ldrh	r3, [r4, #12]
 8001be6:	bf15      	itete	ne
 8001be8:	6560      	strne	r0, [r4, #84]	; 0x54
 8001bea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001bee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001bf2:	81a3      	strheq	r3, [r4, #12]
 8001bf4:	bf18      	it	ne
 8001bf6:	81a3      	strhne	r3, [r4, #12]
 8001bf8:	bd10      	pop	{r4, pc}

08001bfa <__sclose>:
 8001bfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001bfe:	f000 b813 	b.w	8001c28 <_close_r>
	...

08001c04 <_write_r>:
 8001c04:	b538      	push	{r3, r4, r5, lr}
 8001c06:	4c07      	ldr	r4, [pc, #28]	; (8001c24 <_write_r+0x20>)
 8001c08:	4605      	mov	r5, r0
 8001c0a:	4608      	mov	r0, r1
 8001c0c:	4611      	mov	r1, r2
 8001c0e:	2200      	movs	r2, #0
 8001c10:	6022      	str	r2, [r4, #0]
 8001c12:	461a      	mov	r2, r3
 8001c14:	f7ff f9a0 	bl	8000f58 <_write>
 8001c18:	1c43      	adds	r3, r0, #1
 8001c1a:	d102      	bne.n	8001c22 <_write_r+0x1e>
 8001c1c:	6823      	ldr	r3, [r4, #0]
 8001c1e:	b103      	cbz	r3, 8001c22 <_write_r+0x1e>
 8001c20:	602b      	str	r3, [r5, #0]
 8001c22:	bd38      	pop	{r3, r4, r5, pc}
 8001c24:	20004094 	.word	0x20004094

08001c28 <_close_r>:
 8001c28:	b538      	push	{r3, r4, r5, lr}
 8001c2a:	4c06      	ldr	r4, [pc, #24]	; (8001c44 <_close_r+0x1c>)
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	4605      	mov	r5, r0
 8001c30:	4608      	mov	r0, r1
 8001c32:	6023      	str	r3, [r4, #0]
 8001c34:	f7ff f958 	bl	8000ee8 <_close>
 8001c38:	1c43      	adds	r3, r0, #1
 8001c3a:	d102      	bne.n	8001c42 <_close_r+0x1a>
 8001c3c:	6823      	ldr	r3, [r4, #0]
 8001c3e:	b103      	cbz	r3, 8001c42 <_close_r+0x1a>
 8001c40:	602b      	str	r3, [r5, #0]
 8001c42:	bd38      	pop	{r3, r4, r5, pc}
 8001c44:	20004094 	.word	0x20004094

08001c48 <_fstat_r>:
 8001c48:	b538      	push	{r3, r4, r5, lr}
 8001c4a:	4c07      	ldr	r4, [pc, #28]	; (8001c68 <_fstat_r+0x20>)
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	4605      	mov	r5, r0
 8001c50:	4608      	mov	r0, r1
 8001c52:	4611      	mov	r1, r2
 8001c54:	6023      	str	r3, [r4, #0]
 8001c56:	f7ff f959 	bl	8000f0c <_fstat>
 8001c5a:	1c43      	adds	r3, r0, #1
 8001c5c:	d102      	bne.n	8001c64 <_fstat_r+0x1c>
 8001c5e:	6823      	ldr	r3, [r4, #0]
 8001c60:	b103      	cbz	r3, 8001c64 <_fstat_r+0x1c>
 8001c62:	602b      	str	r3, [r5, #0]
 8001c64:	bd38      	pop	{r3, r4, r5, pc}
 8001c66:	bf00      	nop
 8001c68:	20004094 	.word	0x20004094

08001c6c <_lseek_r>:
 8001c6c:	b538      	push	{r3, r4, r5, lr}
 8001c6e:	4c07      	ldr	r4, [pc, #28]	; (8001c8c <_lseek_r+0x20>)
 8001c70:	4605      	mov	r5, r0
 8001c72:	4608      	mov	r0, r1
 8001c74:	4611      	mov	r1, r2
 8001c76:	2200      	movs	r2, #0
 8001c78:	6022      	str	r2, [r4, #0]
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	f7ff f958 	bl	8000f30 <_lseek>
 8001c80:	1c43      	adds	r3, r0, #1
 8001c82:	d102      	bne.n	8001c8a <_lseek_r+0x1e>
 8001c84:	6823      	ldr	r3, [r4, #0]
 8001c86:	b103      	cbz	r3, 8001c8a <_lseek_r+0x1e>
 8001c88:	602b      	str	r3, [r5, #0]
 8001c8a:	bd38      	pop	{r3, r4, r5, pc}
 8001c8c:	20004094 	.word	0x20004094

08001c90 <__malloc_lock>:
 8001c90:	4770      	bx	lr

08001c92 <__malloc_unlock>:
 8001c92:	4770      	bx	lr

08001c94 <_read_r>:
 8001c94:	b538      	push	{r3, r4, r5, lr}
 8001c96:	4c07      	ldr	r4, [pc, #28]	; (8001cb4 <_read_r+0x20>)
 8001c98:	4605      	mov	r5, r0
 8001c9a:	4608      	mov	r0, r1
 8001c9c:	4611      	mov	r1, r2
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	6022      	str	r2, [r4, #0]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	f7ff f97a 	bl	8000f9c <_read>
 8001ca8:	1c43      	adds	r3, r0, #1
 8001caa:	d102      	bne.n	8001cb2 <_read_r+0x1e>
 8001cac:	6823      	ldr	r3, [r4, #0]
 8001cae:	b103      	cbz	r3, 8001cb2 <_read_r+0x1e>
 8001cb0:	602b      	str	r3, [r5, #0]
 8001cb2:	bd38      	pop	{r3, r4, r5, pc}
 8001cb4:	20004094 	.word	0x20004094

08001cb8 <_init>:
 8001cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cba:	bf00      	nop
 8001cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001cbe:	bc08      	pop	{r3}
 8001cc0:	469e      	mov	lr, r3
 8001cc2:	4770      	bx	lr

08001cc4 <_fini>:
 8001cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cc6:	bf00      	nop
 8001cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001cca:	bc08      	pop	{r3}
 8001ccc:	469e      	mov	lr, r3
 8001cce:	4770      	bx	lr
