# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 301290383 # Weave simulation time
 time: # Simulator time breakdown
  init: 2332535299210
  bound: 6485198986
  weave: 379545864
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 8439 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 84391028 # Simulated unhalted cycles
   cCycles: 10020733 # Cycles due to contention stalls
   instrs: 100009251 # Simulated instructions
   uops: 132225646 # Retired micro-ops
   bbls: 1458076 # Basic blocks
   approxInstrs: 967637 # Instrs with approx uop decoding
   mispredBranches: 1052 # Mispredicted branches
   condBranches: 120271 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 6774077 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 4033596 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 245 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 30380 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 37226494 # Filtered GETS hits
   fhGETX: 9684961 # Filtered GETX hits
   hGETS: 4979199 # GETS hits
   hGETX: 1524439 # GETX hits
   mGETS: 617568 # GETS misses
   mGETXIM: 139991 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 62816360 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 256539 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 361274 # GETS misses
   mGETXIM: 139991 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 616389 # Clean evictions (from lower level)
   PUTX: 140658 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 55268700 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 16277 # GETS hits
   hGETX: 4562 # GETX hits
   mGETS: 344997 # GETS misses
   mGETXIM: 135429 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 357251 # Clean evictions (from lower level)
   PUTX: 139918 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 43238340 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 120071 # Read requests
   wr: 33854 # Write requests
   rdlat: 17592568 # Total latency experienced by read requests
   wrlat: 5659377 # Total latency experienced by write requests
   rdhits: 6 # Read row hits
   wrhits: 83 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 75979
    14: 22059
    15: 5782
    16: 1775
    17: 5492
    18: 1025
    19: 1211
    20: 780
    21: 130
    22: 559
    23: 145
    24: 255
    25: 3159
    26: 364
    27: 49
    28: 62
    29: 62
    30: 49
    31: 54
    32: 49
    33: 64
    34: 69
    35: 81
    36: 75
    37: 63
    38: 64
    39: 53
    40: 77
    41: 65
    42: 82
    43: 67
    44: 35
    45: 24
    46: 19
    47: 59
    48: 50
    49: 25
    50: 11
    51: 10
    52: 12
    53: 4
    54: 4
    55: 5
    56: 3
    57: 4
    58: 2
    59: 2
    60: 2
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 120092 # Read requests
   wr: 33839 # Write requests
   rdlat: 17594489 # Total latency experienced by read requests
   wrlat: 5647118 # Total latency experienced by write requests
   rdhits: 3 # Read row hits
   wrhits: 78 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 76032
    14: 22118
    15: 5825
    16: 1731
    17: 5536
    18: 1023
    19: 1146
    20: 760
    21: 119
    22: 554
    23: 131
    24: 276
    25: 3078
    26: 365
    27: 50
    28: 60
    29: 60
    30: 61
    31: 44
    32: 48
    33: 70
    34: 62
    35: 64
    36: 89
    37: 75
    38: 86
    39: 68
    40: 73
    41: 49
    42: 79
    43: 60
    44: 39
    45: 27
    46: 28
    47: 51
    48: 46
    49: 28
    50: 10
    51: 11
    52: 14
    53: 4
    54: 7
    55: 14
    56: 5
    57: 5
    58: 5
    59: 5
    60: 0
    61: 0
    62: 0
    63: 1
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 120091 # Read requests
   wr: 33840 # Write requests
   rdlat: 17609398 # Total latency experienced by read requests
   wrlat: 5656901 # Total latency experienced by write requests
   rdhits: 7 # Read row hits
   wrhits: 81 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 76054
    14: 22105
    15: 5765
    16: 1676
    17: 5483
    18: 995
    19: 1174
    20: 782
    21: 112
    22: 500
    23: 205
    24: 281
    25: 3167
    26: 361
    27: 55
    28: 66
    29: 61
    30: 64
    31: 54
    32: 60
    33: 64
    34: 52
    35: 66
    36: 90
    37: 64
    38: 68
    39: 65
    40: 95
    41: 68
    42: 78
    43: 74
    44: 52
    45: 36
    46: 22
    47: 54
    48: 48
    49: 25
    50: 11
    51: 14
    52: 6
    53: 5
    54: 0
    55: 7
    56: 3
    57: 1
    58: 2
    59: 1
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 120170 # Read requests
   wr: 33856 # Write requests
   rdlat: 17562963 # Total latency experienced by read requests
   wrlat: 5639168 # Total latency experienced by write requests
   rdhits: 10 # Read row hits
   wrhits: 90 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 76146
    14: 22278
    15: 5832
    16: 1645
    17: 5553
    18: 1013
    19: 1125
    20: 797
    21: 121
    22: 485
    23: 193
    24: 309
    25: 3096
    26: 343
    27: 59
    28: 51
    29: 50
    30: 46
    31: 46
    32: 67
    33: 63
    34: 59
    35: 62
    36: 59
    37: 67
    38: 60
    39: 57
    40: 68
    41: 65
    42: 51
    43: 58
    44: 38
    45: 19
    46: 22
    47: 43
    48: 48
    49: 22
    50: 7
    51: 11
    52: 9
    53: 4
    54: 2
    55: 8
    56: 4
    57: 3
    58: 3
    59: 2
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 8439
  rqSzHist: # Run queue size histogram
   0: 8439
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 84391028
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100009251
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
