Classic Timing Analyzer report for SSP
Thu Oct 27 11:08:51 2016
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. Clock Hold: 'clk_in'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                           ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.734 ns                         ; col_in[3]                      ; button:U1|b_select_out_b[0]   ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.578 ns                        ; digitron:U3|digitron_show_d[2] ; digitron_show[2]              ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.452 ns                         ; col_in[2]                      ; button:U1|ready_out_b         ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A                                      ; None          ; 74.97 MHz ( period = 13.338 ns ) ; button:U1|b_select_out_b[0]    ; prevent_shake:U6|counter_p[3] ; clk_in     ; clk_in   ; 0            ;
; Clock Hold: 'clk_in'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; prevent_shake:U6|show_out_p    ; matrix:U4|col_out_m[6]        ; clk_in     ; clk_in   ; 24           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                ;                               ;            ;          ; 24           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM570T144C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 74.97 MHz ( period = 13.338 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 74.97 MHz ( period = 13.338 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 74.97 MHz ( period = 13.338 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 74.97 MHz ( period = 13.338 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 74.97 MHz ( period = 13.338 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 74.97 MHz ( period = 13.338 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 75.55 MHz ( period = 13.237 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.354 ns                ;
; N/A                                     ; 75.55 MHz ( period = 13.237 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.354 ns                ;
; N/A                                     ; 75.55 MHz ( period = 13.237 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.354 ns                ;
; N/A                                     ; 75.55 MHz ( period = 13.237 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.354 ns                ;
; N/A                                     ; 75.55 MHz ( period = 13.237 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.354 ns                ;
; N/A                                     ; 75.55 MHz ( period = 13.237 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.354 ns                ;
; N/A                                     ; 75.97 MHz ( period = 13.163 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.280 ns                ;
; N/A                                     ; 75.97 MHz ( period = 13.163 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.280 ns                ;
; N/A                                     ; 75.97 MHz ( period = 13.163 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.280 ns                ;
; N/A                                     ; 75.97 MHz ( period = 13.163 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.280 ns                ;
; N/A                                     ; 75.97 MHz ( period = 13.163 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.280 ns                ;
; N/A                                     ; 75.97 MHz ( period = 13.163 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.280 ns                ;
; N/A                                     ; 78.36 MHz ( period = 12.761 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 78.36 MHz ( period = 12.761 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 78.99 MHz ( period = 12.660 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.777 ns                ;
; N/A                                     ; 78.99 MHz ( period = 12.660 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.777 ns                ;
; N/A                                     ; 79.45 MHz ( period = 12.586 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.703 ns                ;
; N/A                                     ; 79.45 MHz ( period = 12.586 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.703 ns                ;
; N/A                                     ; 80.12 MHz ( period = 12.481 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.598 ns                ;
; N/A                                     ; 80.12 MHz ( period = 12.481 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.598 ns                ;
; N/A                                     ; 80.12 MHz ( period = 12.481 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.598 ns                ;
; N/A                                     ; 80.12 MHz ( period = 12.481 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.598 ns                ;
; N/A                                     ; 80.12 MHz ( period = 12.481 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.598 ns                ;
; N/A                                     ; 80.12 MHz ( period = 12.481 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.598 ns                ;
; N/A                                     ; 80.51 MHz ( period = 12.421 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.538 ns                ;
; N/A                                     ; 80.51 MHz ( period = 12.421 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.538 ns                ;
; N/A                                     ; 80.51 MHz ( period = 12.421 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.538 ns                ;
; N/A                                     ; 80.51 MHz ( period = 12.421 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.538 ns                ;
; N/A                                     ; 80.51 MHz ( period = 12.421 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.538 ns                ;
; N/A                                     ; 80.51 MHz ( period = 12.421 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.538 ns                ;
; N/A                                     ; 82.35 MHz ( period = 12.144 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.261 ns                ;
; N/A                                     ; 82.35 MHz ( period = 12.144 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.261 ns                ;
; N/A                                     ; 82.35 MHz ( period = 12.144 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.261 ns                ;
; N/A                                     ; 82.35 MHz ( period = 12.144 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.261 ns                ;
; N/A                                     ; 82.46 MHz ( period = 12.127 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 82.46 MHz ( period = 12.127 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 82.46 MHz ( period = 12.127 ns )                    ; button:U1|b_select_out_b[0]     ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 83.04 MHz ( period = 12.043 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.160 ns                ;
; N/A                                     ; 83.04 MHz ( period = 12.043 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.160 ns                ;
; N/A                                     ; 83.04 MHz ( period = 12.043 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.160 ns                ;
; N/A                                     ; 83.04 MHz ( period = 12.043 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.160 ns                ;
; N/A                                     ; 83.15 MHz ( period = 12.026 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 83.15 MHz ( period = 12.026 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 83.15 MHz ( period = 12.026 ns )                    ; button:U1|a_select_out_b[0]     ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 83.44 MHz ( period = 11.984 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.101 ns                ;
; N/A                                     ; 83.44 MHz ( period = 11.984 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.101 ns                ;
; N/A                                     ; 83.44 MHz ( period = 11.984 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.101 ns                ;
; N/A                                     ; 83.44 MHz ( period = 11.984 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.101 ns                ;
; N/A                                     ; 83.44 MHz ( period = 11.984 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.101 ns                ;
; N/A                                     ; 83.44 MHz ( period = 11.984 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.101 ns                ;
; N/A                                     ; 83.55 MHz ( period = 11.969 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.086 ns                ;
; N/A                                     ; 83.55 MHz ( period = 11.969 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.086 ns                ;
; N/A                                     ; 83.55 MHz ( period = 11.969 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.086 ns                ;
; N/A                                     ; 83.55 MHz ( period = 11.969 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.086 ns                ;
; N/A                                     ; 83.67 MHz ( period = 11.952 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 83.67 MHz ( period = 11.952 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 83.67 MHz ( period = 11.952 ns )                    ; button:U1|a_ok_out_b            ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 84.01 MHz ( period = 11.904 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.021 ns                ;
; N/A                                     ; 84.01 MHz ( period = 11.904 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.021 ns                ;
; N/A                                     ; 84.43 MHz ( period = 11.844 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.961 ns                ;
; N/A                                     ; 84.43 MHz ( period = 11.844 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.961 ns                ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.815 ns                ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.815 ns                ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.815 ns                ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.815 ns                ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.815 ns                ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.815 ns                ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.581 ns                ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.581 ns                ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.581 ns                ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.581 ns                ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.581 ns                ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.581 ns                ;
; N/A                                     ; 87.67 MHz ( period = 11.407 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.524 ns                ;
; N/A                                     ; 87.67 MHz ( period = 11.407 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.524 ns                ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.404 ns                ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.404 ns                ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.404 ns                ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.404 ns                ;
; N/A                                     ; 88.73 MHz ( period = 11.270 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 88.73 MHz ( period = 11.270 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 88.73 MHz ( period = 11.270 ns )                    ; button:U1|a_select_out_b[1]     ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 89.07 MHz ( period = 11.227 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.344 ns                ;
; N/A                                     ; 89.07 MHz ( period = 11.227 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.344 ns                ;
; N/A                                     ; 89.07 MHz ( period = 11.227 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.344 ns                ;
; N/A                                     ; 89.07 MHz ( period = 11.227 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.344 ns                ;
; N/A                                     ; 89.21 MHz ( period = 11.210 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 89.21 MHz ( period = 11.210 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 89.21 MHz ( period = 11.210 ns )                    ; button:U1|b_ok_out_b            ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 89.33 MHz ( period = 11.195 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.312 ns                ;
; N/A                                     ; 89.33 MHz ( period = 11.195 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.312 ns                ;
; N/A                                     ; 89.33 MHz ( period = 11.195 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.312 ns                ;
; N/A                                     ; 89.33 MHz ( period = 11.195 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.312 ns                ;
; N/A                                     ; 89.33 MHz ( period = 11.195 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.312 ns                ;
; N/A                                     ; 89.33 MHz ( period = 11.195 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.312 ns                ;
; N/A                                     ; 89.92 MHz ( period = 11.121 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 89.92 MHz ( period = 11.121 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 91.27 MHz ( period = 10.957 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 91.27 MHz ( period = 10.957 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 91.85 MHz ( period = 10.887 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 91.85 MHz ( period = 10.887 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 92.68 MHz ( period = 10.790 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.907 ns                ;
; N/A                                     ; 92.68 MHz ( period = 10.790 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.907 ns                ;
; N/A                                     ; 92.68 MHz ( period = 10.790 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.907 ns                ;
; N/A                                     ; 92.68 MHz ( period = 10.790 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.907 ns                ;
; N/A                                     ; 92.82 MHz ( period = 10.773 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 92.82 MHz ( period = 10.773 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 92.82 MHz ( period = 10.773 ns )                    ; button:U1|ready_out_b           ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 95.20 MHz ( period = 10.504 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 95.20 MHz ( period = 10.504 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 95.20 MHz ( period = 10.504 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 95.20 MHz ( period = 10.504 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 95.36 MHz ( period = 10.487 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.604 ns                ;
; N/A                                     ; 95.36 MHz ( period = 10.487 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.604 ns                ;
; N/A                                     ; 95.36 MHz ( period = 10.487 ns )                    ; button:U1|start_out_b           ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.604 ns                ;
; N/A                                     ; 96.71 MHz ( period = 10.340 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 96.71 MHz ( period = 10.340 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 96.71 MHz ( period = 10.340 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 96.71 MHz ( period = 10.340 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 96.87 MHz ( period = 10.323 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.440 ns                ;
; N/A                                     ; 96.87 MHz ( period = 10.323 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.440 ns                ;
; N/A                                     ; 96.87 MHz ( period = 10.323 ns )                    ; button:U1|b_select_out_b[1]     ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.440 ns                ;
; N/A                                     ; 97.37 MHz ( period = 10.270 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 97.37 MHz ( period = 10.270 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 97.37 MHz ( period = 10.270 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 97.37 MHz ( period = 10.270 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 97.46 MHz ( period = 10.261 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 97.46 MHz ( period = 10.261 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 97.46 MHz ( period = 10.261 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 97.46 MHz ( period = 10.261 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 97.46 MHz ( period = 10.261 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 97.46 MHz ( period = 10.261 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 97.53 MHz ( period = 10.253 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 97.53 MHz ( period = 10.253 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 97.53 MHz ( period = 10.253 ns )                    ; button:U1|show_out_b            ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 101.57 MHz ( period = 9.845 ns )                    ; prevent_shake:U6|a_ok_in_p_tmp  ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.136 ns                ;
; N/A                                     ; 101.57 MHz ( period = 9.845 ns )                    ; prevent_shake:U6|a_ok_in_p_tmp  ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.136 ns                ;
; N/A                                     ; 101.57 MHz ( period = 9.845 ns )                    ; prevent_shake:U6|a_ok_in_p_tmp  ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.136 ns                ;
; N/A                                     ; 101.57 MHz ( period = 9.845 ns )                    ; prevent_shake:U6|a_ok_in_p_tmp  ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.136 ns                ;
; N/A                                     ; 101.57 MHz ( period = 9.845 ns )                    ; prevent_shake:U6|a_ok_in_p_tmp  ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.136 ns                ;
; N/A                                     ; 101.57 MHz ( period = 9.845 ns )                    ; prevent_shake:U6|a_ok_in_p_tmp  ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.136 ns                ;
; N/A                                     ; 102.65 MHz ( period = 9.742 ns )                    ; prevent_shake:U6|counter_p[2]   ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 102.65 MHz ( period = 9.742 ns )                    ; prevent_shake:U6|counter_p[2]   ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 102.65 MHz ( period = 9.742 ns )                    ; prevent_shake:U6|counter_p[2]   ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 102.65 MHz ( period = 9.742 ns )                    ; prevent_shake:U6|counter_p[2]   ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 102.65 MHz ( period = 9.742 ns )                    ; prevent_shake:U6|counter_p[2]   ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 102.65 MHz ( period = 9.742 ns )                    ; prevent_shake:U6|counter_p[2]   ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 103.26 MHz ( period = 9.684 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.975 ns                ;
; N/A                                     ; 103.26 MHz ( period = 9.684 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.975 ns                ;
; N/A                                     ; 103.51 MHz ( period = 9.661 ns )                    ; control:U2|b_score_out_c[0]     ; control:U2|result_c[0]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.952 ns                ;
; N/A                                     ; 103.51 MHz ( period = 9.661 ns )                    ; control:U2|b_score_out_c[0]     ; control:U2|result_c[1]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.952 ns                ;
; N/A                                     ; 104.22 MHz ( period = 9.595 ns )                    ; prevent_shake:U6|counter_p[1]   ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.886 ns                ;
; N/A                                     ; 104.22 MHz ( period = 9.595 ns )                    ; prevent_shake:U6|counter_p[1]   ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.886 ns                ;
; N/A                                     ; 104.22 MHz ( period = 9.595 ns )                    ; prevent_shake:U6|counter_p[1]   ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.886 ns                ;
; N/A                                     ; 104.22 MHz ( period = 9.595 ns )                    ; prevent_shake:U6|counter_p[1]   ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.886 ns                ;
; N/A                                     ; 104.22 MHz ( period = 9.595 ns )                    ; prevent_shake:U6|counter_p[1]   ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.886 ns                ;
; N/A                                     ; 104.22 MHz ( period = 9.595 ns )                    ; prevent_shake:U6|counter_p[1]   ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.886 ns                ;
; N/A                                     ; 106.03 MHz ( period = 9.431 ns )                    ; prevent_shake:U6|counter_p[3]   ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.722 ns                ;
; N/A                                     ; 106.03 MHz ( period = 9.431 ns )                    ; prevent_shake:U6|counter_p[3]   ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.722 ns                ;
; N/A                                     ; 106.03 MHz ( period = 9.431 ns )                    ; prevent_shake:U6|counter_p[3]   ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.722 ns                ;
; N/A                                     ; 106.03 MHz ( period = 9.431 ns )                    ; prevent_shake:U6|counter_p[3]   ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.722 ns                ;
; N/A                                     ; 106.03 MHz ( period = 9.431 ns )                    ; prevent_shake:U6|counter_p[3]   ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.722 ns                ;
; N/A                                     ; 106.03 MHz ( period = 9.431 ns )                    ; prevent_shake:U6|counter_p[3]   ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.722 ns                ;
; N/A                                     ; 107.90 MHz ( period = 9.268 ns )                    ; prevent_shake:U6|a_ok_in_p_tmp  ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 107.90 MHz ( period = 9.268 ns )                    ; prevent_shake:U6|a_ok_in_p_tmp  ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 108.31 MHz ( period = 9.233 ns )                    ; control:U2|a_score_out_c[0]     ; control:U2|result_c[0]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.524 ns                ;
; N/A                                     ; 108.31 MHz ( period = 9.233 ns )                    ; control:U2|a_score_out_c[0]     ; control:U2|result_c[1]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.524 ns                ;
; N/A                                     ; 109.05 MHz ( period = 9.170 ns )                    ; prevent_shake:U6|counter_p[2]   ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.461 ns                ;
; N/A                                     ; 109.05 MHz ( period = 9.170 ns )                    ; prevent_shake:U6|counter_p[2]   ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.461 ns                ;
; N/A                                     ; 110.29 MHz ( period = 9.067 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.358 ns                ;
; N/A                                     ; 110.29 MHz ( period = 9.067 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.358 ns                ;
; N/A                                     ; 110.29 MHz ( period = 9.067 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.358 ns                ;
; N/A                                     ; 110.29 MHz ( period = 9.067 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.358 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; prevent_shake:U6|counter_p[0]   ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.349 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; prevent_shake:U6|counter_p[0]   ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.349 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; prevent_shake:U6|counter_p[0]   ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.349 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; prevent_shake:U6|counter_p[0]   ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.349 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; prevent_shake:U6|counter_p[0]   ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.349 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; prevent_shake:U6|counter_p[0]   ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.349 ns                ;
; N/A                                     ; 110.50 MHz ( period = 9.050 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.341 ns                ;
; N/A                                     ; 110.50 MHz ( period = 9.050 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.341 ns                ;
; N/A                                     ; 110.50 MHz ( period = 9.050 ns )                    ; prevent_shake:U6|ready_in_p_tmp ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.341 ns                ;
; N/A                                     ; 110.83 MHz ( period = 9.023 ns )                    ; prevent_shake:U6|counter_p[1]   ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.314 ns                ;
; N/A                                     ; 110.83 MHz ( period = 9.023 ns )                    ; prevent_shake:U6|counter_p[1]   ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.314 ns                ;
; N/A                                     ; 111.51 MHz ( period = 8.968 ns )                    ; control:U2|result_c[1]          ; matrix:U4|counter_m[1]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.259 ns                ;
; N/A                                     ; 111.51 MHz ( period = 8.968 ns )                    ; control:U2|result_c[1]          ; matrix:U4|counter_m[0]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.259 ns                ;
; N/A                                     ; 111.51 MHz ( period = 8.968 ns )                    ; control:U2|result_c[1]          ; matrix:U4|col_out_m[5]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.259 ns                ;
; N/A                                     ; 112.88 MHz ( period = 8.859 ns )                    ; prevent_shake:U6|counter_p[3]   ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.150 ns                ;
; N/A                                     ; 112.88 MHz ( period = 8.859 ns )                    ; prevent_shake:U6|counter_p[3]   ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.150 ns                ;
; N/A                                     ; 113.01 MHz ( period = 8.849 ns )                    ; prevent_shake:U6|counter_p[4]   ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.140 ns                ;
; N/A                                     ; 113.01 MHz ( period = 8.849 ns )                    ; prevent_shake:U6|counter_p[4]   ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.140 ns                ;
; N/A                                     ; 113.01 MHz ( period = 8.849 ns )                    ; prevent_shake:U6|counter_p[4]   ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.140 ns                ;
; N/A                                     ; 113.01 MHz ( period = 8.849 ns )                    ; prevent_shake:U6|counter_p[4]   ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.140 ns                ;
; N/A                                     ; 113.01 MHz ( period = 8.849 ns )                    ; prevent_shake:U6|counter_p[4]   ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.140 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_in'                                                                                                                                                                                                    ;
+------------------------------------------+------------------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                               ; To                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|col_out_m[6]     ; clk_in     ; clk_in   ; None                       ; None                       ; 2.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_select_out_p[0] ; control:U2|result_c[0]     ; clk_in     ; clk_in   ; None                       ; None                       ; 2.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; control:U2|game_state_c[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[1] ; matrix:U4|col_out_m[6]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_ok_out_p        ; control:U2|game_state_c[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_select_out_p[0] ; control:U2|result_c[1]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[0] ; matrix:U4|col_out_m[2]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[0] ; matrix:U4|col_out_m[0]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[1] ; control:U2|result_c[0]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|counter_m[1]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|counter_m[0]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|col_out_m[5]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[0] ; matrix:U4|col_out_m[6]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[1] ; matrix:U4|col_out_m[2]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[1] ; matrix:U4|col_out_m[0]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|col_out_m[1]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; control:U2|game_state_c[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_select_out_p[0] ; matrix:U4|col_out_m[6]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; control:U2|game_state_c[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[1] ; control:U2|result_c[1]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_select_out_p[1] ; control:U2|result_c[0]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[1] ; matrix:U4|col_out_m[7]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[0] ; control:U2|result_c[0]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[1] ; matrix:U4|col_out_m[5]     ; clk_in     ; clk_in   ; None                       ; None                       ; 4.003 ns                 ;
+------------------------------------------+------------------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+-----------+-----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                          ; To Clock ;
+-------+--------------+------------+-----------+-----------------------------+----------+
; N/A   ; None         ; 1.734 ns   ; col_in[3] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 1.720 ns   ; col_in[2] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 1.706 ns   ; col_in[3] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 1.649 ns   ; col_in[1] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 1.604 ns   ; col_in[0] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 1.576 ns   ; col_in[0] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 1.485 ns   ; col_in[1] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 1.421 ns   ; col_in[2] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 1.265 ns   ; col_in[3] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 1.135 ns   ; col_in[0] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 1.044 ns   ; col_in[1] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 0.993 ns   ; col_in[2] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 0.979 ns   ; col_in[3] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 0.849 ns   ; col_in[0] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 0.794 ns   ; col_in[3] ; button:U1|start_out_b       ; clk_in   ;
; N/A   ; None         ; 0.794 ns   ; col_in[3] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.758 ns   ; col_in[1] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 0.694 ns   ; col_in[2] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 0.664 ns   ; col_in[0] ; button:U1|start_out_b       ; clk_in   ;
; N/A   ; None         ; 0.664 ns   ; col_in[0] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.573 ns   ; col_in[1] ; button:U1|start_out_b       ; clk_in   ;
; N/A   ; None         ; 0.573 ns   ; col_in[1] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.572 ns   ; col_in[3] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.509 ns   ; col_in[2] ; button:U1|start_out_b       ; clk_in   ;
; N/A   ; None         ; 0.509 ns   ; col_in[2] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.442 ns   ; col_in[0] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.351 ns   ; col_in[1] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.336 ns   ; col_in[3] ; button:U1|show_out_b        ; clk_in   ;
; N/A   ; None         ; 0.336 ns   ; col_in[3] ; button:U1|ready_out_b       ; clk_in   ;
; N/A   ; None         ; 0.287 ns   ; col_in[2] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.206 ns   ; col_in[0] ; button:U1|show_out_b        ; clk_in   ;
; N/A   ; None         ; 0.206 ns   ; col_in[0] ; button:U1|ready_out_b       ; clk_in   ;
; N/A   ; None         ; 0.115 ns   ; col_in[1] ; button:U1|show_out_b        ; clk_in   ;
; N/A   ; None         ; 0.115 ns   ; col_in[1] ; button:U1|ready_out_b       ; clk_in   ;
; N/A   ; None         ; 0.051 ns   ; col_in[2] ; button:U1|show_out_b        ; clk_in   ;
; N/A   ; None         ; 0.051 ns   ; col_in[2] ; button:U1|ready_out_b       ; clk_in   ;
+-------+--------------+------------+-----------+-----------------------------+----------+


+----------------------------------------------------------------------------------------------------+
; tco                                                                                                ;
+-------+--------------+------------+--------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To               ; From Clock ;
+-------+--------------+------------+--------------------------------+------------------+------------+
; N/A   ; None         ; 13.578 ns  ; digitron:U3|digitron_show_d[2] ; digitron_show[2] ; clk_in     ;
; N/A   ; None         ; 13.265 ns  ; matrix:U4|col_out_m[1]         ; col_matrix[1]    ; clk_in     ;
; N/A   ; None         ; 13.207 ns  ; digitron:U3|digitron_show_d[4] ; digitron_show[4] ; clk_in     ;
; N/A   ; None         ; 13.150 ns  ; button:U1|row_out_b[3]         ; row_out[3]       ; clk_in     ;
; N/A   ; None         ; 13.067 ns  ; matrix:U4|col_out_m[6]         ; col_matrix[6]    ; clk_in     ;
; N/A   ; None         ; 13.020 ns  ; digitron:U3|digitron_cat_d[5]  ; digitron_cat[5]  ; clk_in     ;
; N/A   ; None         ; 12.690 ns  ; matrix:U4|col_out_m[2]         ; col_matrix[2]    ; clk_in     ;
; N/A   ; None         ; 12.689 ns  ; matrix:U4|row_out_m[3]         ; row_matrix[3]    ; clk_in     ;
; N/A   ; None         ; 12.680 ns  ; matrix:U4|row_out_m[2]         ; row_matrix[2]    ; clk_in     ;
; N/A   ; None         ; 12.678 ns  ; digitron:U3|digitron_show_d[1] ; digitron_show[1] ; clk_in     ;
; N/A   ; None         ; 12.618 ns  ; digitron:U3|digitron_show_d[5] ; digitron_cat[2]  ; clk_in     ;
; N/A   ; None         ; 12.523 ns  ; digitron:U3|digitron_show_d[0] ; digitron_show[0] ; clk_in     ;
; N/A   ; None         ; 12.522 ns  ; digitron:U3|digitron_show_d[5] ; digitron_cat[3]  ; clk_in     ;
; N/A   ; None         ; 12.521 ns  ; digitron:U3|digitron_cat_d[4]  ; digitron_cat[4]  ; clk_in     ;
; N/A   ; None         ; 12.493 ns  ; digitron:U3|digitron_show_d[5] ; digitron_show[5] ; clk_in     ;
; N/A   ; None         ; 12.493 ns  ; digitron:U3|digitron_show_d[5] ; digitron_cat[1]  ; clk_in     ;
; N/A   ; None         ; 12.493 ns  ; digitron:U3|digitron_show_d[5] ; digitron_cat[0]  ; clk_in     ;
; N/A   ; None         ; 12.479 ns  ; button:U1|row_out_b[2]         ; row_out[2]       ; clk_in     ;
; N/A   ; None         ; 12.426 ns  ; matrix:U4|col_out_m[5]         ; col_matrix[5]    ; clk_in     ;
; N/A   ; None         ; 12.420 ns  ; digitron:U3|digitron_show_d[3] ; digitron_show[6] ; clk_in     ;
; N/A   ; None         ; 12.408 ns  ; matrix:U4|row_out_m[5]         ; row_matrix[5]    ; clk_in     ;
; N/A   ; None         ; 11.341 ns  ; matrix:U4|col_out_m[7]         ; col_matrix[7]    ; clk_in     ;
; N/A   ; None         ; 11.327 ns  ; digitron:U3|digitron_show_d[3] ; digitron_show[3] ; clk_in     ;
; N/A   ; None         ; 11.327 ns  ; button:U1|row_out_b[1]         ; row_out[1]       ; clk_in     ;
; N/A   ; None         ; 11.326 ns  ; matrix:U4|row_out_m[4]         ; row_matrix[4]    ; clk_in     ;
; N/A   ; None         ; 11.321 ns  ; matrix:U4|col_out_m[0]         ; col_matrix[0]    ; clk_in     ;
+-------+--------------+------------+--------------------------------+------------------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+-----------+-----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                          ; To Clock ;
+---------------+-------------+-----------+-----------+-----------------------------+----------+
; N/A           ; None        ; 3.452 ns  ; col_in[2] ; button:U1|ready_out_b       ; clk_in   ;
; N/A           ; None        ; 3.271 ns  ; col_in[0] ; button:U1|ready_out_b       ; clk_in   ;
; N/A           ; None        ; 3.264 ns  ; col_in[1] ; button:U1|ready_out_b       ; clk_in   ;
; N/A           ; None        ; 3.113 ns  ; col_in[3] ; button:U1|ready_out_b       ; clk_in   ;
; N/A           ; None        ; 2.465 ns  ; col_in[3] ; button:U1|start_out_b       ; clk_in   ;
; N/A           ; None        ; 2.405 ns  ; col_in[0] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 2.399 ns  ; col_in[0] ; button:U1|start_out_b       ; clk_in   ;
; N/A           ; None        ; 2.213 ns  ; col_in[1] ; button:U1|start_out_b       ; clk_in   ;
; N/A           ; None        ; 2.179 ns  ; col_in[2] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 2.142 ns  ; col_in[2] ; button:U1|start_out_b       ; clk_in   ;
; N/A           ; None        ; 1.650 ns  ; col_in[0] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 1.432 ns  ; col_in[2] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 1.377 ns  ; col_in[3] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 1.306 ns  ; col_in[1] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 1.084 ns  ; col_in[1] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 1.005 ns  ; col_in[2] ; button:U1|show_out_b        ; clk_in   ;
; N/A           ; None        ; 0.941 ns  ; col_in[1] ; button:U1|show_out_b        ; clk_in   ;
; N/A           ; None        ; 0.863 ns  ; col_in[3] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 0.850 ns  ; col_in[0] ; button:U1|show_out_b        ; clk_in   ;
; N/A           ; None        ; 0.720 ns  ; col_in[3] ; button:U1|show_out_b        ; clk_in   ;
; N/A           ; None        ; 0.283 ns  ; col_in[2] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; 0.271 ns  ; col_in[2] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; 0.219 ns  ; col_in[1] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; 0.207 ns  ; col_in[1] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; 0.128 ns  ; col_in[0] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; 0.116 ns  ; col_in[0] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; 0.071 ns  ; col_in[2] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; 0.007 ns  ; col_in[1] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; -0.002 ns ; col_in[3] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; -0.014 ns ; col_in[3] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; -0.084 ns ; col_in[0] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; -0.116 ns ; col_in[3] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; -0.255 ns ; col_in[2] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; -0.319 ns ; col_in[1] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; -0.410 ns ; col_in[0] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; -0.540 ns ; col_in[3] ; button:U1|b_select_out_b[0] ; clk_in   ;
+---------------+-------------+-----------+-----------+-----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Oct 27 11:08:51 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "frequency_division:U5|clk_out_f" as buffer
Info: Clock "clk_in" has Internal fmax of 74.97 MHz between source register "button:U1|b_select_out_b[0]" and destination register "prevent_shake:U6|counter_p[4]" (period= 13.338 ns)
    Info: + Longest register to register delay is 8.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y5_N0; Fanout = 5; REG Node = 'button:U1|b_select_out_b[0]'
        Info: 2: + IC(2.107 ns) + CELL(0.200 ns) = 2.307 ns; Loc. = LC_X8_Y6_N4; Fanout = 1; COMB Node = 'prevent_shake:U6|process_0~13'
        Info: 3: + IC(0.710 ns) + CELL(0.914 ns) = 3.931 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'prevent_shake:U6|process_0~15'
        Info: 4: + IC(0.737 ns) + CELL(0.200 ns) = 4.868 ns; Loc. = LC_X8_Y6_N1; Fanout = 6; COMB Node = 'prevent_shake:U6|counter_p[3]~24'
        Info: 5: + IC(1.827 ns) + CELL(1.760 ns) = 8.455 ns; Loc. = LC_X7_Y5_N5; Fanout = 4; REG Node = 'prevent_shake:U6|counter_p[4]'
        Info: Total cell delay = 3.074 ns ( 36.36 % )
        Info: Total interconnect delay = 5.381 ns ( 63.64 % )
    Info: - Smallest clock skew is -4.174 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y5_N5; Fanout = 4; REG Node = 'prevent_shake:U6|counter_p[4]'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
        Info: - Longest clock path from clock "clk_in" to source register is 7.855 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
            Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 43; REG Node = 'frequency_division:U5|clk_out_f'
            Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X8_Y5_N0; Fanout = 5; REG Node = 'button:U1|b_select_out_b[0]'
            Info: Total cell delay = 3.375 ns ( 42.97 % )
            Info: Total interconnect delay = 4.480 ns ( 57.03 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock "clk_in" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "prevent_shake:U6|show_out_p" and destination pin or register "matrix:U4|col_out_m[6]" for clock "clk_in" (Hold time is 1.482 ns)
    Info: + Largest clock skew is 4.174 ns
        Info: + Longest clock path from clock "clk_in" to destination register is 7.855 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
            Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 43; REG Node = 'frequency_division:U5|clk_out_f'
            Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X5_Y5_N1; Fanout = 2; REG Node = 'matrix:U4|col_out_m[6]'
            Info: Total cell delay = 3.375 ns ( 42.97 % )
            Info: Total interconnect delay = 4.480 ns ( 57.03 % )
        Info: - Shortest clock path from clock "clk_in" to source register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X5_Y5_N9; Fanout = 4; REG Node = 'prevent_shake:U6|show_out_p'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 2.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N9; Fanout = 4; REG Node = 'prevent_shake:U6|show_out_p'
        Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X5_Y5_N9; Fanout = 4; COMB Node = 'matrix:U4|col_out_m~76'
        Info: 3: + IC(0.699 ns) + CELL(1.243 ns) = 2.537 ns; Loc. = LC_X5_Y5_N1; Fanout = 2; REG Node = 'matrix:U4|col_out_m[6]'
        Info: Total cell delay = 1.838 ns ( 72.45 % )
        Info: Total interconnect delay = 0.699 ns ( 27.55 % )
    Info: + Micro hold delay of destination is 0.221 ns
Info: tsu for register "button:U1|b_select_out_b[0]" (data pin = "col_in[3]", clock pin = "clk_in") is 1.734 ns
    Info: + Longest pin to register delay is 9.256 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_93; Fanout = 6; PIN Node = 'col_in[3]'
        Info: 2: + IC(2.770 ns) + CELL(0.740 ns) = 4.642 ns; Loc. = LC_X8_Y6_N9; Fanout = 2; COMB Node = 'button:U1|Equal2~0'
        Info: 3: + IC(1.200 ns) + CELL(0.511 ns) = 6.353 ns; Loc. = LC_X7_Y6_N2; Fanout = 1; COMB Node = 'button:U1|b_select_out_b~12'
        Info: 4: + IC(1.842 ns) + CELL(1.061 ns) = 9.256 ns; Loc. = LC_X8_Y5_N0; Fanout = 5; REG Node = 'button:U1|b_select_out_b[0]'
        Info: Total cell delay = 3.444 ns ( 37.21 % )
        Info: Total interconnect delay = 5.812 ns ( 62.79 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 7.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
        Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 43; REG Node = 'frequency_division:U5|clk_out_f'
        Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X8_Y5_N0; Fanout = 5; REG Node = 'button:U1|b_select_out_b[0]'
        Info: Total cell delay = 3.375 ns ( 42.97 % )
        Info: Total interconnect delay = 4.480 ns ( 57.03 % )
Info: tco from clock "clk_in" to destination pin "digitron_show[2]" through register "digitron:U3|digitron_show_d[2]" is 13.578 ns
    Info: + Longest clock path from clock "clk_in" to source register is 7.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
        Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 43; REG Node = 'frequency_division:U5|clk_out_f'
        Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X4_Y7_N6; Fanout = 1; REG Node = 'digitron:U3|digitron_show_d[2]'
        Info: Total cell delay = 3.375 ns ( 42.97 % )
        Info: Total interconnect delay = 4.480 ns ( 57.03 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 5.347 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N6; Fanout = 1; REG Node = 'digitron:U3|digitron_show_d[2]'
        Info: 2: + IC(3.025 ns) + CELL(2.322 ns) = 5.347 ns; Loc. = PIN_106; Fanout = 0; PIN Node = 'digitron_show[2]'
        Info: Total cell delay = 2.322 ns ( 43.43 % )
        Info: Total interconnect delay = 3.025 ns ( 56.57 % )
Info: th for register "button:U1|ready_out_b" (data pin = "col_in[2]", clock pin = "clk_in") is 3.452 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 7.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
        Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 43; REG Node = 'frequency_division:U5|clk_out_f'
        Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X8_Y6_N9; Fanout = 2; REG Node = 'button:U1|ready_out_b'
        Info: Total cell delay = 3.375 ns ( 42.97 % )
        Info: Total interconnect delay = 4.480 ns ( 57.03 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 4.624 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_121; Fanout = 6; PIN Node = 'col_in[2]'
        Info: 2: + IC(2.309 ns) + CELL(1.183 ns) = 4.624 ns; Loc. = LC_X8_Y6_N9; Fanout = 2; REG Node = 'button:U1|ready_out_b'
        Info: Total cell delay = 2.315 ns ( 50.06 % )
        Info: Total interconnect delay = 2.309 ns ( 49.94 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Thu Oct 27 11:08:51 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


