declare bus OUTBUS(15:0),MINBIGA,AREQ31;
declare register AR(5:0),DR(15:0),MIN(15:0),A(15:0),MINADR(5:0);
declare memory MEM(AR,DR);

    MIN<-%1111111111111111;

REPEAT:
    read MEM;
    A<-DR;
    if MIN>A
    then MINBIGA<-1,
         MINADR<-AR,
         MIN<-A 
    else MINBIGA<-0 fi;
    
    if AR = 31 
    then AREQ31<-1 
    else AR<-AR+1,goto REPEAT fi;

    OUTBUS<-MIN;
    