INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/argo7/Desktop/project_Sine_PWM/project_Sine_PWM.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/argo7/Desktop/project_Sine_PWM/project_Sine_PWM.srcs/sources_1/new/sine_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/argo7/Desktop/project_Sine_PWM/project_Sine_PWM.srcs/sources_1/new/pwm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/argo7/Desktop/project_Sine_PWM/project_Sine_PWM.srcs/sim_1/new/tb_pwm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pwm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/argo7/Desktop/project_Sine_PWM/project_Sine_PWM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
