// Seed: 2449751373
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3, id_4 = id_4;
  always this <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = id_3;
  module_0(
      id_7
  );
  assign id_8[1] = 1;
  if (1 > 1) tri0 id_9 = 1;
endmodule
