<stg><name>has_key</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %idx_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx_read)

]]></Node>
<StgValue><ssdm name="idx_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %mapHLS_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mapHLS_unsigned_int_arrayHLS_Stub_size_read)

]]></Node>
<StgValue><ssdm name="mapHLS_size_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i = phi i32 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp = icmp ult i32 %i, %mapHLS_size_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_1 = add i32 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_s = zext i32 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mapHLS_data_first_a = getelementptr [30 x i32]* %mapHLS_unsigned_int_arrayHLS_Stub_data_first, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mapHLS_data_first_a"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="5">
<![CDATA[
:2  %mapHLS_data_first_l = load i32* %mapHLS_data_first_a, align 4

]]></Node>
<StgValue><ssdm name="mapHLS_data_first_l"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="5">
<![CDATA[
:2  %mapHLS_data_first_l = load i32* %mapHLS_data_first_a, align 4

]]></Node>
<StgValue><ssdm name="mapHLS_data_first_l"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5 = icmp eq i32 %mapHLS_data_first_l, %idx_read_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge:0  %p_0 = phi i1 [ false, %1 ], [ true, %2 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1">
<![CDATA[
._crit_edge:1  ret i1 %p_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="23" name="mapHLS_unsigned_int_arrayHLS_Stub_size_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mapHLS_unsigned_int_arrayHLS_Stub_size_read"/></StgValue>
</port>
<port id="24" name="mapHLS_unsigned_int_arrayHLS_Stub_data_first" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mapHLS_unsigned_int_arrayHLS_Stub_data_first"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="25" name="idx_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="idx_read"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="27" from="_ssdm_op_Read.ap_auto.i32" to="idx_read_1" fromId="26" toId="4">
</dataflow>
<dataflow id="28" from="idx_read" to="idx_read_1" fromId="25" toId="4">
</dataflow>
<dataflow id="29" from="_ssdm_op_Read.ap_auto.i32" to="mapHLS_size_read" fromId="26" toId="5">
</dataflow>
<dataflow id="30" from="mapHLS_unsigned_int_arrayHLS_Stub_size_read" to="mapHLS_size_read" fromId="23" toId="5">
</dataflow>
<dataflow id="32" from="StgValue_31" to="i" fromId="31" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="33" from="StgValue_6" to="i" fromId="6" toId="7">
</dataflow>
<dataflow id="34" from="i_1" to="i" fromId="9" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="35" from="StgValue_16" to="i" fromId="16" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="36" from="i" to="tmp" fromId="7" toId="8">
</dataflow>
<dataflow id="37" from="mapHLS_size_read" to="tmp" fromId="5" toId="8">
</dataflow>
<dataflow id="38" from="i" to="i_1" fromId="7" toId="9">
</dataflow>
<dataflow id="40" from="StgValue_39" to="i_1" fromId="39" toId="9">
</dataflow>
<dataflow id="41" from="tmp" to="StgValue_10" fromId="8" toId="10">
</dataflow>
<dataflow id="42" from="i" to="tmp_s" fromId="7" toId="11">
</dataflow>
<dataflow id="43" from="mapHLS_unsigned_int_arrayHLS_Stub_data_first" to="mapHLS_data_first_a" fromId="24" toId="12">
</dataflow>
<dataflow id="45" from="StgValue_44" to="mapHLS_data_first_a" fromId="44" toId="12">
</dataflow>
<dataflow id="46" from="tmp_s" to="mapHLS_data_first_a" fromId="11" toId="12">
</dataflow>
<dataflow id="47" from="mapHLS_data_first_a" to="mapHLS_data_first_l" fromId="12" toId="13">
</dataflow>
<dataflow id="48" from="mapHLS_data_first_a" to="mapHLS_data_first_l" fromId="12" toId="14">
</dataflow>
<dataflow id="49" from="mapHLS_data_first_l" to="tmp_5" fromId="14" toId="15">
</dataflow>
<dataflow id="50" from="idx_read_1" to="tmp_5" fromId="4" toId="15">
</dataflow>
<dataflow id="51" from="tmp_5" to="StgValue_16" fromId="15" toId="16">
</dataflow>
<dataflow id="53" from="StgValue_52" to="p_0" fromId="52" toId="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="54" from="StgValue_10" to="p_0" fromId="10" toId="17">
</dataflow>
<dataflow id="56" from="StgValue_55" to="p_0" fromId="55" toId="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="57" from="StgValue_16" to="p_0" fromId="16" toId="17">
</dataflow>
<dataflow id="58" from="p_0" to="StgValue_18" fromId="17" toId="18">
</dataflow>
<dataflow id="59" from="tmp" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="60" from="tmp" to="StgValue_3" fromId="8" toId="3">
</dataflow>
<dataflow id="61" from="tmp_5" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
