# Programmable Finite Impulse Response Filter ASIC
A 180nm and 90nm ASIC implementation with two embedded ROMs for programming the taps of the Finite Impulse Response filter. Cadence and Synopsys EDA tools used.
Designed in Verilog at RTL, and simulated for desired operation using Xilinx Vivado.

# Contents
Please refer to the report for power, timing, and area analyses.
Single CNTRL.v verilog file attached consists of all modules into one file for use with RTL Compilers.
