INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 12:20:48 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : getTanh_double
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.344ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/conflictPReg_25_20_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/dataQ_25_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 1.432ns (20.528%)  route 5.544ns (79.472%))
  Logic Levels:           16  (CARRY4=4 LUT2=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8783, unset)         0.672     0.672    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/conflictPReg_25_20_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  c_LSQ_A/loadQ/conflictPReg_25_20_reg/Q
                         net (fo=3, unplaced)         0.550     1.431    c_LSQ_A/loadQ/conflictPReg_25_20
                         LUT4 (Prop_lut4_I1_O)        0.153     1.584 r  c_LSQ_A/loadQ/dataQ_25[31]_i_25/O
                         net (fo=2, unplaced)         0.351     1.935    c_LSQ_A/loadQ/dataQ_25[31]_i_25_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     1.988 f  c_LSQ_A/loadQ/A_address1[31]_INST_0_i_167/O
                         net (fo=9, unplaced)         0.381     2.369    c_LSQ_A/loadQ/A_address1[31]_INST_0_i_167_n_0
                         LUT4 (Prop_lut4_I3_O)        0.053     2.422 f  c_LSQ_A/loadQ/dataQ_25[31]_i_23/O
                         net (fo=3, unplaced)         0.358     2.780    c_LSQ_A/loadQ/dataQ_25[31]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.833 f  c_LSQ_A/loadQ/dataQ_25[31]_i_33/O
                         net (fo=2, unplaced)         0.351     3.184    c_LSQ_A/loadQ/dataQ_25[31]_i_33_n_0
                         LUT5 (Prop_lut5_I4_O)        0.053     3.237 r  c_LSQ_A/loadQ/dataQ_25[31]_i_10/O
                         net (fo=37, unplaced)        0.415     3.652    c_LSQ_A/loadQ/dataQ_25[31]_i_10_n_0
                         LUT2 (Prop_lut2_I0_O)        0.053     3.705 r  c_LSQ_A/loadQ/dataQ_25[31]_i_16/O
                         net (fo=5, unplaced)         0.368     4.073    c_LSQ_A/loadQ/dataQ_25[31]_i_16_n_0
                         LUT2 (Prop_lut2_I0_O)        0.053     4.126 r  c_LSQ_A/loadQ/dataQ_25[31]_i_108/O
                         net (fo=6, unplaced)         0.372     4.498    c_LSQ_A/loadQ/dataQ_25[31]_i_108_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     4.551 r  c_LSQ_A/loadQ/dataQ_25[31]_i_101/O
                         net (fo=1, unplaced)         0.363     4.914    c_LSQ_A/loadQ/dataQ_25[31]_i_101_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     5.221 r  c_LSQ_A/loadQ/dataQ_25_reg[31]_i_89/CO[3]
                         net (fo=1, unplaced)         0.008     5.229    c_LSQ_A/loadQ/dataQ_25_reg[31]_i_89_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.289 r  c_LSQ_A/loadQ/dataQ_25_reg[31]_i_75/CO[3]
                         net (fo=1, unplaced)         0.000     5.289    c_LSQ_A/loadQ/dataQ_25_reg[31]_i_75_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.349 r  c_LSQ_A/loadQ/dataQ_25_reg[31]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000     5.349    c_LSQ_A/loadQ/dataQ_25_reg[31]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.409 r  c_LSQ_A/loadQ/dataQ_25_reg[31]_i_48/CO[3]
                         net (fo=1, unplaced)         0.518     5.927    c_LSQ_A/loadQ/_T_410767
                         LUT6 (Prop_lut6_I5_O)        0.053     5.980 f  c_LSQ_A/loadQ/dataQ_25[31]_i_29/O
                         net (fo=1, unplaced)         0.340     6.320    c_LSQ_A/loadQ/dataQ_25[31]_i_29_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     6.373 f  c_LSQ_A/loadQ/dataQ_25[31]_i_9/O
                         net (fo=1, unplaced)         0.340     6.713    c_LSQ_A/loadQ/dataQ_25[31]_i_9_n_0
                         LUT5 (Prop_lut5_I4_O)        0.053     6.766 r  c_LSQ_A/loadQ/dataQ_25[31]_i_3/O
                         net (fo=35, unplaced)        0.413     7.179    c_LSQ_A/loadQ/bypassRequest_25
                         LUT2 (Prop_lut2_I1_O)        0.053     7.232 r  c_LSQ_A/loadQ/dataQ_25[31]_i_1/O
                         net (fo=32, unplaced)        0.416     7.648    c_LSQ_A/loadQ/_T_411836
                         FDRE                                         r  c_LSQ_A/loadQ/dataQ_25_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=8783, unset)         0.638     4.638    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/dataQ_25_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_A/loadQ/dataQ_25_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                 -3.344    




report_timing: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3175.602 ; gain = 0.000 ; free physical = 4979 ; free virtual = 8490
