Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fdde3607d387465a8e036b5414cc508a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/bmillar/dev/riscv-ss/riscv-ss-vivado/riscv-ss-vivado.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/bmillar/dev/riscv-ss/riscv-ss-vivado/riscv-ss-vivado.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HexTo7seg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ImmediateDecoder
Compiling module xil_defaultlib.RightShifter
Compiling module xil_defaultlib.RightShifter(SHIFT_AMT=2)
Compiling module xil_defaultlib.RightShifter(SHIFT_AMT=4)
Compiling module xil_defaultlib.RightShifter(SHIFT_AMT=8)
Compiling module xil_defaultlib.RightShifter(SHIFT_AMT=16)
Compiling module xil_defaultlib.Shift_default
Compiling module xil_defaultlib.Shift(LEFT=1)
Compiling module xil_defaultlib.ALUFull
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile(RLEN=16)
Compiling module xil_defaultlib.BranchLogic
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
