// Seed: 3554917228
module module_0 (
    input wire id_0,
    output tri id_1,
    output wand id_2,
    input wor id_3,
    input tri1 id_4,
    output supply1 id_5
);
  wire id_7;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd75,
    parameter id_8 = 32'd88
) (
    output tri   id_0,
    output tri   id_1,
    output tri0  _id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  tri1  id_6,
    output tri0  id_7,
    output uwire _id_8,
    input  tri0  id_9,
    output wire  id_10,
    output uwire id_11,
    input  tri0  id_12,
    output tri1  id_13
);
  logic [(  id_8  ) : id_2] id_15;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_7,
      id_4,
      id_9,
      id_7
  );
endmodule
