static void F_1 ( unsigned int V_1 )\r\n{\r\nint V_2 , V_3 ;\r\nchar V_4 [ 64 ] ;\r\nmemset ( V_4 , 0 , 64 ) ;\r\nV_3 = 0 ;\r\nfor ( V_2 = 31 ; V_2 >= 0 ; V_2 -- ) {\r\nif ( V_1 & ( 1 << V_2 ) )\r\nV_4 [ V_3 ++ ] = '1' ;\r\nelse\r\nV_4 [ V_3 ++ ] = '0' ;\r\nif ( ( V_2 & 3 ) == 0 )\r\nV_4 [ V_3 ++ ] = ' ' ;\r\n}\r\nF_2 ( L_1 , V_4 ) ;\r\n}\r\nstatic int T_1 F_3 ( struct V_5 * V_6 , const struct V_7 * V_8 )\r\n{\r\nstruct V_9 * V_10 = NULL ;\r\nstruct V_11 * V_12 ;\r\nunsigned long V_13 ;\r\nunsigned short V_14 ;\r\nif ( F_4 ( V_6 ) )\r\nreturn - V_15 ;\r\nF_5 ( V_6 , V_16 , 0x0000 ) ;\r\nF_6 ( V_6 ) ;\r\nF_7 ( V_6 , V_17 , & V_14 ) ;\r\nF_8 ( V_6 , V_17 , V_14 ) ;\r\nif ( ! F_9 ( F_10 ( V_6 , 0 ) , 128 , L_2 ) ) {\r\nF_11 ( L_3 , V_18 ) ;\r\nreturn - V_15 ;\r\n}\r\nV_10 = F_12 ( sizeof( struct V_11 ) ) ;\r\nif ( ! V_10 ) {\r\nF_11 ( L_4 , V_18 ) ;\r\ngoto V_19;\r\n}\r\nV_12 = F_13 ( V_10 ) ;\r\nV_12 -> V_20 = F_14 ( V_6 , 8192 , & V_12 -> V_21 ) ;\r\nif ( V_12 -> V_20 == NULL ) {\r\nF_11 ( L_5 , V_18 ) ;\r\ngoto V_22;\r\n}\r\nV_12 -> V_23 = F_14 ( V_6 , 8192 , & V_12 -> V_24 ) ;\r\nif ( V_12 -> V_23 == NULL ) {\r\nF_11 ( L_6 , V_18 ) ;\r\ngoto V_25;\r\n}\r\nF_15 ( V_10 , & V_6 -> V_10 ) ;\r\nV_12 -> V_10 = V_10 ;\r\nV_12 -> V_6 = V_6 ;\r\nV_12 -> V_26 = F_10 ( V_6 , 0 ) ;\r\nF_16 ( & V_12 -> V_27 ) ;\r\nV_10 -> V_28 = V_6 -> V_28 ;\r\nV_10 -> V_29 = V_12 -> V_26 ;\r\nF_17 ( V_12 ) ;\r\nF_18 ( V_12 ) ;\r\nF_19 ( V_12 ) ;\r\nV_10 -> V_30 = & V_30 ;\r\nF_20 ( V_6 , V_10 ) ;\r\nif ( F_21 ( V_10 ) ) {\r\nF_11 ( L_7 , V_18 ) ;\r\ngoto V_31;\r\n}\r\nF_22 ( V_10 , L_8 ,\r\nV_6 -> V_32 , V_6 -> V_28 ) ;\r\nF_23 ( V_12 ) ;\r\nF_24 ( & V_12 -> V_27 , V_13 ) ;\r\nF_25 ( V_12 ) ;\r\nF_26 ( V_12 ) ;\r\nF_27 ( & V_12 -> V_27 , V_13 ) ;\r\nF_28 ( V_12 ) ;\r\nreturn 0 ;\r\nV_31:\r\nF_29 ( V_12 -> V_23 ) ;\r\nV_25:\r\nF_29 ( V_12 -> V_20 ) ;\r\nV_22:\r\nF_30 ( V_10 ) ;\r\nV_19:\r\nreturn - V_15 ;\r\n}\r\nstatic void T_2 F_31 ( struct V_5 * V_6 )\r\n{\r\nstruct V_9 * V_10 = F_32 ( V_6 ) ;\r\nstruct V_11 * V_33 = F_13 ( V_10 ) ;\r\nF_33 ( V_6 , 8192 , V_33 -> V_20 , V_33 -> V_21 ) ;\r\nF_33 ( V_6 , 8192 , V_33 -> V_23 , V_33 -> V_24 ) ;\r\nF_34 ( V_10 -> V_29 , 128 ) ;\r\nF_35 ( V_10 ) ;\r\nF_30 ( V_10 ) ;\r\nF_20 ( V_6 , NULL ) ;\r\n}\r\nstatic T_3 F_36 ( int V_28 , void * V_34 )\r\n{\r\nstruct V_9 * V_10 = (struct V_9 * ) V_34 ;\r\nstruct V_11 * V_33 = F_13 ( V_10 ) ;\r\nunsigned int V_35 ;\r\nint V_2 ;\r\nF_37 ( & V_33 -> V_27 ) ;\r\nV_35 = F_38 ( V_33 -> V_26 + V_36 ) ;\r\n#if V_37 V_38 && V_38 > 1\r\nF_1 ( V_35 ) ;\r\nF_2 ( L_9 ,\r\nV_33 -> V_23 [ 0 ] , V_33 -> V_23 [ 4 ] ) ;\r\nF_2 ( L_10 ,\r\nV_33 -> V_20 [ 0 ] , V_33 -> V_20 [ 4 ] ) ;\r\n#endif\r\nif ( V_35 == 0 || V_35 == 0xffffffff ) {\r\nF_39 ( & V_33 -> V_27 ) ;\r\nreturn V_39 ;\r\n}\r\nif ( F_40 ( V_33 ) ) {\r\nint V_40 ;\r\nF_41 ( V_10 , L_11 ) ;\r\nV_40 = F_42 ( V_33 ) ;\r\nF_22 ( V_10 , L_12 , V_40 ) ;\r\nif ( V_40 )\r\nF_43 ( V_10 ) ;\r\nelse\r\nF_44 ( V_10 ) ;\r\n}\r\nV_35 |= 0xffffffff ;\r\nF_45 ( V_35 , V_33 -> V_26 + V_36 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_41 ; V_2 ++ )\r\nF_46 ( V_10 , V_33 , V_2 , V_42 [ V_2 ] ) ;\r\nfor ( V_2 = 0 ; V_2 < V_41 ; V_2 ++ )\r\nF_47 ( V_10 , V_33 , V_2 , V_42 [ V_2 ] ) ;\r\nF_39 ( & V_33 -> V_27 ) ;\r\nreturn V_43 ;\r\n}\r\nstatic T_4 F_48 ( struct V_44 * V_45 ,\r\nstruct V_9 * V_10 )\r\n{\r\nstruct V_11 * V_33 ;\r\nunsigned long V_13 ;\r\nint V_46 ;\r\nint V_47 ;\r\nV_33 = F_13 ( V_10 ) ;\r\nF_24 ( & V_33 -> V_27 , V_13 ) ;\r\nfor ( V_47 = 0 ; V_47 < V_41 ; V_47 ++ )\r\nF_46 ( V_10 , V_33 , V_47 , V_42 [ V_47 ] ) ;\r\nV_46 = ( V_33 -> V_48 + 1 ) % ( V_41 ) ;\r\nV_47 = V_33 -> V_48 ;\r\nif ( V_33 -> V_23 [ 4 * V_47 ] == 0 ) {\r\nmemset ( & V_33 -> V_23 [ V_42 [ V_47 ] / 4 ] , 0 , 1536 ) ;\r\nF_49 ( V_45 ,\r\n& ( V_33 -> V_23 [ V_42 [ V_47 ] / 4 ] ) ,\r\nV_45 -> V_49 ) ;\r\nV_33 -> V_23 [ 4 * V_47 + 1 ] = F_50 ( V_45 -> V_49 ) ;\r\nif ( V_47 == V_41 - 1 )\r\nV_33 -> V_23 [ 4 * V_47 + 1 ] |= F_50 ( 1 << 25 ) ;\r\nV_33 -> V_23 [ 4 * V_47 + 1 ] |= F_50 ( 0xF0000000 ) ;\r\nV_33 -> V_50 [ V_47 ] = V_45 ;\r\nF_51 () ;\r\nV_33 -> V_23 [ 4 * V_47 ] = F_50 ( 0x80000000 ) ;\r\nF_52 ( V_33 ) ;\r\nif ( V_33 -> V_23 [ V_46 * 4 ] & F_50 ( 0x8000000 ) ) {\r\nF_53 ( V_10 ) ;\r\n}\r\nV_33 -> V_48 = V_46 ;\r\nF_27 ( & V_33 -> V_27 , V_13 ) ;\r\nreturn V_51 ;\r\n}\r\nF_53 ( V_10 ) ;\r\nF_27 ( & V_33 -> V_27 , V_13 ) ;\r\nF_52 ( V_33 ) ;\r\nreturn V_52 ;\r\n}\r\nstatic int F_54 ( struct V_9 * V_10 )\r\n{\r\nstruct V_11 * V_53 = F_13 ( V_10 ) ;\r\nint V_54 ;\r\nF_22 ( V_10 , L_13 ,\r\nV_10 -> V_28 ) ;\r\nV_54 = F_55 ( V_10 -> V_28 , F_36 , V_55 , V_10 -> V_56 , V_10 ) ;\r\nif ( V_54 )\r\nreturn V_54 ;\r\nF_56 ( V_53 ) ;\r\nV_53 -> V_57 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_57 ( struct V_9 * V_10 )\r\n{\r\nstruct V_11 * V_33 ;\r\nunsigned long V_13 ;\r\nV_33 = F_13 ( V_10 ) ;\r\nF_53 ( V_10 ) ;\r\nF_24 ( & V_33 -> V_27 , V_13 ) ;\r\nF_58 ( V_33 ) ;\r\n#if 0\r\ndeactivate_receiver(card);\r\ndeactivate_transmitter(card);\r\n#endif\r\nF_59 ( V_33 ) ;\r\nF_27 ( & V_33 -> V_27 , V_13 ) ;\r\nV_33 -> V_57 = 0 ;\r\nF_60 ( V_10 -> V_28 , V_10 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_61 ( struct V_9 * V_10 )\r\n{\r\nF_62 ( V_10 -> V_28 ) ;\r\nF_36 ( V_10 -> V_28 , V_10 ) ;\r\nF_63 ( V_10 -> V_28 ) ;\r\n}\r\nstatic void F_17 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nunsigned long V_13 ;\r\nF_24 ( & V_33 -> V_27 , V_13 ) ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_59 ) ;\r\nV_58 |= 0x01 ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_59 ) ;\r\nF_64 ( 100 ) ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_59 ) ;\r\nV_58 &= ~ 0x01 ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_59 ) ;\r\nV_58 = 0 ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_59 ) ;\r\nF_58 ( V_33 ) ;\r\nF_65 ( V_33 ) ;\r\nF_66 ( V_33 ) ;\r\nF_27 ( & V_33 -> V_27 , V_13 ) ;\r\n}\r\nstatic void F_52 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nV_58 = 0 ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_60 ) ;\r\n}\r\nstatic void F_28 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nV_58 = 0 ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_61 ) ;\r\n}\r\nstatic void F_19 ( struct V_11 * V_33 )\r\n{\r\nT_5 V_62 ;\r\nint V_2 ;\r\nF_67 ( V_33 -> V_20 == NULL ) ;\r\nF_67 ( V_33 -> V_23 == NULL ) ;\r\nmemset ( V_33 -> V_20 , 0 , 128 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_41 ; V_2 ++ ) {\r\nV_33 -> V_20 [ V_2 * 4 + 0 ] = F_50 ( 0x80000000 ) ;\r\nV_33 -> V_20 [ V_2 * 4 + 1 ] = F_50 ( 1536 ) ;\r\nif ( V_2 == V_41 - 1 )\r\nV_33 -> V_20 [ V_2 * 4 + 1 ] |= F_50 ( 1 << 25 ) ;\r\nV_62 = V_33 -> V_21 ;\r\nV_33 -> V_20 [ V_2 * 4 + 2 ] = F_50 ( V_62 + V_42 [ V_2 ] ) ;\r\nV_33 -> V_20 [ V_2 * 4 + 3 ] = 0 ;\r\n}\r\nF_51 () ;\r\nV_62 = V_33 -> V_21 ;\r\nF_45 ( V_62 , V_33 -> V_26 + V_63 ) ;\r\nmemset ( V_33 -> V_23 , 0 , 128 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_41 ; V_2 ++ ) {\r\nV_33 -> V_23 [ V_2 * 4 + 0 ] = 0x00000000 ;\r\nV_33 -> V_23 [ V_2 * 4 + 1 ] = F_50 ( 1536 ) ;\r\nif ( V_2 == V_41 - 1 )\r\nV_33 -> V_23 [ V_2 * 4 + 1 ] |= F_50 ( 1 << 25 ) ;\r\nV_62 = V_33 -> V_24 ;\r\nV_33 -> V_23 [ V_2 * 4 + 2 ] = F_50 ( V_62 + V_42 [ V_2 ] ) ;\r\nV_33 -> V_23 [ V_2 * 4 + 3 ] = 0 ;\r\n}\r\nF_51 () ;\r\nV_62 = V_33 -> V_24 ;\r\nF_45 ( V_62 , V_33 -> V_26 + V_64 ) ;\r\n}\r\nstatic void F_59 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nV_58 = 0 ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_63 ) ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_64 ) ;\r\n}\r\nstatic int F_40 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_36 ) ;\r\nif ( ( V_58 & ( 1 << 27 ) ) == 0 )\r\nreturn 0 ;\r\nV_58 = ( 1 << 27 ) ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_36 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int F_68 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_36 ) ;\r\nif ( ( V_58 & ( 7 << 20 ) ) == 0 )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_69 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_36 ) ;\r\nif ( ( V_58 & ( 7 << 17 ) ) == 0 )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic void F_26 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nint V_65 ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_66 ) ;\r\nif ( ( V_58 & 2 ) && ( F_69 ( V_33 ) ) )\r\nreturn;\r\nV_58 = V_58 & ~ 2 ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_66 ) ;\r\nV_65 = 10 ;\r\nwhile ( V_65 > 0 ) {\r\nif ( ! F_69 ( V_33 ) )\r\nbreak;\r\nF_64 ( 50 ) ;\r\nV_65 -- ;\r\nif ( V_65 <= 0 )\r\nF_70 ( V_33 -> V_10 , L_14 ) ;\r\n}\r\nV_58 = F_38 ( V_33 -> V_26 + V_66 ) ;\r\nV_58 = V_58 | 2 ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_66 ) ;\r\nV_65 = 10 ;\r\nwhile ( V_65 > 0 ) {\r\nif ( F_69 ( V_33 ) )\r\nbreak;\r\nF_64 ( 50 ) ;\r\nV_65 -- ;\r\nif ( V_65 <= 0 )\r\nF_70 ( V_33 -> V_10 ,\r\nL_15 ) ;\r\n}\r\n}\r\nstatic void F_65 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nint V_65 ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_66 ) ;\r\nV_58 = V_58 & ~ 2 ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_66 ) ;\r\nV_65 = 10 ;\r\nwhile ( V_65 > 0 ) {\r\nif ( ! F_69 ( V_33 ) )\r\nbreak;\r\nF_64 ( 50 ) ;\r\nV_65 -- ;\r\nif ( V_65 <= 0 )\r\nF_70 ( V_33 -> V_10 , L_14 ) ;\r\n}\r\n}\r\nstatic void F_25 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nint V_65 ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_66 ) ;\r\nif ( ( V_58 & ( 1 << 13 ) ) && ( F_68 ( V_33 ) ) )\r\nreturn;\r\nV_58 = V_58 & ~ ( 1 << 13 ) ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_66 ) ;\r\nV_65 = 10 ;\r\nwhile ( V_65 > 0 ) {\r\nif ( ! F_68 ( V_33 ) )\r\nbreak;\r\nF_64 ( 50 ) ;\r\nV_65 -- ;\r\nif ( V_65 <= 0 )\r\nF_70 ( V_33 -> V_10 ,\r\nL_16 ) ;\r\n}\r\nV_58 = F_38 ( V_33 -> V_26 + V_66 ) ;\r\nV_58 = V_58 | ( 1 << 13 ) ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_66 ) ;\r\nV_65 = 10 ;\r\nwhile ( V_65 > 0 ) {\r\nif ( F_68 ( V_33 ) )\r\nbreak;\r\nF_64 ( 50 ) ;\r\nV_65 -- ;\r\nif ( V_65 <= 0 )\r\nF_70 ( V_33 -> V_10 ,\r\nL_17 ) ;\r\n}\r\n}\r\nstatic void F_66 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nint V_65 ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_66 ) ;\r\nV_58 = V_58 & ~ 2 ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_66 ) ;\r\nV_65 = 20 ;\r\nwhile ( V_65 > 0 ) {\r\nif ( ! F_68 ( V_33 ) )\r\nbreak;\r\nF_64 ( 50 ) ;\r\nV_65 -- ;\r\nif ( V_65 <= 0 )\r\nF_70 ( V_33 -> V_10 ,\r\nL_16 ) ;\r\n}\r\n}\r\nstatic void F_71 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_67 ) ;\r\nV_58 |= 1 ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_67 ) ;\r\n}\r\nstatic void F_72 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_67 ) ;\r\nV_58 = V_58 | ( 1 << 6 ) ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_67 ) ;\r\n}\r\nstatic void F_73 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_67 ) ;\r\nV_58 = V_58 | ( 1 << 27 ) ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_67 ) ;\r\n}\r\nstatic void F_58 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nV_58 = 0 ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_67 ) ;\r\n}\r\nstatic void F_74 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_67 ) ;\r\nV_58 |= ( 1 << 16 ) ;\r\nV_58 |= ( 1 << 15 ) ;\r\nV_58 |= ( 1 << 13 ) ;\r\nV_58 |= ( 1 << 8 ) ;\r\nV_58 |= ( 1 << 7 ) ;\r\nV_58 |= ( 1 << 5 ) ;\r\nV_58 |= ( 1 << 2 ) ;\r\nV_58 |= ( 1 << 1 ) ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_67 ) ;\r\n}\r\nstatic int F_75 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nV_58 = F_38 ( V_33 -> V_26 + V_66 ) ;\r\nV_58 = V_58 | ( 1 << 6 ) ;\r\nF_45 ( V_58 , V_33 -> V_26 + V_66 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int F_42 ( struct V_11 * V_33 )\r\n{\r\nunsigned int V_58 ;\r\nV_58 = F_76 ( V_33 -> V_26 + V_68 ) ;\r\nif ( ! ( V_58 & ( 1 << 2 ) ) )\r\nreturn 10 ;\r\nif ( ! ( V_58 & ( 1 << 1 ) ) )\r\nreturn 100 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_18 ( struct V_11 * V_33 )\r\n{\r\nunsigned char V_69 , V_70 , V_71 , V_72 , V_73 ;\r\nunsigned long V_13 ;\r\nint V_2 ;\r\nF_24 ( & V_33 -> V_27 , V_13 ) ;\r\nF_45 ( 1 << 12 , V_33 -> V_26 + V_74 ) ;\r\nfor ( V_2 = 0x100 ; V_2 < 0x1f7 ; V_2 += V_71 + 2 ) {\r\nF_45 ( V_2 , V_33 -> V_26 + V_75 ) ;\r\nV_70 = F_38 ( V_33 -> V_26 + V_74 ) & 0xff ;\r\nF_45 ( V_2 + 1 , V_33 -> V_26 + V_75 ) ;\r\nV_71 = F_38 ( V_33 -> V_26 + V_74 ) & 0xff ;\r\nF_45 ( V_2 + 2 , V_33 -> V_26 + V_75 ) ;\r\nV_72 = F_38 ( V_33 -> V_26 + V_74 ) & 0xff ;\r\nF_45 ( V_2 + 3 , V_33 -> V_26 + V_75 ) ;\r\nV_73 = F_38 ( V_33 -> V_26 + V_74 ) & 0xff ;\r\nif ( ( V_70 == 0x22 ) && ( V_72 == 0x04 ) && ( V_73 == 0x06 ) ) {\r\nfor ( V_69 = 0 ; V_69 < 6 ; V_69 ++ ) {\r\nF_45 ( V_2 + V_69 + 4 , V_33 -> V_26 + V_75 ) ;\r\nV_33 -> V_10 -> V_76 [ V_69 ] = F_38 ( V_33 -> V_26 + V_74 ) & 0xff ;\r\n}\r\nbreak;\r\n} else if ( V_71 == 0 ) {\r\nbreak;\r\n}\r\n}\r\nF_27 ( & V_33 -> V_27 , V_13 ) ;\r\nF_2 ( L_18 , V_33 -> V_10 -> V_76 ) ;\r\n}\r\nstatic void F_23 ( struct V_11 * V_33 )\r\n{\r\nunsigned long V_13 ;\r\nF_5 ( V_33 -> V_6 , V_16 , 0x0000 ) ;\r\nF_19 ( V_33 ) ;\r\nF_24 ( & V_33 -> V_27 , V_13 ) ;\r\nF_45 ( 0x0008 , V_33 -> V_26 + V_77 ) ;\r\nF_64 ( 25 ) ;\r\nF_45 ( 0xa8050000 , V_33 -> V_26 + V_77 ) ;\r\nF_64 ( 25 ) ;\r\nF_45 ( 0xa00f0000 , V_33 -> V_26 + V_77 ) ;\r\nF_64 ( 25 ) ;\r\nF_27 ( & V_33 -> V_27 , V_13 ) ;\r\nF_77 ( V_33 -> V_10 ) ;\r\n}\r\nstatic void F_56 ( struct V_11 * V_33 )\r\n{\r\nunsigned long V_13 ;\r\nint V_2 ;\r\nF_5 ( V_33 -> V_6 , V_16 , 0x0000 ) ;\r\nF_19 ( V_33 ) ;\r\nF_24 ( & V_33 -> V_27 , V_13 ) ;\r\nF_73 ( V_33 ) ;\r\nF_71 ( V_33 ) ;\r\nF_72 ( V_33 ) ;\r\nF_74 ( V_33 ) ;\r\nF_75 ( V_33 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_41 ; V_2 ++ )\r\nF_47 ( V_33 -> V_10 , V_33 , V_2 , V_42 [ V_2 ] ) ;\r\nF_27 ( & V_33 -> V_27 , V_13 ) ;\r\nF_28 ( V_33 ) ;\r\nF_52 ( V_33 ) ;\r\nF_77 ( V_33 -> V_10 ) ;\r\n}\r\nstatic void\r\nF_47 ( struct V_9 * V_10 , struct V_11 * V_33 ,\r\nint V_78 , unsigned int V_79 )\r\n{\r\nint V_35 ;\r\nV_35 = F_78 ( V_33 -> V_20 [ 4 * V_78 ] ) ;\r\nif ( V_35 > 0 ) {\r\nshort V_80 = ( ( V_35 >> 16 ) & 0x7ff ) - 4 ;\r\nstruct V_44 * V_45 ;\r\nif ( V_80 > 1518 ) {\r\nF_70 ( V_10 , L_19 , V_80 ) ;\r\nV_80 = 1518 ;\r\n}\r\nV_45 = F_79 ( V_80 + 2 ) ;\r\nif ( V_45 == NULL ) {\r\nV_10 -> V_81 . V_82 ++ ;\r\ngoto V_83;\r\n}\r\nF_80 ( V_45 , 2 ) ;\r\nF_81 ( V_45 ,\r\n& V_33 -> V_20 [ V_79 / 4 ] ,\r\nV_80 ) ;\r\nF_82 ( V_45 , V_80 ) ;\r\nV_45 -> V_84 = F_83 ( V_45 , V_10 ) ;\r\nF_84 ( V_45 ) ;\r\nV_10 -> V_81 . V_85 ++ ;\r\nV_10 -> V_81 . V_86 += V_80 ;\r\nV_83:\r\nV_33 -> V_20 [ 4 * V_78 ] = F_50 ( 0x80000000 ) ;\r\nF_28 ( V_33 ) ;\r\n}\r\n}\r\nstatic void\r\nF_46 ( struct V_9 * V_10 ,\r\nstruct V_11 * V_33 ,\r\nint V_78 , unsigned int V_79 )\r\n{\r\nint V_35 ;\r\nV_35 = F_78 ( V_33 -> V_23 [ 4 * V_78 ] ) ;\r\n#if 0\r\nif (status & 0x8000) {\r\npr_err("Major transmit error status %x\n", status);\r\ncard->tx_buffer[4*descnr] = 0;\r\nnetif_wake_queue (dev);\r\n}\r\n#endif\r\nif ( V_35 > 0 ) {\r\nif ( V_33 -> V_50 [ V_78 ] != NULL ) {\r\nV_10 -> V_81 . V_87 += V_33 -> V_50 [ V_78 ] -> V_49 ;\r\nF_85 ( V_33 -> V_50 [ V_78 ] ) ;\r\n}\r\nV_33 -> V_50 [ V_78 ] = NULL ;\r\nif ( V_35 & ( 1 << 8 ) )\r\nV_10 -> V_81 . V_88 ++ ;\r\nV_33 -> V_23 [ 4 * V_78 ] = 0 ;\r\nF_86 ( V_10 ) ;\r\nV_10 -> V_81 . V_89 ++ ;\r\n}\r\n}\r\nstatic int T_6 F_87 ( void )\r\n{\r\nreturn F_88 ( & V_90 ) ;\r\n}\r\nstatic void T_7 F_89 ( void )\r\n{\r\nF_90 ( & V_90 ) ;\r\n}
