Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 13:43:08 2018
| Host         : DESKTOP-HTD08U2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sensor_reading_wrapper_timing_summary_routed.rpt -pb sensor_reading_wrapper_timing_summary_routed.pb -rpx sensor_reading_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sensor_reading_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/pwm_clock_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar2/pwm_clock_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/clkSignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 212 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.896        0.000                      0                 1997        0.056        0.000                      0                 1997        4.020        0.000                       0                   899  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.896        0.000                      0                 1964        0.056        0.000                      0                 1964        4.020        0.000                       0                   899  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.963        0.000                      0                   33        0.571        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.757ns (51.883%)  route 2.557ns (48.117%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.685     2.979    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y78         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.029    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.685 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.685    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.799    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.913    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.454 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.986     6.440    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5_n_4
    SLICE_X27Y81         LUT3 (Prop_lut3_I1_O)        0.306     6.746 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.746    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.316 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.977     8.293    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/clear
    SLICE_X29Y83         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.518    12.697    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y83         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[24]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X29Y83         FDRE (Setup_fdre_C_R)       -0.618    12.189    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.757ns (51.883%)  route 2.557ns (48.117%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.685     2.979    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y78         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.029    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.685 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.685    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.799    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.913    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.454 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.986     6.440    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5_n_4
    SLICE_X27Y81         LUT3 (Prop_lut3_I1_O)        0.306     6.746 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.746    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.316 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.977     8.293    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/clear
    SLICE_X29Y83         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.518    12.697    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y83         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[25]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X29Y83         FDRE (Setup_fdre_C_R)       -0.618    12.189    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.757ns (51.883%)  route 2.557ns (48.117%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.685     2.979    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y78         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.029    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.685 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.685    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.799    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.913    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.454 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.986     6.440    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5_n_4
    SLICE_X27Y81         LUT3 (Prop_lut3_I1_O)        0.306     6.746 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.746    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.316 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.977     8.293    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/clear
    SLICE_X29Y83         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.518    12.697    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y83         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[26]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X29Y83         FDRE (Setup_fdre_C_R)       -0.618    12.189    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.757ns (51.883%)  route 2.557ns (48.117%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.685     2.979    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y78         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.029    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.685 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.685    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.799    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.913    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.454 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.986     6.440    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5_n_4
    SLICE_X27Y81         LUT3 (Prop_lut3_I1_O)        0.306     6.746 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.746    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.316 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.977     8.293    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/clear
    SLICE_X29Y83         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.518    12.697    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y83         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[27]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X29Y83         FDRE (Setup_fdre_C_R)       -0.618    12.189    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.757ns (53.270%)  route 2.418ns (46.730%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.685     2.979    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y78         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.029    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.685 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.685    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.799    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.913    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.454 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.986     6.440    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5_n_4
    SLICE_X27Y81         LUT3 (Prop_lut3_I1_O)        0.306     6.746 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.746    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.316 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.839     8.154    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/clear
    SLICE_X29Y82         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.517    12.696    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y82         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[20]/C
                         clock pessimism              0.264    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X29Y82         FDRE (Setup_fdre_C_R)       -0.618    12.188    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.757ns (53.270%)  route 2.418ns (46.730%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.685     2.979    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y78         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.029    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.685 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.685    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.799    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.913    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.454 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.986     6.440    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5_n_4
    SLICE_X27Y81         LUT3 (Prop_lut3_I1_O)        0.306     6.746 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.746    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.316 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.839     8.154    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/clear
    SLICE_X29Y82         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.517    12.696    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y82         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[21]/C
                         clock pessimism              0.264    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X29Y82         FDRE (Setup_fdre_C_R)       -0.618    12.188    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.757ns (53.270%)  route 2.418ns (46.730%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.685     2.979    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y78         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.029    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.685 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.685    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.799    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.913    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.454 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.986     6.440    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5_n_4
    SLICE_X27Y81         LUT3 (Prop_lut3_I1_O)        0.306     6.746 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.746    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.316 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.839     8.154    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/clear
    SLICE_X29Y82         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.517    12.696    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y82         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[22]/C
                         clock pessimism              0.264    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X29Y82         FDRE (Setup_fdre_C_R)       -0.618    12.188    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.757ns (53.270%)  route 2.418ns (46.730%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.685     2.979    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y78         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.029    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.685 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.685    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.799    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.913    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.454 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.986     6.440    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5_n_4
    SLICE_X27Y81         LUT3 (Prop_lut3_I1_O)        0.306     6.746 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.746    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.316 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.839     8.154    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/clear
    SLICE_X29Y82         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.517    12.696    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y82         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[23]/C
                         clock pessimism              0.264    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X29Y82         FDRE (Setup_fdre_C_R)       -0.618    12.188    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 2.757ns (53.399%)  route 2.406ns (46.601%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.685     2.979    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y78         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.029    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.685 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.685    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.799    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.913    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.454 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.986     6.440    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5_n_4
    SLICE_X27Y81         LUT3 (Prop_lut3_I1_O)        0.306     6.746 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.746    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.316 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.826     8.142    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/clear
    SLICE_X29Y77         FDSE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.511    12.690    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y77         FDSE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[0]/C
                         clock pessimism              0.264    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X29Y77         FDSE (Setup_fdse_C_S)       -0.618    12.182    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 2.757ns (53.399%)  route 2.406ns (46.601%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.685     2.979    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y78         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.029    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[5]
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.685 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.685    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_6_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.799    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry_i_5_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.913    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_7_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_6_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.141    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__0_i_5_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.454 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.986     6.440    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_5_n_4
    SLICE_X27Y81         LUT3 (Prop_lut3_I1_O)        0.306     6.746 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.746    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/i__carry__1_i_2_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.316 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.826     8.142    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/clear
    SLICE_X29Y77         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.511    12.690    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/s00_axi_aclk
    SLICE_X29Y77         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[1]/C
                         clock pessimism              0.264    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X29Y77         FDRE (Setup_fdre_C_R)       -0.618    12.182    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  4.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/slv_reg11_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.785%)  route 0.147ns (41.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.641     0.977    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/slv_reg11_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/slv_reg11_reg[24]/Q
                         net (fo=1, routed)           0.147     1.288    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/slv_reg11[24]
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.333 r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.333    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/reg_data_out__0[24]
    SLICE_X32Y99         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.826     1.192    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y99         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.120     1.277    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.458%)  route 0.208ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.659     0.995    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.208     1.344    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y99         SRL16E                                       r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.844     1.210    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.456%)  route 0.208ns (59.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.659     0.995    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.208     1.344    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y99         SRL16E                                       r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.844     1.210    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.340%)  route 0.217ns (60.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.659     0.995    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.217     1.353    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.844     1.210    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.955%)  route 0.362ns (66.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.577     0.913    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=10, routed)          0.362     1.415    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[41]
    SLICE_X31Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.460 r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.460    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][2]
    SLICE_X31Y102        FDRE                                         r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.931     1.297    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y102        FDRE                                         r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.092     1.354    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.659     0.995    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y102        FDRE                                         r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.192    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.045     1.237 r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.237    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1_n_0
    SLICE_X30Y102        FDRE                                         r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.931     1.297    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y102        FDRE                                         r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y102        FDRE (Hold_fdre_C_D)         0.120     1.128    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.553     0.889    sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y83         FDRE                                         r  sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.085    sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X33Y83         FDRE                                         r  sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.818     1.184    sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y83         FDRE                                         r  sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.889    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.075     0.964    sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.470%)  route 0.189ns (53.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.656     0.992    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.189     1.345    sensor_reading_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  sensor_reading_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.885     1.251    sensor_reading_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sensor_reading_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.216    sensor_reading_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.369%)  route 0.190ns (53.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.656     0.992    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.190     1.346    sensor_reading_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  sensor_reading_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.885     1.251    sensor_reading_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sensor_reading_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.216    sensor_reading_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.553     0.889    sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y83         FDRE                                         r  sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.097    sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in
    SLICE_X33Y83         FDRE                                         r  sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.818     1.184    sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y83         FDRE                                         r  sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.295     0.889    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.078     0.967    sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y87    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y49     sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y49     sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y49     sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y49     sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y55    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y55    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y90    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y104   sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y104   sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y84    sensor_reading_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    sensor_reading_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.963ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.478ns (21.343%)  route 1.762ns (78.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.645     2.939    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         1.762     5.179    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X35Y81         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.470    12.649    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X35Y81         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[28]/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.582    12.142    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  6.963    

Slack (MET) :             6.963ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.478ns (21.343%)  route 1.762ns (78.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.645     2.939    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         1.762     5.179    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X35Y81         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.470    12.649    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X35Y81         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[29]/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.582    12.142    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  6.963    

Slack (MET) :             6.963ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.478ns (21.343%)  route 1.762ns (78.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.645     2.939    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         1.762     5.179    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X35Y81         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.470    12.649    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X35Y81         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[31]/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.582    12.142    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[31]
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  6.963    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.478ns (22.204%)  route 1.675ns (77.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.645     2.939    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         1.675     5.092    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X35Y78         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.468    12.647    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X35Y78         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[4]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X35Y78         FDCE (Recov_fdce_C_CLR)     -0.582    12.140    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.140    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.478ns (22.204%)  route 1.675ns (77.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.645     2.939    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         1.675     5.092    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X35Y78         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.468    12.647    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X35Y78         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[7]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X35Y78         FDCE (Recov_fdce_C_CLR)     -0.582    12.140    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.140    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.478ns (22.204%)  route 1.675ns (77.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.645     2.939    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         1.675     5.092    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X35Y78         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.468    12.647    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X35Y78         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[8]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X35Y78         FDCE (Recov_fdce_C_CLR)     -0.582    12.140    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.140    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.478ns (23.729%)  route 1.536ns (76.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.645     2.939    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         1.536     4.953    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X35Y77         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.466    12.645    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X35Y77         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[1]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X35Y77         FDCE (Recov_fdce_C_CLR)     -0.582    12.138    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  7.184    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.478ns (23.729%)  route 1.536ns (76.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.645     2.939    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         1.536     4.953    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X35Y77         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.466    12.645    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X35Y77         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[2]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X35Y77         FDCE (Recov_fdce_C_CLR)     -0.582    12.138    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  7.184    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.478ns (23.729%)  route 1.536ns (76.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.645     2.939    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         1.536     4.953    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X35Y77         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.466    12.645    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X35Y77         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[3]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X35Y77         FDCE (Recov_fdce_C_CLR)     -0.582    12.138    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  7.184    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.478ns (26.104%)  route 1.353ns (73.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.645     2.939    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         1.353     4.770    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X35Y79         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         1.469    12.648    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X35Y79         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[10]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X35Y79         FDCE (Recov_fdce_C_CLR)     -0.582    12.141    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.141    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  7.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.148ns (33.894%)  route 0.289ns (66.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.554     0.890    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.148     1.038 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         0.289     1.326    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X33Y82         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.817     1.183    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X33Y82         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[21]/C
                         clock pessimism             -0.281     0.902    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.146     0.756    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.148ns (33.894%)  route 0.289ns (66.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.554     0.890    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.148     1.038 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         0.289     1.326    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X33Y82         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.817     1.183    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X33Y82         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[22]/C
                         clock pessimism             -0.281     0.902    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.146     0.756    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.148ns (33.894%)  route 0.289ns (66.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.554     0.890    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.148     1.038 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         0.289     1.326    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X33Y82         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.817     1.183    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X33Y82         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[23]/C
                         clock pessimism             -0.281     0.902    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.146     0.756    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.148ns (33.894%)  route 0.289ns (66.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.554     0.890    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.148     1.038 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         0.289     1.326    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X33Y82         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.817     1.183    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X33Y82         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[30]/C
                         clock pessimism             -0.281     0.902    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.146     0.756    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.148ns (28.758%)  route 0.367ns (71.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.554     0.890    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.148     1.038 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         0.367     1.404    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X35Y80         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.815     1.181    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X35Y80         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[25]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X35Y80         FDCE (Remov_fdce_C_CLR)     -0.146     0.771    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.148ns (28.758%)  route 0.367ns (71.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.554     0.890    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.148     1.038 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         0.367     1.404    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X35Y80         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.815     1.181    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X35Y80         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[26]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X35Y80         FDCE (Remov_fdce_C_CLR)     -0.146     0.771    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.148ns (28.758%)  route 0.367ns (71.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.554     0.890    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.148     1.038 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         0.367     1.404    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X35Y80         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.815     1.181    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X35Y80         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[27]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X35Y80         FDCE (Remov_fdce_C_CLR)     -0.146     0.771    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/clkSignal_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.148ns (27.441%)  route 0.391ns (72.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.554     0.890    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.148     1.038 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         0.391     1.429    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X32Y81         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/clkSignal_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.816     1.182    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X32Y81         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/clkSignal_reg/C
                         clock pessimism             -0.281     0.901    
    SLICE_X32Y81         FDCE (Remov_fdce_C_CLR)     -0.121     0.780    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/clkSignal_reg
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.148ns (27.441%)  route 0.391ns (72.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.554     0.890    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.148     1.038 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         0.391     1.429    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X32Y81         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.816     1.182    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X32Y81         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[18]/C
                         clock pessimism             -0.281     0.901    
    SLICE_X32Y81         FDCE (Remov_fdce_C_CLR)     -0.121     0.780    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.148ns (27.441%)  route 0.391ns (72.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.554     0.890    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.148     1.038 f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/rst_reg/Q
                         net (fo=113, routed)         0.391     1.429    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/AR[0]
    SLICE_X32Y81         FDCE                                         f  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_reading_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sensor_reading_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sensor_reading_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=899, routed)         0.816     1.182    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X32Y81         FDCE                                         r  sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[19]/C
                         clock pessimism             -0.281     0.901    
    SLICE_X32Y81         FDCE (Remov_fdce_C_CLR)     -0.121     0.780    sensor_reading_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.649    





