INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/S190929/UART/vicharak/vicharak.srcs/sources_1/new/vich.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/S190929/UART/vicharak/vicharak.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/S190929/UART/vicharak/vicharak.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
